[    0.801810] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206325] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.065585] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.573829] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.576365] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.576423] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.579025] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.696157] exFAT: Version 1.2.9
[    6.737166] usbcore: registered new interface driver usbserial
[    6.757047] usbcore: registered new interface driver ch341
[    6.759569] usbserial: USB Serial support registered for ch341-uart
[    6.773999] usbcore: registered new interface driver cp210x
[    6.776413] usbserial: USB Serial support registered for cp210x
[    6.801996] request spk en gpio 63 ok!
[    6.802007] jz_codec_register: probe() successful!
[    6.802083] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.802091] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.802109] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.802116] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.209345] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48ab000)
[    7.209635] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48c2000)
[    7.209956] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48be000)
[    7.239768] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.276898] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.279366] Additional GPIO keys device registered with 1 buttons
[    7.289376] The version of PWM driver is H20210412a
[    7.300166] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.778656] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.891593] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.949991] mmc1: new SDIO card at address 0001
[    8.168334] RTW: module init start
[    8.168349] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.168355] RTW: build time: Aug 28 2025 05:46:40
[    8.168577] RTW: == SDIO Card Info ==
[    8.168587] RTW:   card: 84299c00
[    8.168593] RTW:   clock: 24000000 Hz
[    8.168598] RTW:   timing spec: legacy
[    8.168606] RTW:   sd3_bus_mode: FALSE
[    8.168611] RTW:   func num: 1
[    8.168617] RTW:   func1: 84a12000 (*)
[    8.168623] RTW: ================
[    8.198011] RTW: HW EFUSE
[    8.198025] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.198058] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.198090] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198123] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198156] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198188] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198221] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198254] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198286] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198319] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198352] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198384] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.198416] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.198449] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.198481] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.198513] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.198544] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.198576] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.198608] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198641] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198674] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198706] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198739] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198772] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198804] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198837] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198870] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198902] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198935] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198968] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199000] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199033] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199075] RTW: hal_com_config_channel_plan chplan:0x20
[    8.282888] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.282901] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.282908] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.282915] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.282922] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.282928] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.282935] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.282942] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.282948] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.284198] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.304238] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.317480] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.333010] RTW: module init ret=0
[    8.961785] RTW: txpath=0x1, rxpath=0x1
[    8.961798] RTW: txpath_1ss:0x1, num:1
[    9.047705] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.733258] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.991952] RTW: start auth
[   10.996570] RTW: auth success, start assoc
[   11.001801] RTW: assoc success
[   11.001894] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.003368] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.003380] RTW: mac_id : 0
[   11.003386] RTW: wireless_mode : 0x0b
[   11.003391] RTW: mimo_type : 0
[   11.003396] RTW: static smps : N
[   11.003402] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.003408] RTW: rate_id : 3
[   11.003414] RTW: rssi : -1 (%), rssi_level : 0
[   11.003420] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.003426] RTW: disable_ra : N, disable_pt : N
[   11.003432] RTW: is_noisy : N
[   11.003437] RTW: txrx_state : 0
[   11.003444] RTW: curr_tx_rate : CCK_1M (L)
[   11.003449] RTW: curr_tx_bw : 20MHz
[   11.003454] RTW: curr_retry_ratio : 0
[   11.003460] RTW: ra_mask : 0x00000000000fffff
[   11.003460] 
[   11.006396] RTW: recv eapol packet 1/4
[   11.007560] RTW: send eapol packet 2/4
[   11.013180] RTW: recv eapol packet 3/4
[   11.013543] RTW: send eapol packet 4/4
[   11.014820] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.015116] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.830866] codec_codec_ctl: set repaly channel...
[   13.830904] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.830910] codec_codec_ctl: set sample rate...
[   13.830996] codec_codec_ctl: set device...
[   14.069168] codec_set_device: set device: speaker...
[   70.393026] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   70.395499] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   70.395517] *** PROBE: ISP device allocated successfully: 82010000 ***
[   70.395533] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   70.395539] *** PROBE: ISP device mutex and spinlock initialized ***
[   70.395546] *** PROBE: Event callback structure initialized at 0x8049d800 (offset 0xc from isp_dev) ***
[   70.395557] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   70.395564] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   70.395570] *** PROBE: Platform data: c06b8b30 ***
[   70.395575] *** PROBE: Platform data validation passed ***
[   70.395581] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   70.395587] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   70.395592] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   70.395597] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   70.395603] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   70.412319] All ISP subdev platform drivers registered successfully
[   70.419261] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   70.419275] *** Registering platform device 0 from platform data ***
[   70.421884] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   70.421900] *** tx_isp_subdev_init: pdev=c06b8818, sd=8049e000, ops=c06b8e30 ***
[   70.421906] *** tx_isp_subdev_init: ourISPdev=82010000 ***
[   70.421913] *** tx_isp_subdev_init: ops=c06b8e30, ops->core=c06b8e64 ***
[   70.421919] *** tx_isp_subdev_init: ops->core->init=c066e1b8 ***
[   70.421926] *** tx_isp_subdev_init: Set sd->dev=c06b8828, sd->pdev=c06b8818 ***
[   70.421933] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   70.421939] tx_isp_module_init: Module initialized for isp-w01
[   70.421945] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   70.421951] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   70.421958] tx_isp_subdev_init: platform_get_resource returned c06b8908 for device isp-w01
[   70.421966] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   70.421975] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   70.421981] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   70.421989] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8818, sd=8049e000, ourISPdev=82010000 ***
[   70.421995] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=82010000 ***
[   70.422001] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   70.422007] *** DEBUG: About to check device name matches ***
[   70.422013] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   70.422020] *** LINKED CSI device: 8049e000, regs: b0022000 ***
[   70.422026] *** CSI PROBE: Set dev_priv to csi_dev 8049e000 AFTER subdev_init ***
[   70.422033] *** CSI PROBE: Set host_priv to csi_dev 8049e000 AFTER subdev_init ***
[   70.422039] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   70.422045] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   70.422064] *** Platform device 0 (isp-w01) registered successfully ***
[   70.422071] *** Registering platform device 1 from platform data ***
[   70.424659] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   70.424673] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   70.424679] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   70.424685] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   70.424692] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   70.424698] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   70.424703] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   70.424709] *** VIC will operate in FULL mode with complete buffer operations ***
[   70.424715] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   70.424722] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   70.424727] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   70.424734] *** VIC PROBE: Stored vic_dev pointer 8049e400 in subdev dev_priv ***
[   70.424740] *** VIC PROBE: Set host_priv to vic_dev 8049e400 for Binary Ninja compatibility ***
[   70.424746] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   70.424753] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   70.424761] *** tx_isp_subdev_init: pdev=c06b8928, sd=8049e400, ops=c06b8db0 ***
[   70.424767] *** tx_isp_subdev_init: ourISPdev=82010000 ***
[   70.424774] *** tx_isp_subdev_init: ops=c06b8db0, ops->core=c06b8dcc ***
[   70.424780] *** tx_isp_subdev_init: ops->core->init=c0683dc0 ***
[   70.424787] *** tx_isp_subdev_init: Set sd->dev=c06b8938, sd->pdev=c06b8928 ***
[   70.424793] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   70.424799] tx_isp_module_init: Module initialized for isp-w02
[   70.424805] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   70.424813] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   70.424820] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   70.424830] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0676850, thread=c0669584, flags=0x80, name=isp-w02, dev_id=82010000) ***
[   70.424839] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0676850, thread=c0669584 ***
[   70.429474] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   70.429485] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   70.429492] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   70.429501] tx_isp_subdev_init: platform_get_resource returned c06b8a20 for device isp-w02
[   70.429509] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   70.429518] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   70.429524] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   70.429532] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8928, sd=8049e400, ourISPdev=82010000 ***
[   70.429539] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=82010000 ***
[   70.429545] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   70.429551] *** DEBUG: About to check device name matches ***
[   70.429556] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   70.429562] *** DEBUG: Retrieved vic_dev from subdev data: 8049e400 ***
[   70.429568] *** DEBUG: About to set ourISPdev->vic_dev = 8049e400 ***
[   70.429574] *** DEBUG: ourISPdev before linking: 82010000 ***
[   70.429580] *** DEBUG: ourISPdev->vic_dev set to: 8049e400 ***
[   70.429586] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   70.429591] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   70.429597] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   70.429605] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   70.429610] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   70.429616] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   70.429622] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   70.429644] *** Platform device 1 (isp-w02) registered successfully ***
[   70.429651] *** Registering platform device 2 from platform data ***
[   70.433437] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   70.433452] *** tx_isp_subdev_init: pdev=c06b8740, sd=84ce0000, ops=c06b9c94 ***
[   70.433459] *** tx_isp_subdev_init: ourISPdev=82010000 ***
[   70.433465] *** tx_isp_subdev_init: ops=c06b9c94, ops->core=c06b9cb4 ***
[   70.433472] *** tx_isp_subdev_init: ops->core->init=c0690384 ***
[   70.433479] *** tx_isp_subdev_init: Set sd->dev=c06b8750, sd->pdev=c06b8740 ***
[   70.433485] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b9c94 ***
[   70.433492] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b8e30 ***
[   70.433498] tx_isp_module_init: Module initialized for isp-w00
[   70.433503] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   70.433512] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8740, sd=84ce0000, ourISPdev=82010000 ***
[   70.433519] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=82010000 ***
[   70.433525] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   70.433530] *** DEBUG: About to check device name matches ***
[   70.433538] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   70.433545] *** VIN PROBE: Set dev_priv to vin_dev 84ce0000 AFTER subdev_init ***
[   70.433551] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   70.433569] *** Platform device 2 (isp-w00) registered successfully ***
[   70.433576] *** Registering platform device 3 from platform data ***
[   70.436061] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   70.436077] *** tx_isp_subdev_init: pdev=c06b8600, sd=84cf6a00, ops=c06b8ee4 ***
[   70.436083] *** tx_isp_subdev_init: ourISPdev=82010000 ***
[   70.436091] *** tx_isp_subdev_init: ops=c06b8ee4, ops->core=c06bfd6c ***
[   70.436096] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   70.436103] *** tx_isp_subdev_init: Set sd->dev=c06b8610, sd->pdev=c06b8600 ***
[   70.436109] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8ee4 ***
[   70.436116] *** tx_isp_subdev_init: ops->sensor=c06bfd60, csi_subdev_ops=c06b8e30 ***
[   70.436123] tx_isp_module_init: Module initialized for isp-fs
[   70.436128] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   70.436135] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   70.436141] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   70.436147] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   70.436155] *** FS PROBE: Set dev_priv to fs_dev 84cf6a00 AFTER subdev_init ***
[   70.436161] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   70.436180] *** Platform device 3 (isp-fs) registered successfully ***
[   70.436187] *** Registering platform device 4 from platform data ***
[   70.438867] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   70.438880] *** tx_isp_create_core_device: Creating ISP core device ***
[   70.438890] *** tx_isp_create_core_device: Core device created successfully: 8049e800 ***
[   70.438896] *** CORE PROBE: Set dev_priv to core_dev 8049e800 ***
[   70.438903] *** CORE PROBE: Set host_priv to core_dev 8049e800 - PREVENTS BadVA CRASH ***
[   70.438909] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   70.438917] *** tx_isp_subdev_init: pdev=c06b84e0, sd=8049e800, ops=c06b8be8 ***
[   70.438923] *** tx_isp_subdev_init: ourISPdev=82010000 ***
[   70.438930] *** tx_isp_subdev_init: ops=c06b8be8, ops->core=c06b8c14 ***
[   70.438936] *** tx_isp_subdev_init: ops->core->init=c0680f80 ***
[   70.438943] *** tx_isp_subdev_init: Set sd->dev=c06b84f0, sd->pdev=c06b84e0 ***
[   70.438949] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   70.438955] tx_isp_module_init: Module initialized for isp-m0
[   70.438961] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   70.438969] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   70.438976] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   70.438986] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0676850, thread=c0669584, flags=0x80, name=isp-m0, dev_id=82010000) ***
[   70.438995] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0676850, thread=c0669584 ***
[   70.443389] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   70.443402] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   70.443409] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   70.443418] tx_isp_subdev_init: platform_get_resource returned c06b85c8 for device isp-m0
[   70.443426] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   70.443435] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   70.443441] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   70.443449] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b84e0, sd=8049e800, ourISPdev=82010000 ***
[   70.443457] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=82010000 ***
[   70.443462] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   70.443467] *** DEBUG: About to check device name matches ***
[   70.443473] *** DEBUG: CORE device name matched! Setting up Core device ***
[   70.443479] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   70.443487] *** tx_isp_link_core_device: Linking core device 8049e800 to ISP device 82010000 ***
[   70.443493] *** tx_isp_link_core_device: Core device linked successfully ***
[   70.443499] *** Core subdev already registered at slot 2: 8049e800 ***
[   70.443505] *** LINKED CORE device: 8049e800 ***
[   70.443511] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   70.443516] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   70.443523] *** tx_isp_core_device_init: Initializing core device: 8049e800 ***
[   70.443534] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   70.443539] *** tx_isp_core_device_init: Core device initialized successfully ***
[   70.443545] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   70.443552] *** tx_isp_link_core_device: Linking core device 8049e800 to ISP device 82010000 ***
[   70.443558] *** tx_isp_link_core_device: Core device linked successfully ***
[   70.443564] *** Core subdev already registered at slot 2: 8049e800 ***
[   70.443577] *** tx_isp_core_probe: Assigned frame_channels=8049ec00 to core_dev ***
[   70.443583] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   70.443589] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   70.443595] *** tx_isp_core_probe: Calling sensor_early_init ***
[   70.443600] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   70.443605] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   70.443611] *** tx_isp_core_probe: Core device setup complete ***
[   70.443617] ***   - Core device: 8049e800 ***
[   70.443622] ***   - Channel count: 6 ***
[   70.443627] ***   - Linked to ISP device: 82010000 ***
[   70.443633] *** tx_isp_core_probe: Initializing core tuning system ***
[   70.443639] isp_core_tuning_init: Initializing tuning data structure
[   70.443650] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   70.443656] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   70.443662] *** SAFE: mode_flag properly initialized using struct member access ***
[   70.443667] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   70.443672] *** tx_isp_core_probe: Set platform driver data ***
[   70.443677] *** tx_isp_core_probe: Set global core device reference ***
[   70.443683] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   70.443689] ***   - Core device: 8049e800 ***
[   70.443694] ***   - Tuning device: 84bf6000 ***
[   70.443699] *** tx_isp_core_probe: Creating frame channel devices ***
[   70.443705] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   70.447436] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   70.449973] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   70.453651] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   70.463769] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   70.463779] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   70.463785] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   70.463790] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   70.463796] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   70.463805] tisp_code_create_tuning_node: Allocated dynamic major 251
[   70.468848] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   70.468859] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   70.468865] *** tx_isp_core_probe: Core probe completed successfully ***
[   70.468885] *** Platform device 4 (isp-m0) registered successfully ***
[   70.468891] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   70.468914] *** Created /proc/jz/isp directory ***
[   70.468922] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   70.468931] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   70.468938] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   70.468945] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0685e10 ***
[   70.468953] *** PROC ENTRY FIX: Using ISP device 82010000 instead of VIC device 8049e400 for isp-w02 ***
[   70.468961] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   70.468968] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   70.468977] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   70.468986] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   70.468995] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   70.469001] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   70.469006] *** Misc device registration handled via main tx-isp device ***
[   70.469011] *** Misc device registration handled via main tx-isp device ***
[   70.469017] *** Misc device registration handled via main tx-isp device ***
[   70.469022] *** Misc device registration handled via main tx-isp device ***
[   70.469027] *** Misc device registration handled via main tx-isp device ***
[   70.469033] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   70.469041] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   70.469049] *** Frame channel 1 initialized: 640x360, state=2 ***
[   70.469055] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   70.469062] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8049e400 ***
[   70.469067] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   70.469073] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   70.469079] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   70.469087] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   70.469092] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   70.469097] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   70.469103] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   70.469109] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   70.469114] *** PROBE: Binary Ninja reference implementation complete ***
[   70.471601] *** tx_isp_init: Platform device and driver registered successfully ***
[   73.484003] === gc2053 SENSOR MODULE INIT ===
[   73.486545] gc2053 I2C driver registered, waiting for device creation by ISP
[   79.506014] ISP opened successfully
[   79.509500] ISP IOCTL: cmd=0x805056c1 arg=0x76fe1d60
[   79.509516] subdev_sensor_ops_ioctl: cmd=0x2000000
[   79.509522] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   79.509528] *** Creating I2C sensor device on adapter 0 ***
[   79.509536] *** Creating I2C device: gc2053 at 0x37 ***
[   79.509542] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   79.509550] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   79.509556] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   79.519521] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   79.526774] === GC2053 SENSOR PROBE START ===
[   79.526790] sensor_probe: client=854d9d00, addr=0x37, adapter=84074c10 (i2c0)
[   79.526796] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   79.526802] Requesting reset GPIO 18
[   79.526810] GPIO reset sequence: HIGH -> LOW -> HIGH
[   79.756565] GPIO reset sequence completed successfully
[   79.756578] === GPIO INITIALIZATION COMPLETE ===
[   79.756589] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   79.756604] sensor_probe: data_interface=1, sensor_max_fps=30
[   79.756610] sensor_probe: MIPI 30fps
[   79.756617] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   79.756624] *** tx_isp_subdev_init: pdev=c06e2168, sd=8049f000, ops=c06e2248 ***
[   79.756631] *** tx_isp_subdev_init: ourISPdev=82010000 ***
[   79.756638] *** tx_isp_subdev_init: ops=c06e2248, ops->core=c06e2274 ***
[   79.756644] *** tx_isp_subdev_init: ops->core->init=c06df6bc ***
[   79.756650] *** tx_isp_subdev_init: Set sd->dev=c06e2178, sd->pdev=c06e2168 ***
[   79.756658] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e2248, ops->sensor=c06e225c ***
[   79.756664] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   79.756670] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=8049f000 ***
[   79.756678] *** tx_isp_subdev_init: SENSOR ops=c06e2248, ops->sensor=c06e225c ***
[   79.756683] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   79.756690] tx_isp_module_init: Module initialized for (null)
[   79.756695] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   79.756704] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e2168, sd=8049f000, ourISPdev=82010000 ***
[   79.756710] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=82010000 ***
[   79.756716] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   79.756722] *** DEBUG: About to check device name matches ***
[   79.756728] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   79.756735] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   79.756742] *** SENSOR subdev: 8049f000, ops: c06e2248 ***
[   79.756748] *** SENSOR ops->sensor: c06e225c ***
[   79.756753] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   79.756759] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   79.756832] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.756840] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   79.756846] sensor_probe: I2C client association complete
[   79.756855]   sd=8049f000, client=854d9d00, addr=0x37, adapter=i2c0
[   79.756860] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   79.756869] sensor_read: reg=0xf0, client=854d9d00, adapter=i2c0, addr=0x37
[   79.757365] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   79.757373] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   79.757379] *** SUCCESS: I2C communication working after GPIO reset! ***
[   79.757387] sensor_read: reg=0xf1, client=854d9d00, adapter=i2c0, addr=0x37
[   79.757873] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   79.757880] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   79.757886] === I2C COMMUNICATION TEST COMPLETE ===
[   79.757893] Registering gc2053 with ISP framework (sd=8049f000, sensor=8049f000)
[   79.757898] gc2053 registered with ISP framework successfully
[   79.757921] *** MIPS-SAFE: I2C device created successfully at 0x854d9d00 ***
[   79.757928] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   79.757934] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   79.757942] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   79.757948] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   79.757984] ISP IOCTL: cmd=0xc050561a arg=0x7fd0bba8
[   79.757991] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   79.757998] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   79.758006] ISP IOCTL: cmd=0xc050561a arg=0x7fd0bba8
[   79.758012] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   79.758018] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   79.758026] ISP IOCTL: cmd=0xc0045627 arg=0x7fd0bc00
[   79.758036] ISP IOCTL: cmd=0x800856d5 arg=0x7fd0bbf8
[   79.758042] TX_ISP_GET_BUF: IOCTL handler called
[   79.758049] TX_ISP_GET_BUF: core_dev=8049e800, isp_dev=82010000
[   79.758056] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   79.758062] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   79.934216] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   79.934529] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.934538] sensor_write: reg=0x7b val=0x2a, client=854d9d00, adapter=i2c0, addr=0x37
[   79.934851] sensor_write: reg=0x7b val=0x2a SUCCESS
[   79.934860] sensor_write: reg=0x23 val=0x2d, client=854d9d00, adapter=i2c0, addr=0x37
[   79.935173] sensor_write: reg=0x23 val=0x2d SUCCESS
[   79.935182] sensor_write: reg=0xfe val=0x03, client=854d9d00, adapter=i2c0, addr=0x37
[   79.935495] sensor_write: reg=0xfe val=0x03 SUCCESS
[   79.935503] sensor_write: reg=0x01 val=0x27, client=854d9d00, adapter=i2c0, addr=0x37
[   79.935816] sensor_write: reg=0x01 val=0x27 SUCCESS
[   79.935825] sensor_write: reg=0x02 val=0x56, client=854d9d00, adapter=i2c0, addr=0x37
[   79.936137] sensor_write: reg=0x02 val=0x56 SUCCESS
[   79.936146] sensor_write: reg=0x03 val=0x8e, client=854d9d00, adapter=i2c0, addr=0x37
[   79.936459] sensor_write: reg=0x03 val=0x8e SUCCESS
[   79.936467] sensor_write: reg=0x12 val=0x80, client=854d9d00, adapter=i2c0, addr=0x37
[   79.936810] sensor_write: reg=0x12 val=0x80 SUCCESS
[   79.936819] sensor_write: reg=0x13 val=0x07, client=854d9d00, adapter=i2c0, addr=0x37
[   79.937131] sensor_write: reg=0x13 val=0x07 SUCCESS
[   79.937140] sensor_write: reg=0x15 val=0x12, client=854d9d00, adapter=i2c0, addr=0x37
[   79.937455] sensor_write: reg=0x15 val=0x12 SUCCESS
[   79.937464] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   79.937775] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.937784] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   79.938097] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.938105] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   79.938111] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   79.938117] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   79.938125] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   79.938131] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.938138] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.938144] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.938151] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   79.938158] *** ispcore_core_ops_init: ENTRY - sd=8049e800, on=1 ***
[   79.938165] *** ispcore_core_ops_init: sd->dev_priv=8049e800, sd->host_priv=8049e800 ***
[   79.938172] *** ispcore_core_ops_init: sd->pdev=c06b84e0, sd->ops=c06b8be8 ***
[   79.938179] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   79.938184] *** ispcore_core_ops_init: ISP device=82010000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   79.938193] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.938201] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   79.938207] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   79.938213] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   79.938219] *** ispcore_core_ops_init: s0 (core_dev) = 8049e800 from sd->host_priv ***
[   79.938226] ispcore_core_ops_init: core_dev=8049e800, vic_dev=8049e400, vic_state=2
[   79.938231] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   79.938240] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   79.938247] *** VIC STATE 4: Initializing clocks for streaming ***
[   79.938255] *** Initializing CSI clocks (1 clocks) ***
[   79.938261] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   79.938268] isp_subdev_init_clks: Using platform data clock arrays: c06b8900
[   79.938276] isp_subdev_init_clks: Using platform data clock configs
[   79.938283] Platform data clock[0]: name=csi, rate=65535
[   79.938293] Clock csi enabled successfully
[   79.966800] CPM clock gates configured
[   79.966814] isp_subdev_init_clks: Successfully initialized 1 clocks
[   79.966821] *** Initializing VIC clocks (2 clocks) ***
[   79.966827] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   79.966835] isp_subdev_init_clks: Using platform data clock arrays: c06b8a10
[   79.966843] isp_subdev_init_clks: Using platform data clock configs
[   79.966851] Platform data clock[0]: name=cgu_isp, rate=100000000
[   79.966864] Clock cgu_isp: set rate 100000000 Hz, result=0
[   79.966871] Clock cgu_isp enabled successfully
[   79.966878] Platform data clock[1]: name=isp, rate=65535
[   79.966887] Clock isp enabled successfully
[   79.996569] CPM clock gates configured
[   79.996585] isp_subdev_init_clks: Successfully initialized 2 clocks
[   79.996591] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.996602] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   79.996609] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   79.996615] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   79.996621] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   79.996627] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   79.996634] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   79.996641] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   79.996647] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   79.996652] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   79.996657] tisp_event_init: Initializing ISP event system
[   79.996665] tisp_event_init: SAFE event system initialized with 20 nodes
[   79.996671] tisp_event_set_cb: Setting callback for event 4
[   79.996678] tisp_event_set_cb: Event 4 callback set to c0686a38
[   79.996684] tisp_event_set_cb: Setting callback for event 5
[   79.996690] tisp_event_set_cb: Event 5 callback set to c0686f00
[   79.996696] tisp_event_set_cb: Setting callback for event 7
[   79.996703] tisp_event_set_cb: Event 7 callback set to c0686acc
[   79.996708] tisp_event_set_cb: Setting callback for event 9
[   79.996715] tisp_event_set_cb: Event 9 callback set to c0686b54
[   79.996720] tisp_event_set_cb: Setting callback for event 8
[   79.996727] tisp_event_set_cb: Event 8 callback set to c0686c18
[   79.996734] *** system_irq_func_set: Registered handler c067f8f8 at index 13 ***
[   80.007509] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.007609] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   80.007617] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   80.007623] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   80.007631] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   80.007637] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   80.007644] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   80.007651] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   80.007658] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   80.007665] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   80.007672] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   80.007679] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   80.007917] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   80.007925] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   80.007931] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   80.007938] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   80.007945] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   80.007950] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   80.007957] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   80.007964] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   80.007971] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   80.007977] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   80.007983] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   80.007989] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.007995] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   80.008232] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   80.008239] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   80.008345] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   80.008385] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   80.008467] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   80.008506] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   80.008581] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   80.008618] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.008703] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   80.008741] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   80.008815] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   80.008853] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   80.008927] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   80.008964] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   80.009037] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   80.009075] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   80.009149] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   80.009186] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   80.009260] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   80.009299] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   80.009373] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   80.009411] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   80.009485] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   80.009521] *** tisp_init: ISP control register set to enable processing pipeline ***
[   80.009594] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.009631] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   80.009705] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.009741] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   80.009814] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   80.009852] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   80.009923] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   80.009961] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.010034] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.010072] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   80.010145] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.010184] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   80.010258] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   80.010295] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   80.010369] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   80.010407] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   80.010479] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   80.010516] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   80.010589] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   80.010627] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   80.010700] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   80.010738] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   80.010873] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   80.010918] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   80.011107] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   80.011187] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   80.011227] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   80.011302] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   80.011341] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   80.011414] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   80.011451] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   80.011523] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   80.011560] *** This should eliminate green frames by enabling proper color processing ***
[   80.011633] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   80.011671] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   80.011744] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   80.011782] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   80.011858] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   80.011896] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   80.011970] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   80.012008] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   80.012081] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   80.012117] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   80.012189] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   80.012226] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   80.012297] *** tisp_init: Standard tuning parameters loaded successfully ***
[   80.012334] *** tisp_init: Custom tuning parameters loaded successfully ***
[   80.012407] tisp_set_csc_version: Setting CSC version 0
[   80.012444] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   80.012517] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   80.012554] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   80.012629] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.012667] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.012739] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   80.012776] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   80.012875] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   80.012917] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   80.012954] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   80.013027] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   80.013064] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   80.013136] *** tisp_init: ISP processing pipeline fully enabled ***
[   80.013173] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   80.013247] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   80.013283] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   80.013357] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.013397] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.013468] tisp_init: ISP memory buffers configured
[   80.013504] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   80.013578] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.013695] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.013845] tiziano_ae_params_refresh: AE parameters refreshed
[   80.013918] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.013955] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.014261] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.014275] tiziano_ae_para_addr: AE parameter addresses configured
[   80.014282] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.014291] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.014297] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.014305] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.014311] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.014318] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.014325] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.014332] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   80.014339] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.014346] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.014352] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.014359] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.014365] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.014371] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.014378] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.014385] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.014391] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.014397] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.014404] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.014411] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.014417] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.014424] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.014431] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.014437] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.014443] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.014449] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.014455] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.014464] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   80.022811] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   80.031273] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   80.039999] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   80.048321] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   80.056107] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   80.064417] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   80.073021] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   80.081364] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   80.092935] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   80.106044] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.110097] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.110616] tisp_event_set_cb: Setting callback for event 1
[   80.110629] tisp_event_set_cb: Event 1 callback set to c0687810
[   80.110843] tisp_event_set_cb: Setting callback for event 6
[   80.110852] tisp_event_set_cb: Event 6 callback set to c0686d70
[   80.110858] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.110864] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.111257] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.111402] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.111525] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.111531] tiziano_awb_init: AWB hardware blocks enabled
[   80.111536] tiziano_gamma_init: Initializing Gamma processing
[   80.111542] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.112434] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.112498] tiziano_gib_init: Initializing GIB processing
[   80.112505] tiziano_lsc_init: Initializing LSC processing
[   80.112510] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.112518] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.112525] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.112532] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.112537] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.112601] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.112606] tiziano_ccm_init: Using linear CCM parameters
[   80.112611] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.112618] jz_isp_ccm: EV=64, CT=9984
[   80.112625] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.112631] cm_control: saturation=128
[   80.112636] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.112642] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.112647] tiziano_ccm_init: CCM initialized successfully
[   80.112653] tiziano_dmsc_init: Initializing DMSC processing
[   80.112658] tiziano_sharpen_init: Initializing Sharpening
[   80.112663] tiziano_sharpen_init: Using linear sharpening parameters
[   80.112669] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.112676] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.112682] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.112709] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.112715] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.112721] tiziano_sharpen_init: Sharpening initialized successfully
[   80.112727] tiziano_sdns_init: Initializing SDNS processing
[   80.112735] tiziano_sdns_init: Using linear SDNS parameters
[   80.112741] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.112748] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.112754] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.112787] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.112793] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.112799] tiziano_sdns_init: SDNS processing initialized successfully
[   80.112805] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.112811] tiziano_mdns_init: Using linear MDNS parameters
[   80.112821] tiziano_mdns_init: MDNS processing initialized successfully
[   80.112827] tiziano_clm_init: Initializing CLM processing
[   80.112832] tiziano_dpc_init: Initializing DPC processing
[   80.112837] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.112843] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.112977] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.113165] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.113185] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.113583] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.113671] tiziano_hldc_init: Initializing HLDC processing
[   80.113679] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.113686] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.113693] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.113700] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.113707] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.113713] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.113721] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.113727] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.113734] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.113741] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.113748] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.113755] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.113762] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.113767] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.113773] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.113779] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.113786] tisp_adr_set_params: Writing ADR parameters to registers
[   80.113818] tisp_adr_set_params: ADR parameters written to hardware
[   80.113824] tisp_event_set_cb: Setting callback for event 18
[   80.113832] tisp_event_set_cb: Event 18 callback set to c0687f08
[   80.113837] tisp_event_set_cb: Setting callback for event 2
[   80.113844] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   80.113849] tiziano_adr_init: ADR processing initialized successfully
[   80.113855] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.113861] tiziano_bcsh_init: Initializing BCSH processing
[   80.113866] tiziano_ydns_init: Initializing YDNS processing
[   80.113871] tiziano_rdns_init: Initializing RDNS processing
[   80.113877] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   80.113890] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1168000 (Binary Ninja EXACT) ***
[   80.113897] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1169000 (Binary Ninja EXACT) ***
[   80.113905] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x116a000 (Binary Ninja EXACT) ***
[   80.113912] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x116b000 (Binary Ninja EXACT) ***
[   80.113919] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x116c000 (Binary Ninja EXACT) ***
[   80.113925] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x116c800 (Binary Ninja EXACT) ***
[   80.113933] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x116d000 (Binary Ninja EXACT) ***
[   80.113939] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x116d800 (Binary Ninja EXACT) ***
[   80.113946] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   80.113953] *** tisp_init: AE0 buffer allocated at 0x01168000 ***
[   80.113959] *** CRITICAL FIX: data_b2f3c initialized to 0x81168000 (prevents stack corruption) ***
[   80.113967] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1170000 (Binary Ninja EXACT) ***
[   80.113975] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1171000 (Binary Ninja EXACT) ***
[   80.113981] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1172000 (Binary Ninja EXACT) ***
[   80.113988] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1173000 (Binary Ninja EXACT) ***
[   80.113995] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1174000 (Binary Ninja EXACT) ***
[   80.114002] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1174800 (Binary Ninja EXACT) ***
[   80.114009] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1175000 (Binary Ninja EXACT) ***
[   80.114016] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1175800 (Binary Ninja EXACT) ***
[   80.114023] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   80.114029] *** tisp_init: AE1 buffer allocated at 0x01170000 ***
[   80.114035] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   80.114041] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.114047] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.114053] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   80.114060] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.114065] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   80.114073] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.114083] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.114095] tiziano_ae_params_refresh: AE parameters refreshed
[   80.114101] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.114107] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.114112] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.114117] tiziano_ae_para_addr: AE parameter addresses configured
[   80.114124] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.114131] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.114138] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.114145] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.114152] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.114159] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.114165] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.114173] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   80.114179] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.114187] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.114193] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.114200] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.114206] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.114212] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.114219] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.114225] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.114231] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.114238] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.114245] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.114251] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.114258] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.114265] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.114271] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.114277] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.114284] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.114290] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.114296] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.114303] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   80.125589] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   80.137386] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   80.147625] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   80.155633] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   80.167893] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   80.180209] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   80.191511] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   80.203103] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   80.214609] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   80.226083] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.226639] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.226771] tisp_event_set_cb: Setting callback for event 1
[   80.226780] tisp_event_set_cb: Event 1 callback set to c0687810
[   80.226786] tisp_event_set_cb: Setting callback for event 6
[   80.226793] tisp_event_set_cb: Event 6 callback set to c0686d70
[   80.227440] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.227453] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.227462] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.227863] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.227875] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.228425] tiziano_awb_init: AWB hardware blocks enabled
[   80.228540] tiziano_gamma_init: Initializing Gamma processing
[   80.228547] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.228750] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.228757] tiziano_gib_init: Initializing GIB processing
[   80.228763] tiziano_lsc_init: Initializing LSC processing
[   80.228768] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.228775] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.228783] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.228790] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.228795] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.228858] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.228864] tiziano_ccm_init: Using linear CCM parameters
[   80.228869] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.228876] jz_isp_ccm: EV=64, CT=9984
[   80.228883] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.228889] cm_control: saturation=128
[   80.228894] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.228900] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.228905] tiziano_ccm_init: CCM initialized successfully
[   80.228911] tiziano_dmsc_init: Initializing DMSC processing
[   80.228916] tiziano_sharpen_init: Initializing Sharpening
[   80.228921] tiziano_sharpen_init: Using linear sharpening parameters
[   80.228927] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.228934] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.228940] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.228967] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.228973] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.228979] tiziano_sharpen_init: Sharpening initialized successfully
[   80.228985] tiziano_sdns_init: Initializing SDNS processing
[   80.228993] tiziano_sdns_init: Using linear SDNS parameters
[   80.228999] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.229005] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.229011] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.229045] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.229051] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.229057] tiziano_sdns_init: SDNS processing initialized successfully
[   80.229063] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.229069] tiziano_mdns_init: Using linear MDNS parameters
[   80.229079] tiziano_mdns_init: MDNS processing initialized successfully
[   80.229084] tiziano_clm_init: Initializing CLM processing
[   80.229089] tiziano_dpc_init: Initializing DPC processing
[   80.229095] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.229101] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.229107] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.229113] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.229128] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.229135] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.229141] tiziano_hldc_init: Initializing HLDC processing
[   80.229147] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.229153] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.229161] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.229167] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.229175] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.229181] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.229188] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.229195] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.229202] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.229209] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.229216] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.229223] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.229229] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.229235] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.229241] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.229246] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.229253] tisp_adr_set_params: Writing ADR parameters to registers
[   80.229285] tisp_adr_set_params: ADR parameters written to hardware
[   80.229291] tisp_event_set_cb: Setting callback for event 18
[   80.229299] tisp_event_set_cb: Event 18 callback set to c0687f08
[   80.229305] tisp_event_set_cb: Setting callback for event 2
[   80.229311] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   80.229317] tiziano_adr_init: ADR processing initialized successfully
[   80.229323] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.229329] tiziano_bcsh_init: Initializing BCSH processing
[   80.229333] tiziano_ydns_init: Initializing YDNS processing
[   80.229339] tiziano_rdns_init: Initializing RDNS processing
[   80.229344] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   80.229349] tisp_event_init: Initializing ISP event system
[   80.229357] tisp_event_init: SAFE event system initialized with 20 nodes
[   80.229363] tisp_event_set_cb: Setting callback for event 4
[   80.229369] tisp_event_set_cb: Event 4 callback set to c0686a38
[   80.229375] tisp_event_set_cb: Setting callback for event 5
[   80.229381] tisp_event_set_cb: Event 5 callback set to c0686f00
[   80.229387] tisp_event_set_cb: Setting callback for event 7
[   80.229393] tisp_event_set_cb: Event 7 callback set to c0686acc
[   80.229399] tisp_event_set_cb: Setting callback for event 9
[   80.229405] tisp_event_set_cb: Event 9 callback set to c0686b54
[   80.229411] tisp_event_set_cb: Setting callback for event 8
[   80.229417] tisp_event_set_cb: Event 8 callback set to c0686c18
[   80.229423] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   80.229429] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   80.229435] tisp_param_operate_init: Initializing parameter operations
[   80.229442] tisp_netlink_init: Initializing netlink communication
[   80.229447] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   80.229481] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   80.229493] tisp_netlink_init: Netlink socket created successfully
[   80.229499] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   80.229505] tisp_code_create_tuning_node: Device already created, skipping
[   80.229511] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   80.229517] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   80.229524] *** ispcore_core_ops_init: Second tisp_init completed ***
[   80.229529] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   80.229539] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   80.229546] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   80.229552] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   80.229557] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.229563] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   80.229568] ispcore_core_ops_init: Complete, result=0<6>[   80.229575] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   80.229583] *** vic_core_ops_init: ENTRY - sd=8049e400, enable=1 ***
[   80.229589] *** vic_core_ops_init: vic_dev=8049e400, current state check ***
[   80.229595] *** vic_core_ops_init: current_state=3, enable=1 ***
[   80.229601] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   80.229609] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=1
[   80.229615] *** VIC device final state set to 2 (fully activated) ***
[   80.229621] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   80.229627] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   80.229633] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   80.229639] *** vic_core_ops_init: ENTRY - sd=8049e400, enable=1 ***
[   80.229645] *** vic_core_ops_init: vic_dev=8049e400, current state check ***
[   80.229651] *** vic_core_ops_init: current_state=2, enable=1 ***
[   80.229657] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   80.229663] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   80.229669] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   80.229675] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   80.229681] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   80.229688] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   80.229694] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   80.229700] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   80.229706] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   80.229712] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.229718] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   80.229723] tx_vic_enable_irq: Calling VIC interrupt callback
[   80.229729] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   80.229737] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   80.229743] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   80.229750] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   80.229757] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   80.229763] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   80.229769] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   80.229774] *** tx_vic_enable_irq: completed successfully ***
[   80.229780] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   80.229786] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   80.229792] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   80.229801] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   80.229807] *** ispcore_core_ops_init: ENTRY - sd=8049e800, on=1 ***
[   80.229815] *** ispcore_core_ops_init: sd->dev_priv=8049e800, sd->host_priv=8049e800 ***
[   80.229822] *** ispcore_core_ops_init: sd->pdev=c06b84e0, sd->ops=c06b8be8 ***
[   80.229827] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   80.229833] *** ispcore_core_ops_init: ISP device=82010000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   80.229841] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.229849] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   80.229856] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   80.229862] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   80.229867] *** ispcore_core_ops_init: s0 (core_dev) = 8049e800 from sd->host_priv ***
[   80.229875] ispcore_core_ops_init: core_dev=8049e800, vic_dev=8049e400, vic_state=3
[   80.229879] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   80.229888] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   80.229896] *** VIC STATE 4: Initializing clocks for streaming ***
[   80.229903] *** Initializing CSI clocks (1 clocks) ***
[   80.229909] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   80.229916] isp_subdev_init_clks: Using platform data clock arrays: c06b8900
[   80.229922] isp_subdev_init_clks: Using platform data clock configs
[   80.229929] Platform data clock[0]: name=csi, rate=65535
[   80.229938] Clock csi enabled successfully
[   80.256543] CPM clock gates configured
[   80.256557] isp_subdev_init_clks: Successfully initialized 1 clocks
[   80.256564] *** Initializing VIC clocks (2 clocks) ***
[   80.256570] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   80.256577] isp_subdev_init_clks: Using platform data clock arrays: c06b8a10
[   80.256585] isp_subdev_init_clks: Using platform data clock configs
[   80.256593] Platform data clock[0]: name=cgu_isp, rate=100000000
[   80.256603] Clock cgu_isp: set rate 100000000 Hz, result=0
[   80.256610] Clock cgu_isp enabled successfully
[   80.256616] Platform data clock[1]: name=isp, rate=65535
[   80.256623] Clock isp enabled successfully
[   80.286529] CPM clock gates configured
[   80.286542] isp_subdev_init_clks: Successfully initialized 2 clocks
[   80.286549] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.286559] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   80.286566] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   80.286572] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   80.286577] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   80.286583] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   80.286590] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   80.286597] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   80.286602] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   80.286607] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   80.286613] tisp_event_init: Initializing ISP event system
[   80.286621] tisp_event_init: SAFE event system initialized with 20 nodes
[   80.286627] tisp_event_set_cb: Setting callback for event 4
[   80.286633] tisp_event_set_cb: Event 4 callback set to c0686a38
[   80.286639] tisp_event_set_cb: Setting callback for event 5
[   80.286645] tisp_event_set_cb: Event 5 callback set to c0686f00
[   80.286651] tisp_event_set_cb: Setting callback for event 7
[   80.286657] tisp_event_set_cb: Event 7 callback set to c0686acc
[   80.286663] tisp_event_set_cb: Setting callback for event 9
[   80.286669] tisp_event_set_cb: Event 9 callback set to c0686b54
[   80.286674] tisp_event_set_cb: Setting callback for event 8
[   80.286681] tisp_event_set_cb: Event 8 callback set to c0686c18
[   80.286688] *** system_irq_func_set: Registered handler c067f8f8 at index 13 ***
[   80.304487] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.304503] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   80.304511] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304518] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304525] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304531] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   80.304539] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304545] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304553] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304559] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   80.304566] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   80.304573] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   80.304580] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   80.304587] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   80.304593] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   80.304600] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   80.304607] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   80.304613] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   80.304619] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   80.304626] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   80.304633] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   80.304639] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   80.304645] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   80.304651] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.304657] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   80.304664] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   80.304671] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   80.304677] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   80.304684] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   80.304691] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   80.304698] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   80.304705] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   80.304710] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.304717] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   80.304724] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   80.304731] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   80.304737] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   80.304744] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   80.304751] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   80.304757] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   80.304764] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   80.304771] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   80.304777] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   80.304783] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   80.304791] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   80.304798] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   80.304805] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   80.304811] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   80.304817] *** tisp_init: ISP control register set to enable processing pipeline ***
[   80.304823] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.304829] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   80.304836] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.304841] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   80.304848] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   80.304855] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   80.304865] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   80.312317] *** isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   80.312322] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.320044] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=82010000 ***
[   80.327494] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   80.335214] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   80.342756] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   80.348948] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   80.357029] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c10 ***
[   80.365282] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   80.374523] ae0_interrupt_static: Processing AE0 static interrupt
[   80.374529] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   80.374535] ae0_interrupt_static: AE0 static interrupt processed
[   80.374541] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   80.382703] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   80.392748] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   80.392763] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.393138] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.393149] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   80.393277] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.393285] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
d[   80.393292] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   80.393299] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   80.393671] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   80.393793] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   80.393800] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   80.393919] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   80.393926] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   80.393933] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   80.393939] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   80.394310] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   80.394322] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   80.394449] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   80.394459] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   80.394465] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   80.394600] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   80.394926] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   80.394939] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   80.395087] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   80.395093] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   80.395099] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   80.395105] *** This should eliminate green frames by enabling proper color processing ***
[   80.395465] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   80.395477] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   80.395625] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   80.395737] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   80.395744] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   80.395751] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   80.396129] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   80.396141] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   80.396289] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   80.396295] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   80.396301] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   80.396306] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   80.396312] *** tisp_init: Standard tuning parameters loaded successfully ***
[   80.399793] *** tisp_init: Custom tuning parameters loaded successfully ***
[   80.399809] tisp_set_csc_version: Setting CSC version 0
[   80.399817] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   80.399824] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   80.399829] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   80.399836] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.399843] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.399848] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   80.399854] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   80.399860] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   80.399867] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   80.399872] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   80.399879] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   80.399885] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   80.399891] *** tisp_init: ISP processing pipeline fully enabled ***
[   80.399897] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   80.399903] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   80.399909] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   80.399916] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
m[   80.399923] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.399928] tisp_init: ISP memory buffers configured
[   80.399933] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   80.399941] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.399951] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.399962] tiziano_ae_params_refresh: AE parameters refreshed
[   80.399968] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.399974] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.399979] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.399985] tiziano_ae_para_addr: AE parameter addresses configured
[   80.399991] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.399998] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.400005] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.400012] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.400019] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.400026] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.400033] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.400039] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   80.400047] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.400053] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.400060] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.400067] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.400073] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.400079] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.400085] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.400092] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.400099] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.400105] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.400111] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.400118] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.400125] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.400131] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.400138] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.400145] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.400151] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.400157] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.400163] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.400171] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   80.413730] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   80.425427] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   80.446524] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   80.464336] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   80.476659] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   80.484289] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   80.506521] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   80.522482] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   80.537197] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   80.229792] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   80.229801] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   80.229807] *** ispcore_core_ops_init: ENTRY - sd=8049e800, on=1 ***
[   80.229815] *** ispcore_core_ops_init: sd->dev_priv=8049e800, sd->host_priv=8049e800 ***
[   80.229822] *** ispcore_core_ops_init: sd->pdev=c06b84e0, sd->ops=c06b8be8 ***
[   80.229827] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   80.229833] *** ispcore_core_ops_init: ISP device=82010000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   80.229841] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.229849] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   80.229856] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   80.229862] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   80.229867] *** ispcore_core_ops_init: s0 (core_dev) = 8049e800 from sd->host_priv ***
[   80.229875] ispcore_core_ops_init: core_dev=8049e800, vic_dev=8049e400, vic_state=3
[   80.229879] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   80.229888] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   80.229896] *** VIC STATE 4: Initializing clocks for streaming ***
[   80.229903] *** Initializing CSI clocks (1 clocks) ***
[   80.229909] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   80.229916] isp_subdev_init_clks: Using platform data clock arrays: c06b8900
[   80.229922] isp_subdev_init_clks: Using platform data clock configs
[   80.229929] Platform data clock[0]: name=csi, rate=65535
[   80.229938] Clock csi enabled successfully
[   80.256543] CPM clock gates configured
[   80.256557] isp_subdev_init_clks: Successfully initialized 1 clocks
[   80.256564] *** Initializing VIC clocks (2 clocks) ***
[   80.256570] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   80.256577] isp_subdev_init_clks: Using platform data clock arrays: c06b8a10
[   80.256585] isp_subdev_init_clks: Using platform data clock configs
[   80.256593] Platform data clock[0]: name=cgu_isp, rate=100000000
[   80.256603] Clock cgu_isp: set rate 100000000 Hz, result=0
[   80.256610] Clock cgu_isp enabled successfully
[   80.256616] Platform data clock[1]: name=isp, rate=65535
[   80.256623] Clock isp enabled successfully
[   80.286529] CPM clock gates configured
[   80.286542] isp_subdev_init_clks: Successfully initialized 2 clocks
[   80.286549] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.286559] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   80.286566] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   80.286572] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   80.286577] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   80.286583] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   80.286590] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   80.286597] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   80.286602] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   80.286607] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   80.286613] tisp_event_init: Initializing ISP event system
[   80.286621] tisp_event_init: SAFE event system initialized with 20 nodes
[   80.286627] tisp_event_set_cb: Setting callback for event 4
[   80.286633] tisp_event_set_cb: Event 4 callback set to c0686a38
[   80.286639] tisp_event_set_cb: Setting callback for event 5
[   80.286645] tisp_event_set_cb: Event 5 callback set to c0686f00
[   80.286651] tisp_event_set_cb: Setting callback for event 7
[   80.286657] tisp_event_set_cb: Event 7 callback set to c0686acc
[   80.286663] tisp_event_set_cb: Setting callback for event 9
[   80.286669] tisp_event_set_cb: Event 9 callback set to c0686b54
[   80.286674] tisp_event_set_cb: Setting callback for event 8
[   80.286681] tisp_event_set_cb: Event 8 callback set to c0686c18
[   80.286688] *** system_irq_func_set: Registered handler c067f8f8 at index 13 ***
[   80.304487] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.304503] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   80.304511] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304518] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304525] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304531] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   80.304539] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304545] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304553] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   80.304559] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   80.304566] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   80.304573] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   80.304580] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   80.304587] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   80.304593] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   80.304600] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   80.304607] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   80.304613] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   80.304619] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   80.304626] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   80.304633] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   80.304639] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   80.304645] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   80.304651] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.304657] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   80.304664] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   80.304671] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   80.304677] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   80.304684] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   80.304691] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   80.304698] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   80.304705] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   80.304710] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   80.304717] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   80.304724] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   80.304731] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   80.304737] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   80.304744] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   80.304751] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   80.304757] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   80.304764] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   80.304771] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   80.304777] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   80.304783] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   80.304791] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   80.304798] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   80.304805] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   80.304811] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   80.304817] *** tisp_init: ISP control register set to enable processing pipeline ***
[   80.304823] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.304829] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   80.304836] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.304841] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   80.304848] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   80.304855] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   80.304865] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   80.312317] *** isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   80.312322] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.320044] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=82010000 ***
[   80.327494] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   80.335214] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   80.342756] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   80.348948] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   80.357029] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c10 ***
[   80.365282] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   80.374523] ae0_interrupt_static: Processing AE0 static interrupt
[   80.374529] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   80.374535] ae0_interrupt_static: AE0 static interrupt processed
[   80.374541] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   80.382703] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   80.392748] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   80.392763] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.393138] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.393149] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   80.393277] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.393285] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   80.393292] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   80.393299] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   80.393671] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   80.393793] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   80.393800] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   80.393919] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   80.393926] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   80.393933] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   80.393939] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   80.394310] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   80.394322] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   80.394449] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   80.394459] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   80.394465] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   80.394600] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   80.394926] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   80.394939] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   80.395087] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   80.395093] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   80.395099] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   80.395105] *** This should eliminate green frames by enabling proper color processing ***
[   80.395465] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   80.395477] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   80.395625] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   80.395737] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   80.395744] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   80.395751] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   80.396129] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   80.396141] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   80.396289] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   80.396295] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   80.396301] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   80.396306] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   80.396312] *** tisp_init: Standard tuning parameters loaded successfully ***
[   80.399793] *** tisp_init: Custom tuning parameters loaded successfully ***
[   80.399809] tisp_set_csc_version: Setting CSC version 0
[   80.399817] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   80.399824] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   80.399829] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   80.399836] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.399843] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.399848] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   80.399854] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   80.399860] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   80.399867] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   80.399872] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   80.399879] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   80.399885] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   80.399891] *** tisp_init: ISP processing pipeline fully enabled ***
[   80.399897] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   80.399903] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   80.399909] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   80.399916] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   80.399923] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   80.399928] tisp_init: ISP memory buffers configured
[   80.399933] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   80.399941] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.399951] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.399962] tiziano_ae_params_refresh: AE parameters refreshed
[   80.399968] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.399974] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.399979] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.399985] tiziano_ae_para_addr: AE parameter addresses configured
[   80.399991] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.399998] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.400005] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.400012] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.400019] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.400026] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.400033] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.400039] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   80.400047] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.400053] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.400060] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.400067] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.400073] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.400079] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.400085] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.400092] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.400099] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.400105] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.400111] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.400118] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.400125] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.400131] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.400138] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.400145] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.400151] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.400157] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.400163] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.400171] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   80.413730] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   80.425427] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   80.446524] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   80.464336] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   80.476659] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   80.484289] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   80.506521] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   80.522482] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   80.537197] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   80.565532] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.565554] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.565562] tisp_event_set_cb: Setting callback for event 1
[   80.565569] tisp_event_set_cb: Event 1 callback set to c0687810
[   80.565575] tisp_event_set_cb: Setting callback for event 6
[   80.565582] tisp_event_set_cb: Event 6 callback set to c0686d70
[   80.565587] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.565593] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.565600] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.565608] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.565615] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.565620] tiziano_awb_init: AWB hardware blocks enabled
[   80.565626] tiziano_gamma_init: Initializing Gamma processing
[   80.565631] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.565690] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.565696] tiziano_gib_init: Initializing GIB processing
[   80.565702] tiziano_lsc_init: Initializing LSC processing
[   80.565706] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.565714] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.565720] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.565727] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.565732] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.565791] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.565796] tiziano_ccm_init: Using linear CCM parameters
[   80.565802] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.565808] jz_isp_ccm: EV=64, CT=9984
[   80.565815] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.565820] cm_control: saturation=128
[   80.565826] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.565832] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.565838] tiziano_ccm_init: CCM initialized successfully
[   80.565842] tiziano_dmsc_init: Initializing DMSC processing
[   80.565848] tiziano_sharpen_init: Initializing Sharpening
[   80.565853] tiziano_sharpen_init: Using linear sharpening parameters
[   80.565859] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.565866] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.565871] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.565898] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.565904] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.565910] tiziano_sharpen_init: Sharpening initialized successfully
[   80.565915] tiziano_sdns_init: Initializing SDNS processing
[   80.565923] tiziano_sdns_init: Using linear SDNS parameters
[   80.565928] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.565936] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.565941] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.565974] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.565980] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.565986] tiziano_sdns_init: SDNS processing initialized successfully
[   80.565992] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.565998] tiziano_mdns_init: Using linear MDNS parameters
[   80.566008] tiziano_mdns_init: MDNS processing initialized successfully
[   80.566013] tiziano_clm_init: Initializing CLM processing
[   80.566018] tiziano_dpc_init: Initializing DPC processing
[   80.566024] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.566030] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.566036] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.566042] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.566056] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.566063] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.566069] tiziano_hldc_init: Initializing HLDC processing
[   80.566075] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.566082] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.566088] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.566095] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.566102] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.566109] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.566116] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.566123] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.566130] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.566136] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.566143] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.566150] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.566157] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.566162] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.566168] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.566174] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.566180] tisp_adr_set_params: Writing ADR parameters to registers
[   80.566212] tisp_adr_set_params: ADR parameters written to hardware
[   80.566218] tisp_event_set_cb: Setting callback for event 18
[   80.566225] tisp_event_set_cb: Event 18 callback set to c0687f08
[   80.566230] tisp_event_set_cb: Setting callback for event 2
[   80.566237] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   80.566242] tiziano_adr_init: ADR processing initialized successfully
[   80.566248] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.566254] tiziano_bcsh_init: Initializing BCSH processing
[   80.566258] tiziano_ydns_init: Initializing YDNS processing
[   80.566264] tiziano_rdns_init: Initializing RDNS processing
[   80.566269] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   80.566282] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x540000 (Binary Ninja EXACT) ***
[   80.566290] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x541000 (Binary Ninja EXACT) ***
[   80.566296] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x542000 (Binary Ninja EXACT) ***
[   80.566303] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x543000 (Binary Ninja EXACT) ***
[   80.566310] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x544000 (Binary Ninja EXACT) ***
[   80.566317] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x544800 (Binary Ninja EXACT) ***
[   80.566324] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x545000 (Binary Ninja EXACT) ***
[   80.566330] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x545800 (Binary Ninja EXACT) ***
[   80.566337] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   80.566343] *** tisp_init: AE0 buffer allocated at 0x00540000 ***
[   80.566350] *** CRITICAL FIX: data_b2f3c initialized to 0x80540000 (prevents stack corruption) ***
[   80.566358] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x548000 (Binary Ninja EXACT) ***
[   80.566364] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x549000 (Binary Ninja EXACT) ***
[   80.566372] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x54a000 (Binary Ninja EXACT) ***
[   80.566378] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x54b000 (Binary Ninja EXACT) ***
[   80.566385] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x54c000 (Binary Ninja EXACT) ***
[   80.566392] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x54c800 (Binary Ninja EXACT) ***
[   80.566399] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x54d000 (Binary Ninja EXACT) ***
[   80.566406] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x54d800 (Binary Ninja EXACT) ***
[   80.566412] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   80.566419] *** tisp_init: AE1 buffer allocated at 0x00548000 ***
[   80.566424] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   80.566430] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.566437] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.566442] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   80.566449] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.566454] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   80.566462] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.575630] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.575648] tiziano_ae_params_refresh: AE parameters refreshed
[   80.575654] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.575660] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.575666] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.575670] tiziano_ae_para_addr: AE parameter addresses configured
[   80.575678] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.575686] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.575693] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.575700] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.575706] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.575713] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.575720] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.575727] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   80.575734] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.575740] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.575747] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.575754] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.575760] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.575766] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.575772] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.575779] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.575786] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.575792] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.575799] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.575805] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.575812] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.575818] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.575825] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.575832] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.575838] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.575844] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.575850] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.575857] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   80.583524] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   80.601304] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   80.616506] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   80.634306] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   80.644384] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   80.660298] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   80.684680] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   80.702528] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   80.716510] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   80.734335] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.734358] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.734364] tisp_event_set_cb: Setting callback for event 1
[   80.734372] tisp_event_set_cb: Event 1 callback set to c0687810
[   80.734377] tisp_event_set_cb: Setting callback for event 6
[   80.734384] tisp_event_set_cb: Event 6 callback set to c0686d70
[   80.734389] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.734395] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.734402] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.734410] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.734416] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.734422] tiziano_awb_init: AWB hardware blocks enabled
[   80.734427] tiziano_gamma_init: Initializing Gamma processing
[   80.734432] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.734492] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.734498] tiziano_gib_init: Initializing GIB processing
[   80.734503] tiziano_lsc_init: Initializing LSC processing
[   80.734508] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.734515] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.734522] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.734528] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.734534] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.734592] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.734597] tiziano_ccm_init: Using linear CCM parameters
[   80.734602] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.734609] jz_isp_ccm: EV=64, CT=9984
[   80.734615] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.734621] cm_control: saturation=128
[   80.734626] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.734632] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.734638] tiziano_ccm_init: CCM initialized successfully
[   80.734643] tiziano_dmsc_init: Initializing DMSC processing
[   80.734648] tiziano_sharpen_init: Initializing Sharpening
[   80.734653] tiziano_sharpen_init: Using linear sharpening parameters
[   80.734659] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.734666] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.734671] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.734698] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.734704] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.734710] tiziano_sharpen_init: Sharpening initialized successfully
[   80.734715] tiziano_sdns_init: Initializing SDNS processing
[   80.734723] tiziano_sdns_init: Using linear SDNS parameters
[   80.734728] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.734736] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.734741] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.734774] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.734780] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.734786] tiziano_sdns_init: SDNS processing initialized successfully
[   80.734792] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.734798] tiziano_mdns_init: Using linear MDNS parameters
[   80.734808] tiziano_mdns_init: MDNS processing initialized successfully
[   80.734813] tiziano_clm_init: Initializing CLM processing
[   80.734818] tiziano_dpc_init: Initializing DPC processing
[   80.734824] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.734829] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.734836] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.734842] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.734856] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.734863] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.734868] tiziano_hldc_init: Initializing HLDC processing
[   80.734875] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.734881] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.734888] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.734895] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.734902] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.734908] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.734916] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.734922] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.734929] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.734936] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.734943] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.734950] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.734956] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.734962] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.734968] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.734973] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.734980] tisp_adr_set_params: Writing ADR parameters to registers
[   80.735012] tisp_adr_set_params: ADR parameters written to hardware
[   80.735018] tisp_event_set_cb: Setting callback for event 18
[   80.735024] tisp_event_set_cb: Event 18 callback set to c0687f08
[   80.735030] tisp_event_set_cb: Setting callback for event 2
[   80.735036] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   80.735041] tiziano_adr_init: ADR processing initialized successfully
[   80.735048] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.735053] tiziano_bcsh_init: Initializing BCSH processing
[   80.735058] tiziano_ydns_init: Initializing YDNS processing
[   80.735063] tiziano_rdns_init: Initializing RDNS processing
[   80.735068] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   80.735073] tisp_event_init: Initializing ISP event system
[   80.735080] tisp_event_init: SAFE event system initialized with 20 nodes
[   80.735086] tisp_event_set_cb: Setting callback for event 4
[   80.735093] tisp_event_set_cb: Event 4 callback set to c0686a38
[   80.735098] tisp_event_set_cb: Setting callback for event 5
[   80.735104] tisp_event_set_cb: Event 5 callback set to c0686f00
[   80.735110] tisp_event_set_cb: Setting callback for event 7
[   80.735116] tisp_event_set_cb: Event 7 callback set to c0686acc
[   80.735122] tisp_event_set_cb: Setting callback for event 9
[   80.735128] tisp_event_set_cb: Event 9 callback set to c0686b54
[   80.735134] tisp_event_set_cb: Setting callback for event 8
[   80.735140] tisp_event_set_cb: Event 8 callback set to c0686c18
[   80.735146] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   80.735152] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   80.735158] tisp_param_operate_init: Initializing parameter operations
[   80.735164] tisp_netlink_init: Initializing netlink communication
[   80.735170] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   80.735201] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   80.735214] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   80.735226] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   80.735232] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   80.735238] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   80.735244] tisp_code_create_tuning_node: Device already created, skipping
[   80.735250] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   80.735256] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   80.735262] *** ispcore_core_ops_init: Second tisp_init completed ***
[   80.735267] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   80.735276] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   80.735284] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   80.735289] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   80.735294] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.735300] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   80.735305] ispcore_core_ops_init: Complete, result=0<6>[   80.735310] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   80.735317] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   80.735324] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   80.735330] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   80.735338] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   80.735344] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   80.735352] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=1
[   80.735358] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.735368] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   80.735374] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   80.735381] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   80.735387] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   80.806506] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   80.806519] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   80.806527] *** vic_core_ops_init: ENTRY - sd=8049e400, enable=1 ***
[   80.806534] *** vic_core_ops_init: vic_dev=8049e400, current state check ***
[   80.806540] *** vic_core_ops_init: current_state=3, enable=1 ***
[   80.806546] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   80.806551] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   80.806560] *** SENSOR_INIT: gc2053 enable=1 ***
[   80.806566] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   80.806572] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   80.806578] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   80.806583] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   80.806590] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   80.806596] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   80.806602] csi_video_s_stream: sd=8049e000, enable=1
[   80.806609] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   80.806615] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   80.806622] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   80.806628] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   80.806634] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   80.806640] *** vic_core_s_stream: STREAM ON ***
[   80.806645] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.806651] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.806658] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.806666] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   80.806672] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   80.806679] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.806684] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.836510] STREAMING: CPM clocks configured for VIC access
[   80.836525] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.836531] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.836538] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.836543] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.836549] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.836555] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.836564] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.836640] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.836762] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.836770] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.836776] *** VIC unlock: Commands written, checking VIC status register ***
[   80.836784] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.836789] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.836795] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.836800] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.836806] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.836812] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.836888] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.836897] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.836904] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   80.836912] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   80.836919] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   80.836925] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.836932] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   80.836939] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.836944] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.836950] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.836956] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.836963] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   80.836968] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.836974] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.836981] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   80.836987] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.836992] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.836998] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.837005] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.837011] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.837016] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.837024] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.837030] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.837039] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   80.837046] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.837052] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.837059] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.837065] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.837071] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.837076] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.837082] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.837089] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.837095] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.837103] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   80.837110] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.837116] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.837122] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.837128] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   80.837134] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   80.837141] ispvic_frame_channel_s_stream[2471]: streamon
[   80.837148] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.837154] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.837160] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   80.837165] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   80.837170] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.837178] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.837184] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.837190] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   80.837196] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.837202] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.837208] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.837214] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.837220] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.837228] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.837236] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.837243] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.837250] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.837258] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.837264] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.837270] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.837276] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.837283] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.837290] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   80.837295] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.837300] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.837307] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   80.837312] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.837326] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   80.837334] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   80.837398] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   80.837410] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.837417] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.837426] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.837432] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.837438] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.837444] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   80.837451] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   80.838460] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.838465] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   80.838470] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   80.838578] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   80.838686] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   80.838694] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   80.838699] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.838705] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.838711] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   80.838716] tx_vic_enable_irq: Calling VIC interrupt callback
[   80.838722] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   80.838729] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   80.838736] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   80.838743] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   80.838749] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   80.838756] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   80.838762] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   80.838767] *** tx_vic_enable_irq: completed successfully ***
[   81.354903] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   81.354916] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   81.354922] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   81.354928] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   81.354935] ispcore_slake_module: VIC device=8049e400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   81.354944] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.354954] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   81.354961] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   81.354966] ispcore_slake_module: Using sensor attributes from connected sensor
[   81.354972] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=82010000, sensor_attr=c06e30cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   81.354981] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   81.354990] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   81.354996] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   81.355003] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   81.355009] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   81.355016] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   81.355021] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   81.355027] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   81.355032] tisp_event_init: Initializing ISP event system
[   81.355039] tisp_event_init: SAFE event system initialized with 20 nodes
[   81.355045] tisp_event_set_cb: Setting callback for event 4
[   81.355052] tisp_event_set_cb: Event 4 callback set to c0686a38
[   81.355058] tisp_event_set_cb: Setting callback for event 5
[   81.355064] tisp_event_set_cb: Event 5 callback set to c0686f00
[   81.355070] tisp_event_set_cb: Setting callback for event 7
[   81.355076] tisp_event_set_cb: Event 7 callback set to c0686acc
[   81.355082] tisp_event_set_cb: Setting callback for event 9
[   81.355088] tisp_event_set_cb: Event 9 callback set to c0686b54
[   81.355094] tisp_event_set_cb: Setting callback for event 8
[   81.355100] tisp_event_set_cb: Event 8 callback set to c0686c18
[   81.355107] *** system_irq_func_set: Registered handler c067f8f8 at index 13 ***
[   81.372890] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   81.372906] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   81.372913] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   81.372920] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   81.372927] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   81.372934] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   81.372941] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   81.372949] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   81.372957] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   81.372964] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   81.372971] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   81.372978] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   81.372985] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   81.372991] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   81.372998] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   81.373005] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   81.373011] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   81.373017] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   81.373024] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   81.373031] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   81.373037] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   81.373045] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   81.373050] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   81.373055] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   81.373062] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   81.373069] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   81.373076] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   81.373083] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   81.373089] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   81.373096] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   81.373103] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   81.373110] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   81.373115] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   81.373122] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   81.373129] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   81.373136] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   81.373143] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   81.373149] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   81.373156] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   81.373163] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   81.373169] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   81.373175] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   81.373182] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   81.373188] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   81.373196] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   81.373203] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   81.373209] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   81.373216] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   81.373222] *** tisp_init: ISP control register set to enable processing pipeline ***
[   81.373229] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   81.373235] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   81.373241] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   81.373247] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   81.373253] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   81.373259] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   81.373271] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   81.380727] *** isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   81.380732] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   81.388453] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=82010000 ***
[   81.395911] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   81.403635] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   81.411167] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   81.417361] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   81.425441] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c10 ***
[   81.433695] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   81.442941] ae0_interrupt_static: Processing AE0 static interrupt
[   81.442947] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   81.442953] ae0_interrupt_static: AE0 static interrupt processed
[   81.442959] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   81.451122] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   80.838699] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.838705] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.838711] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   80.838716] tx_vic_enable_irq: Calling VIC interrupt callback
[   80.838722] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   80.838729] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   80.838736] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   80.838743] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   80.838749] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   80.838756] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   80.838762] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   80.838767] *** tx_vic_enable_irq: completed successfully ***
[   81.354903] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   81.354916] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   81.354922] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   81.354928] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   81.354935] ispcore_slake_module: VIC device=8049e400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   81.354944] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.354954] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   81.354961] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   81.354966] ispcore_slake_module: Using sensor attributes from connected sensor
[   81.354972] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=82010000, sensor_attr=c06e30cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   81.354981] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   81.354990] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   81.354996] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   81.355003] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   81.355009] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   81.355016] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   81.355021] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   81.355027] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   81.355032] tisp_event_init: Initializing ISP event system
[   81.355039] tisp_event_init: SAFE event system initialized with 20 nodes
[   81.355045] tisp_event_set_cb: Setting callback for event 4
[   81.355052] tisp_event_set_cb: Event 4 callback set to c0686a38
[   81.355058] tisp_event_set_cb: Setting callback for event 5
[   81.355064] tisp_event_set_cb: Event 5 callback set to c0686f00
[   81.355070] tisp_event_set_cb: Setting callback for event 7
[   81.355076] tisp_event_set_cb: Event 7 callback set to c0686acc
[   81.355082] tisp_event_set_cb: Setting callback for event 9
[   81.355088] tisp_event_set_cb: Event 9 callback set to c0686b54
[   81.355094] tisp_event_set_cb: Setting callback for event 8
[   81.355100] tisp_event_set_cb: Event 8 callback set to c0686c18
[   81.355107] *** system_irq_func_set: Registered handler c067f8f8 at index 13 ***
[   81.372890] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   81.372906] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   81.372913] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   81.372920] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   81.372927] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   81.372934] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   81.372941] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   81.372949] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   81.372957] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   81.372964] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   81.372971] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   81.372978] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   81.372985] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   81.372991] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   81.372998] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   81.373005] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   81.373011] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   81.373017] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   81.373024] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   81.373031] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   81.373037] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   81.373045] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   81.373050] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   81.373055] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   81.373062] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   81.373069] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   81.373076] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   81.373083] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   81.373089] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   81.373096] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   81.373103] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   81.373110] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   81.373115] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   81.373122] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   81.373129] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   81.373136] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   81.373143] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   81.373149] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   81.373156] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   81.373163] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   81.373169] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   81.373175] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   81.373182] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   81.373188] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   81.373196] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   81.373203] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   81.373209] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   81.373216] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   81.373222] *** tisp_init: ISP control register set to enable processing pipeline ***
[   81.373229] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   81.373235] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   81.373241] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   81.373247] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   81.373253] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   81.373259] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   81.373271] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   81.380727] *** isp_irq_handle: IRQ 37 received, dev_id=82010000 ***
[   81.380732] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   81.388453] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=82010000 ***
[   81.395911] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   81.403635] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   81.411167] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   81.417361] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   81.425441] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c10 ***
[   81.433695] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   81.442941] ae0_interrupt_static: Processing AE0 static interrupt
[   81.442947] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   81.442953] ae0_interrupt_static: AE0 static interrupt processed
[   81.442959] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   81.451122] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   81.570164] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   81.570180] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   81.570186] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   81.570192] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   81.570199] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   81.570206] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   81.570213] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   81.570220] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   81.570227] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   81.570233] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   81.570239] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   81.570245] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   81.570252] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   81.570259] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   81.570265] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   81.570272] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   81.570279] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   81.570285] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   81.570294] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   81.570301] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   81.570308] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   81.570315] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   81.570321] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   81.570328] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   81.570333] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   81.570339] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   81.570345] *** This should eliminate green frames by enabling proper color processing ***
[   81.570351] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   81.570358] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   81.570365] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   81.570371] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   81.570378] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   81.570385] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   81.570391] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   81.570397] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   81.570404] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   81.570409] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   81.570415] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   81.570421] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   81.570426] *** tisp_init: Standard tuning parameters loaded successfully ***
[   81.570431] *** tisp_init: Custom tuning parameters loaded successfully ***
[   81.570437] tisp_set_csc_version: Setting CSC version 0
[   81.570444] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   81.570451] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   81.570457] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   81.570463] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   81.570470] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   81.570475] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   81.570481] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   81.570487] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   81.570494] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   81.570499] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   81.570505] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   81.570512] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   81.570517] *** tisp_init: ISP processing pipeline fully enabled ***
[   81.570524] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   81.570531] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   81.570536] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   81.570543] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   81.570549] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   81.570555] tisp_init: ISP memory buffers configured
[   81.570560] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   81.570567] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   81.570576] tiziano_ae_params_refresh: Refreshing AE parameters
[   81.570587] tiziano_ae_params_refresh: AE parameters refreshed
[   81.570593] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   81.570599] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   81.570604] tiziano_ae_para_addr: Setting up AE parameter addresses
[   81.570609] tiziano_ae_para_addr: AE parameter addresses configured
[   81.570616] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   81.570623] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   81.570629] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   81.570637] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   81.570643] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   81.570650] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   81.570657] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   81.570664] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   81.570671] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   81.570678] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   81.570684] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   81.570691] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   81.570697] tiziano_ae_set_hardware_param: Parameters written to AE0
[   81.570703] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   81.570710] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   81.570717] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   81.570723] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   81.570729] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   81.570736] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   81.570743] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   81.570749] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   81.570755] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   81.570762] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   81.570769] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   81.570775] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   81.570781] tiziano_ae_set_hardware_param: Parameters written to AE1
[   81.570787] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   81.570795] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   81.586561] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   81.604370] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   81.624556] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   81.632292] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   81.646580] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   81.666591] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   81.674228] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   81.696560] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   81.714371] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   81.734559] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   81.734581] tiziano_deflicker_expt: Generated 119 LUT entries
[   81.734588] tisp_event_set_cb: Setting callback for event 1
[   81.734596] tisp_event_set_cb: Event 1 callback set to c0687810
[   81.734601] tisp_event_set_cb: Setting callback for event 6
[   81.734608] tisp_event_set_cb: Event 6 callback set to c0686d70
[   81.734613] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   81.734619] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   81.734627] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   81.734634] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   81.734641] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   81.734646] tiziano_awb_init: AWB hardware blocks enabled
[   81.734651] tiziano_gamma_init: Initializing Gamma processing
[   81.734657] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   81.734717] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   81.734722] tiziano_gib_init: Initializing GIB processing
[   81.734727] tiziano_lsc_init: Initializing LSC processing
[   81.734733] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   81.734739] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   81.734746] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   81.734753] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   81.734759] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   81.734816] tiziano_ccm_init: Initializing Color Correction Matrix
[   81.734822] tiziano_ccm_init: Using linear CCM parameters
[   81.734827] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   81.734834] jz_isp_ccm: EV=64, CT=9984
[   81.734841] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   81.734847] cm_control: saturation=128
[   81.734851] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   81.734858] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   81.734863] tiziano_ccm_init: CCM initialized successfully
[   81.734869] tiziano_dmsc_init: Initializing DMSC processing
[   81.734873] tiziano_sharpen_init: Initializing Sharpening
[   81.734879] tiziano_sharpen_init: Using linear sharpening parameters
[   81.734884] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   81.734891] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   81.734897] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   81.734923] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   81.734930] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   81.734935] tiziano_sharpen_init: Sharpening initialized successfully
[   81.734941] tiziano_sdns_init: Initializing SDNS processing
[   81.734949] tiziano_sdns_init: Using linear SDNS parameters
[   81.734954] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   81.734961] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   81.734967] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   81.734999] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   81.735006] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   81.735011] tiziano_sdns_init: SDNS processing initialized successfully
[   81.735018] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   81.735023] tiziano_mdns_init: Using linear MDNS parameters
[   81.735033] tiziano_mdns_init: MDNS processing initialized successfully
[   81.735039] tiziano_clm_init: Initializing CLM processing
[   81.735044] tiziano_dpc_init: Initializing DPC processing
[   81.735049] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   81.735055] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   81.735062] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   81.735067] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   81.735083] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   81.735089] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   81.735095] tiziano_hldc_init: Initializing HLDC processing
[   81.735101] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   81.735107] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   81.735114] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   81.735121] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   81.735128] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   81.735135] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   81.735141] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   81.735149] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   81.735155] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   81.735162] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   81.735169] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   81.735176] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   81.735183] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   81.735188] tiziano_adr_params_refresh: Refreshing ADR parameters
[   81.735194] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   81.735199] tiziano_adr_params_init: Initializing ADR parameter arrays
[   81.735206] tisp_adr_set_params: Writing ADR parameters to registers
[   81.735239] tisp_adr_set_params: ADR parameters written to hardware
[   81.735244] tisp_event_set_cb: Setting callback for event 18
[   81.735251] tisp_event_set_cb: Event 18 callback set to c0687f08
[   81.735257] tisp_event_set_cb: Setting callback for event 2
[   81.735263] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   81.735268] tiziano_adr_init: ADR processing initialized successfully
[   81.735275] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   81.735279] tiziano_bcsh_init: Initializing BCSH processing
[   81.735285] tiziano_ydns_init: Initializing YDNS processing
[   81.735290] tiziano_rdns_init: Initializing RDNS processing
[   81.735295] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   81.735309] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x558000 (Binary Ninja EXACT) ***
[   81.735316] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x559000 (Binary Ninja EXACT) ***
[   81.735323] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x55a000 (Binary Ninja EXACT) ***
[   81.735329] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x55b000 (Binary Ninja EXACT) ***
[   81.735336] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x55c000 (Binary Ninja EXACT) ***
[   81.735343] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x55c800 (Binary Ninja EXACT) ***
[   81.735350] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x55d000 (Binary Ninja EXACT) ***
[   81.735357] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x55d800 (Binary Ninja EXACT) ***
[   81.735364] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   81.735370] *** tisp_init: AE0 buffer allocated at 0x00558000 ***
[   81.735376] *** CRITICAL FIX: data_b2f3c initialized to 0x80558000 (prevents stack corruption) ***
[   81.735385] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x560000 (Binary Ninja EXACT) ***
[   81.735392] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x561000 (Binary Ninja EXACT) ***
[   81.735399] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x562000 (Binary Ninja EXACT) ***
[   81.735406] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x563000 (Binary Ninja EXACT) ***
[   81.735413] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x564000 (Binary Ninja EXACT) ***
[   81.735419] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x564800 (Binary Ninja EXACT) ***
[   81.735426] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x565000 (Binary Ninja EXACT) ***
[   81.735433] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x565800 (Binary Ninja EXACT) ***
[   81.735440] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   81.735446] *** tisp_init: AE1 buffer allocated at 0x00560000 ***
[   81.735451] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   81.735457] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   81.735463] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   81.735470] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   81.735475] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   81.735482] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   81.735491] tiziano_ae_params_refresh: Refreshing AE parameters
[   81.735501] tiziano_ae_params_refresh: AE parameters refreshed
[   81.735507] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   81.735513] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   81.735518] tiziano_ae_para_addr: Setting up AE parameter addresses
[   81.735523] tiziano_ae_para_addr: AE parameter addresses configured
[   81.735530] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   81.735537] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   81.735543] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   81.735551] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   81.735558] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   81.735565] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   81.735571] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   81.735578] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   81.735585] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   81.735592] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   81.735599] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   81.735605] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   81.735611] tiziano_ae_set_hardware_param: Parameters written to AE0
[   81.735617] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   81.735624] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   81.735631] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   81.735637] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   81.735644] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   81.735650] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   81.735657] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   81.735663] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   81.735670] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   81.735677] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   81.735683] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   81.735690] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   81.735695] tiziano_ae_set_hardware_param: Parameters written to AE1
[   81.735701] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   81.735708] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   81.751262] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   81.764903] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   81.786574] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   81.804669] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   81.824851] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   81.832653] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   81.846564] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   81.864437] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   81.883973] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   81.896907] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   81.896929] tiziano_deflicker_expt: Generated 119 LUT entries
[   81.896935] tisp_event_set_cb: Setting callback for event 1
[   81.896943] tisp_event_set_cb: Event 1 callback set to c0687810
[   81.896949] tisp_event_set_cb: Setting callback for event 6
[   81.896955] tisp_event_set_cb: Event 6 callback set to c0686d70
[   81.896961] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   81.896967] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   81.896974] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   81.896982] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   81.896989] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   81.896994] tiziano_awb_init: AWB hardware blocks enabled
[   81.896999] tiziano_gamma_init: Initializing Gamma processing
[   81.897005] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   81.897065] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   81.897070] tiziano_gib_init: Initializing GIB processing
[   81.897075] tiziano_lsc_init: Initializing LSC processing
[   81.897081] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   81.897088] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   81.897094] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   81.897101] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   81.897107] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   81.897168] tiziano_ccm_init: Initializing Color Correction Matrix
[   81.897173] tiziano_ccm_init: Using linear CCM parameters
[   81.897179] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   81.897185] jz_isp_ccm: EV=64, CT=9984
[   81.897192] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   81.897198] cm_control: saturation=128
[   81.897203] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   81.897209] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   81.897215] tiziano_ccm_init: CCM initialized successfully
[   81.897220] tiziano_dmsc_init: Initializing DMSC processing
[   81.897225] tiziano_sharpen_init: Initializing Sharpening
[   81.897231] tiziano_sharpen_init: Using linear sharpening parameters
[   81.897236] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   81.897243] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   81.897249] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   81.897275] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   81.897282] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   81.897287] tiziano_sharpen_init: Sharpening initialized successfully
[   81.897320] tiziano_sdns_init: Initializing SDNS processing
[   81.897329] tiziano_sdns_init: Using linear SDNS parameters
[   81.897335] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   81.897341] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   81.897347] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   81.897380] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   81.897387] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   81.897392] tiziano_sdns_init: SDNS processing initialized successfully
[   81.897399] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   81.897404] tiziano_mdns_init: Using linear MDNS parameters
[   81.897414] tiziano_mdns_init: MDNS processing initialized successfully
[   81.897419] tiziano_clm_init: Initializing CLM processing
[   81.897425] tiziano_dpc_init: Initializing DPC processing
[   81.897430] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   81.897436] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   81.897443] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   81.897448] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   81.897463] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   81.897469] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   81.897475] tiziano_hldc_init: Initializing HLDC processing
[   81.897482] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   81.897488] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   81.897495] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   81.897502] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   81.897509] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   81.897515] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   81.897523] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   81.897529] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   81.897536] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   81.897543] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   81.897550] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   81.897557] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   81.897563] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   81.897569] tiziano_adr_params_refresh: Refreshing ADR parameters
[   81.897575] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   81.897580] tiziano_adr_params_init: Initializing ADR parameter arrays
[   81.897587] tisp_adr_set_params: Writing ADR parameters to registers
[   81.897619] tisp_adr_set_params: ADR parameters written to hardware
[   81.897625] tisp_event_set_cb: Setting callback for event 18
[   81.897632] tisp_event_set_cb: Event 18 callback set to c0687f08
[   81.897637] tisp_event_set_cb: Setting callback for event 2
[   81.897644] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   81.897649] tiziano_adr_init: ADR processing initialized successfully
[   81.897655] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   81.897661] tiziano_bcsh_init: Initializing BCSH processing
[   81.897666] tiziano_ydns_init: Initializing YDNS processing
[   81.897671] tiziano_rdns_init: Initializing RDNS processing
[   81.897676] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   81.897681] tisp_event_init: Initializing ISP event system
[   81.897689] tisp_event_init: SAFE event system initialized with 20 nodes
[   81.897694] tisp_event_set_cb: Setting callback for event 4
[   81.897701] tisp_event_set_cb: Event 4 callback set to c0686a38
[   81.897706] tisp_event_set_cb: Setting callback for event 5
[   81.897713] tisp_event_set_cb: Event 5 callback set to c0686f00
[   81.897718] tisp_event_set_cb: Setting callback for event 7
[   81.897725] tisp_event_set_cb: Event 7 callback set to c0686acc
[   81.897730] tisp_event_set_cb: Setting callback for event 9
[   81.897737] tisp_event_set_cb: Event 9 callback set to c0686b54
[   81.897742] tisp_event_set_cb: Setting callback for event 8
[   81.897749] tisp_event_set_cb: Event 8 callback set to c0686c18
[   81.897754] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   81.897760] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   81.897766] tisp_param_operate_init: Initializing parameter operations
[   81.897773] tisp_netlink_init: Initializing netlink communication
[   81.897779] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   81.897809] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   81.897821] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   81.897834] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   81.897840] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   81.897846] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   81.897852] tisp_code_create_tuning_node: Device already created, skipping
[   81.897858] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   81.897864] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   81.897870] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   81.897876] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   81.897885] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   81.897893] tx_isp_subdev_pipo: entry - sd=8049e400, arg=82010000
[   81.897899] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8049e400
[   81.897905] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   81.897911] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   81.897916] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   81.897922] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   81.897927] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   81.897933] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   81.897939] *** Buffers will be allocated on-demand during QBUF operations ***
[   81.897945] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   81.897951] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   81.897957] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   81.897964] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   81.897969] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   81.897976] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   81.897982] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   81.897989] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   81.897995] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   81.898001] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   81.898007] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   81.898013] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   81.898019] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   81.898025] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   81.898031] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   81.898037] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.898044] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.898051] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   81.898057] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   81.898063] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.898069] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.898075] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.898083] ispvic_frame_channel_s_stream[2471]: streamon
[   81.898089] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.898095] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.898101] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.898107] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.898112] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.898119] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.898125] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.898132] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.898138] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.898144] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.898149] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.898155] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.898162] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.898169] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   81.898177] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.898185] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.898193] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.898200] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.898206] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.898212] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.898217] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.898225] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.898231] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   81.898236] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   81.898243] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   81.898249] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   81.898255] *** vic_core_s_stream: STREAM ON ***
[   81.898260] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   81.898266] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   81.898272] tx_isp_subdev_pipo: completed successfully, returning 0
[   81.898277] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   81.898283] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   81.898291] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   81.898299] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   81.898307] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   81.898314] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   81.898321] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=82010000, isp_dev->subdevs=82013274 ***
[   81.898335] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   81.898341] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   81.898347] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   81.898353] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   81.898359] csi_video_s_stream: sd=8049e000, enable=0
[   81.898365] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   81.898371] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   81.898379] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=0
[   81.898386] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   81.898393] tx_isp_csi_slake_subdev: Disabled clock 0
[   81.898399] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   81.898403] ispcore_slake_module: CSI slake success
[   81.898408] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   81.898414] *** tx_isp_vic_slake_subdev: ENTRY - sd=8049e400 ***
[   81.898421] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8049e400, current state=1 ***
[   81.898427] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   81.898433] ispcore_slake_module: VIC slake success
[   81.898437] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   81.898443] ispcore_slake_module: Managing ISP clocks
[   81.898447] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   81.898455] ispcore_slake_module: Complete, result=0<6>[   81.898461] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   81.898467] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   81.898473] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   81.898480] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   81.898487] gc2053: s_stream called with enable=1
[   81.898495] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   81.898501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.898507] gc2053: About to write streaming registers for interface 1
[   81.898513] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.898523] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   81.898847] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.898854] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.898863] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   81.901999] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.902011] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.902018] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.902026] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.902032] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.902038] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.902045] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   81.902052] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   81.902058] gc2053: s_stream called with enable=1
[   81.902065] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   81.902071] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.902077] gc2053: About to write streaming registers for interface 1
[   81.902083] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.902093] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   81.902413] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.902419] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.902428] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   81.902746] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.902753] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.902760] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.902766] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.902772] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.902778] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.902784] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   81.902791] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   81.916599] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=1
[   81.916611] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   81.955564] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   81.955609] ISP IOCTL: cmd=0x800456d0 arg=0x7fd0bc10
[   81.955617] TX_ISP_VIDEO_LINK_SETUP: config=0
[   81.955623] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   81.955630] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   81.955637] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   81.955643] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   81.955650] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   81.955656] VIC activated: state 1 -> 2 (READY)
[   81.955663] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   81.955669] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   81.955675] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   81.955681] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
d[   81.955688] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   81.955694] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   81.955701] csi_video_s_stream: sd=8049e000, enable=1
[   81.955708] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   81.955715] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   81.955722] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   81.955727] *** vic_core_s_stream: STREAM ON ***
[   81.955732] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   81.955738] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   81.955744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.955754] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   81.955760] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   81.955767] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   81.955772] *** STREAMING: Configuring CPM registers for VIC access ***
[   81.976775] STREAMING: CPM clocks configured for VIC access
[   81.976790] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   81.976796] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   81.976802] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   81.976808] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   81.976814] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   81.976820] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   81.976829] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   81.976836] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   81.976843] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   81.976848] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   81.976854] *** VIC unlock: Commands written, checking VIC status register ***
[   81.976861] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   81.976867] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   81.976873] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   81.976878] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   81.976884] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   81.976890] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   81.976965] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   81.976973] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   81.976980] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   81.976988] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   81.976994] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   81.977001] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   81.977008] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   81.977013] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   81.977019] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   81.977025] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   81.977032] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   81.977037] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   81.977043] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   81.977050] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   81.977056] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   81.977061] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   81.977068] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   81.977074] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   81.977080] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   81.977085] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   81.977092] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   81.977098] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   81.977108] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   81.977114] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   81.977120] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   81.977128] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   81.977134] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   81.977139] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   81.977145] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   81.977151] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   81.977158] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   81.977164] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977172] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977178] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   81.977184] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   81.977190] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.977197] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.977203] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.977210] ispvic_frame_channel_s_stream[2471]: streamon
[   81.977216] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.977222] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.977228] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.977234] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.977239] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.977246] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.977252] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.977259] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.977266] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.977271] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.977276] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.977283] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.977290] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
m[   81.977297] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   81.977304] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.977312] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.977320] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.977328] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.977334] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.977339] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.977345] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.977352] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.977358] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   81.977364] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   81.977370] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977376] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977382] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   81.977394] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   81.977403] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   81.977467] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   81.977479] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   81.977486] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   81.977494] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   81.977501] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   81.977506] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   81.977513] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   81.977520] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   81.978528] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   81.978534] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   81.978539] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   81.978647] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978755] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978762] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   81.978768] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   81.978774] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   81.978779] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   81.978784] tx_vic_enable_irq: Calling VIC interrupt callback
[   81.978791] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   81.978798] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   81.978804] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   81.978812] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   81.978818] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   81.978824] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   81.978830] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   81.978836] *** tx_vic_enable_irq: completed successfully ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   81.735176] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   81.735183] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   81.735188] tiziano_adr_params_refresh: Refreshing ADR parameters
[   81.735194] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   81.735199] tiziano_adr_params_init: Initializing ADR parameter arrays
[   81.735206] tisp_adr_set_params: Writing ADR parameters to registers
[   81.735239] tisp_adr_set_params: ADR parameters written to hardware
[   81.735244] tisp_event_set_cb: Setting callback for event 18
[   81.735251] tisp_event_set_cb: Event 18 callback set to c0687f08
[   81.735257] tisp_event_set_cb: Setting callback for event 2
[   81.735263] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   81.735268] tiziano_adr_init: ADR processing initialized successfully
[   81.735275] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   81.735279] tiziano_bcsh_init: Initializing BCSH processing
[   81.735285] tiziano_ydns_init: Initializing YDNS processing
[   81.735290] tiziano_rdns_init: Initializing RDNS processing
[   81.735295] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   81.735309] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x558000 (Binary Ninja EXACT) ***
[   81.735316] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x559000 (Binary Ninja EXACT) ***
[   81.735323] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x55a000 (Binary Ninja EXACT) ***
[   81.735329] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x55b000 (Binary Ninja EXACT) ***
[   81.735336] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x55c000 (Binary Ninja EXACT) ***
[   81.735343] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x55c800 (Binary Ninja EXACT) ***
[   81.735350] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x55d000 (Binary Ninja EXACT) ***
[   81.735357] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x55d800 (Binary Ninja EXACT) ***
[   81.735364] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   81.735370] *** tisp_init: AE0 buffer allocated at 0x00558000 ***
[   81.735376] *** CRITICAL FIX: data_b2f3c initialized to 0x80558000 (prevents stack corruption) ***
[   81.735385] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x560000 (Binary Ninja EXACT) ***
[   81.735392] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x561000 (Binary Ninja EXACT) ***
[   81.735399] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x562000 (Binary Ninja EXACT) ***
[   81.735406] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x563000 (Binary Ninja EXACT) ***
[   81.735413] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x564000 (Binary Ninja EXACT) ***
[   81.735419] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x564800 (Binary Ninja EXACT) ***
[   81.735426] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x565000 (Binary Ninja EXACT) ***
[   81.735433] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x565800 (Binary Ninja EXACT) ***
[   81.735440] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   81.735446] *** tisp_init: AE1 buffer allocated at 0x00560000 ***
[   81.735451] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   81.735457] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   81.735463] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   81.735470] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   81.735475] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   81.735482] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   81.735491] tiziano_ae_params_refresh: Refreshing AE parameters
[   81.735501] tiziano_ae_params_refresh: AE parameters refreshed
[   81.735507] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   81.735513] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   81.735518] tiziano_ae_para_addr: Setting up AE parameter addresses
[   81.735523] tiziano_ae_para_addr: AE parameter addresses configured
[   81.735530] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   81.735537] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   81.735543] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   81.735551] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   81.735558] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   81.735565] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   81.735571] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   81.735578] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9bf814 (Binary Ninja EXACT) ***
[   81.735585] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   81.735592] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   81.735599] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   81.735605] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   81.735611] tiziano_ae_set_hardware_param: Parameters written to AE0
[   81.735617] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   81.735624] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   81.735631] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   81.735637] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   81.735644] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   81.735650] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   81.735657] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   81.735663] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   81.735670] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   81.735677] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   81.735683] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   81.735690] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   81.735695] tiziano_ae_set_hardware_param: Parameters written to AE1
[   81.735701] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   81.735708] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   81.751262] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   81.764903] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   81.786574] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   81.804669] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   81.824851] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   81.832653] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   81.846564] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   81.864437] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   81.883973] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   81.896907] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   81.896929] tiziano_deflicker_expt: Generated 119 LUT entries
[   81.896935] tisp_event_set_cb: Setting callback for event 1
[   81.896943] tisp_event_set_cb: Event 1 callback set to c0687810
[   81.896949] tisp_event_set_cb: Setting callback for event 6
[   81.896955] tisp_event_set_cb: Event 6 callback set to c0686d70
[   81.896961] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   81.896967] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   81.896974] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   81.896982] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   81.896989] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   81.896994] tiziano_awb_init: AWB hardware blocks enabled
[   81.896999] tiziano_gamma_init: Initializing Gamma processing
[   81.897005] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   81.897065] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   81.897070] tiziano_gib_init: Initializing GIB processing
[   81.897075] tiziano_lsc_init: Initializing LSC processing
[   81.897081] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   81.897088] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   81.897094] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   81.897101] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   81.897107] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   81.897168] tiziano_ccm_init: Initializing Color Correction Matrix
[   81.897173] tiziano_ccm_init: Using linear CCM parameters
[   81.897179] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   81.897185] jz_isp_ccm: EV=64, CT=9984
[   81.897192] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   81.897198] cm_control: saturation=128
[   81.897203] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   81.897209] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   81.897215] tiziano_ccm_init: CCM initialized successfully
[   81.897220] tiziano_dmsc_init: Initializing DMSC processing
[   81.897225] tiziano_sharpen_init: Initializing Sharpening
[   81.897231] tiziano_sharpen_init: Using linear sharpening parameters
[   81.897236] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   81.897243] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   81.897249] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   81.897275] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   81.897282] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   81.897287] tiziano_sharpen_init: Sharpening initialized successfully
[   81.897320] tiziano_sdns_init: Initializing SDNS processing
[   81.897329] tiziano_sdns_init: Using linear SDNS parameters
[   81.897335] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   81.897341] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   81.897347] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   81.897380] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   81.897387] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   81.897392] tiziano_sdns_init: SDNS processing initialized successfully
[   81.897399] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   81.897404] tiziano_mdns_init: Using linear MDNS parameters
[   81.897414] tiziano_mdns_init: MDNS processing initialized successfully
[   81.897419] tiziano_clm_init: Initializing CLM processing
[   81.897425] tiziano_dpc_init: Initializing DPC processing
[   81.897430] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   81.897436] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   81.897443] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   81.897448] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   81.897463] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   81.897469] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   81.897475] tiziano_hldc_init: Initializing HLDC processing
[   81.897482] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   81.897488] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   81.897495] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   81.897502] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   81.897509] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   81.897515] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   81.897523] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   81.897529] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   81.897536] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   81.897543] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   81.897550] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   81.897557] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   81.897563] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   81.897569] tiziano_adr_params_refresh: Refreshing ADR parameters
[   81.897575] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   81.897580] tiziano_adr_params_init: Initializing ADR parameter arrays
[   81.897587] tisp_adr_set_params: Writing ADR parameters to registers
d[   81.897619] tisp_adr_set_params: ADR parameters written to hardware
[   81.897625] tisp_event_set_cb: Setting callback for event 18
[   81.897632] tisp_event_set_cb: Event 18 callback set to c0687f08
[   81.897637] tisp_event_set_cb: Setting callback for event 2
[   81.897644] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   81.897649] tiziano_adr_init: ADR processing initialized successfully
[   81.897655] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   81.897661] tiziano_bcsh_init: Initializing BCSH processing
[   81.897666] tiziano_ydns_init: Initializing YDNS processing
[   81.897671] tiziano_rdns_init: Initializing RDNS processing
[   81.897676] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   81.897681] tisp_event_init: Initializing ISP event system
[   81.897689] tisp_event_init: SAFE event system initialized with 20 nodes
[   81.897694] tisp_event_set_cb: Setting callback for event 4
[   81.897701] tisp_event_set_cb: Event 4 callback set to c0686a38
[   81.897706] tisp_event_set_cb: Setting callback for event 5
[   81.897713] tisp_event_set_cb: Event 5 callback set to c0686f00
[   81.897718] tisp_event_set_cb: Setting callback for event 7
[   81.897725] tisp_event_set_cb: Event 7 callback set to c0686acc
[   81.897730] tisp_event_set_cb: Setting callback for event 9
[   81.897737] tisp_event_set_cb: Event 9 callback set to c0686b54
[   81.897742] tisp_event_set_cb: Setting callback for event 8
[   81.897749] tisp_event_set_cb: Event 8 callback set to c0686c18
[   81.897754] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   81.897760] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   81.897766] tisp_param_operate_init: Initializing parameter operations
[   81.897773] tisp_netlink_init: Initializing netlink communication
[   81.897779] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   81.897809] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   81.897821] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   81.897834] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   81.897840] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   81.897846] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   81.897852] tisp_code_create_tuning_node: Device already created, skipping
[   81.897858] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   81.897864] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   81.897870] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   81.897876] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   81.897885] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   81.897893] tx_isp_subdev_pipo: entry - sd=8049e400, arg=82010000
[   81.897899] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8049e400
[   81.897905] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   81.897911] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   81.897916] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   81.897922] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   81.897927] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   81.897933] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***m
[   81.897939] *** Buffers will be allocated on-demand during QBUF operations ***
[   81.897945] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   81.897951] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   81.897957] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   81.897964] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   81.897969] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   81.897976] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   81.897982] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   81.897989] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   81.897995] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   81.898001] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   81.898007] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   81.898013] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   81.898019] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   81.898025] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   81.898031] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   81.898037] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.898044] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.898051] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   81.898057] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   81.898063] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.898069] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.898075] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.898083] ispvic_frame_channel_s_stream[2471]: streamon
[   81.898089] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.898095] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.898101] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.898107] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.898112] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.898119] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.898125] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.898132] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.898138] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.898144] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.898149] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.898155] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.898162] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.898169] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   81.898177] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.898185] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.898193] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.898200] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
	[   81.898206] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.898212] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.898217] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.898225] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.898231] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   81.898236] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   81.898243] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   81.898249] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   81.898255] *** vic_core_s_stream: STREAM ON ***
[   81.898260] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   81.898266] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   81.898272] tx_isp_subdev_pipo: completed successfully, returning 0
[   81.898277] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   81.898283] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   81.898291] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   81.898299] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   81.898307] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   81.898314] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   81.898321] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=82010000, isp_dev->subdevs=82013274 ***
[   81.898335] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   81.898341] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   81.898347] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   81.898353] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   81.898359] csi_video_s_stream: sd=8049e000, enable=0
[   81.898365] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   81.898371] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   81.898379] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=0
[   81.898386] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   81.898393] tx_isp_csi_slake_subdev: Disabled clock 0
[   81.898399] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   81.898403] ispcore_slake_module: CSI slake success
[   81.898408] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   81.898414] *** tx_isp_vic_slake_subdev: ENTRY - sd=8049e400 ***
[   81.898421] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8049e400, current state=1 ***
[   81.898427] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   81.898433] ispcore_slake_module: VIC slake success
[   81.898437] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   81.898443] ispcore_slake_module: Managing ISP clocks
[   81.898447] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   81.898455] ispcore_slake_module: Complete, result=0<6>[   81.898461] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   81.898467] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   81.898473] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   81.898480] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   81.898487] gc2053: s_stream called with enable=1
[   81.898495] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   81.898501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.898507] gc2053: About to write streaming registers for interface 1
[   81.898513] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.898523] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   81.898847] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.898854] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.898863] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   81.901999] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.902011] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.902018] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.902026] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.902032] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.902038] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.902045] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   81.902052] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   81.902058] gc2053: s_stream called with enable=1
[   81.902065] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   81.902071] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.902077] gc2053: About to write streaming registers for interface 1
[   81.902083] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.902093] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   81.902413] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.902419] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.902428] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   81.902746] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.902753] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.902760] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.902766] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.902772] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.902778] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.902784] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   81.902791] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   81.916599] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=1
[   81.916611] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   81.955564] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   81.955609] ISP IOCTL: cmd=0x800456d0 arg=0x7fd0bc10
[   81.955617] TX_ISP_VIDEO_LINK_SETUP: config=0
[   81.955623] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   81.955630] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   81.955637] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   81.955643] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   81.955650] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   81.955656] VIC activated: state 1 -> 2 (READY)
[   81.955663] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   81.955669] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   81.955675] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   81.955681] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   81.955688] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   81.955694] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   81.955701] csi_video_s_stream: sd=8049e000, enable=1
[   81.955708] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   81.955715] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   81.955722] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   81.955727] *** vic_core_s_stream: STREAM ON ***
[   81.955732] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   81.955738] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   81.955744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.955754] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   81.955760] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   81.955767] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***

[   81.955772] *** STREAMING: Configuring CPM registers for VIC access ***
[   81.976775] STREAMING: CPM clocks configured for VIC access
[   81.976790] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   81.976796] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   81.976802] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   81.976808] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   81.976814] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   81.976820] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   81.976829] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   81.976836] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   81.976843] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   81.976848] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   81.976854] *** VIC unlock: Commands written, checking VIC status register ***
[   81.976861] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   81.976867] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   81.976873] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   81.976878] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   81.976884] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   81.976890] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   81.976965] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   81.976973] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   81.976980] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   81.976988] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   81.976994] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   81.977001] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   81.977008] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   81.977013] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   81.977019] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   81.977025] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   81.977032] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   81.977037] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   81.977043] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   81.977050] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   81.977056] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   81.977061] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   81.977068] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   81.977074] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   81.977080] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   81.977085] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   81.977092] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   81.977098] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   81.977108] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   81.977114] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   81.977120] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   81.977128] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   81.977134] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   81.977139] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   81.977145] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   81.977151] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   81.977158] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   81.977164] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977172] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977178] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   81.977184] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   81.977190] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.977197] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.977203] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.977210] ispvic_frame_channel_s_stream[2471]: streamon
[   81.977216] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.977222] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.977228] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.977234] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.977239] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.977246] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.977252] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.977259] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.977266] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.977271] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.977276] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.977283] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.977290] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.977297] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   81.977304] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.977312] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.977320] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.977328] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.977334] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.977339] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.977345] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.977352] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.977358] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   81.977364] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   81.977370] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977376] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977382] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   81.977394] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   81.977403] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   81.977467] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   81.977479] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   81.977486] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   81.977494] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   81.977501] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   81.977506] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   81.977513] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   81.977520] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   81.978528] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   81.978534] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   81.978539] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   81.978647] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978755] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978762] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   81.978768] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   81.978774] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   81.978779] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   81.978784] tx_vic_enable_irq: Calling VIC interrupt callback
[   81.978791] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   81.978798] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   81.978804] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   81.978812] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   81.978818] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   81.978824] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   81.978830] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   81.978836] *** tx_vic_enable_irq: completed successfully ***
[   82.464310] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   82.464324] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   82.464330] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   82.464341] gc2053: s_stream called with enable=1
[   82.464348] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.464354] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   82.464360] gc2053: About to write streaming registers for interface 1
[   82.464366] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   82.464377] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.464695] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.464702] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.464711] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   82.473339] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.473352] sensor_write_array: reg[2] 0x3e=0x91 OK
[   82.473358] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.473366] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   82.473373] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   82.473379] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   82.473386] gc2053: s_stream called with enable=1
[   82.473394] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.473399] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   82.473406] gc2053: About to write streaming registers for interface 1
[   82.473412] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   82.473421] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.473738] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.473745] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.473754] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   82.476428] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.476441] sensor_write_array: reg[2] 0x3e=0x91 OK
[   82.476448] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.476456] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   82.476462] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   82.476468] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   82.823945] ISP M0 device open called from pid 2853
[   82.823977] *** REFERENCE DRIVER IMPLEMENTATION ***
[   82.823985] ISP M0 tuning buffer allocated: 82078000 (size=0x500c, aligned)
[   82.823992] tisp_par_ioctl global variable set: 82078000
[   82.824045] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   82.824053] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   82.824059] isp_core_tuning_init: Initializing tuning data structure
[   82.824079] isp_core_tuning_init: Tuning data structure initialized at 80568000
[   82.824085] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   82.824091] *** SAFE: mode_flag properly initialized using struct member access ***
[   82.824097] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80568000
[   82.824103] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   82.824109] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   82.824116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.824123] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.824129] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.824135] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.824140] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.824164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   82.824172] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   82.824178] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   82.824186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   82.824192] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   82.824199] CRITICAL: Cannot access saturation field at 80568024 - PREVENTING BadVA CRASH
[   82.824559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824571] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   82.824579] Set control: cmd=0x980901 value=128
[   82.824643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824651] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   82.824658] Set control: cmd=0x98091b value=128
[   82.824717] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824725] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   82.824732] Set control: cmd=0x980902 value=128
[   82.824738] tisp_bcsh_saturation: saturation=128
[   82.824743] tiziano_bcsh_update: Updating BCSH parameters
[   82.824751]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   82.824756] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   82.824817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824825] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   82.824832] Set control: cmd=0x980900 value=128
[   82.824910] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824919] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   82.824925] Set control: cmd=0x980901 value=128
[   82.824983] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824991] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   82.824998] Set control: cmd=0x98091b value=128
[   82.825058] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.825067] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   82.825073] Set control: cmd=0x980902 value=128
[   82.825079] tisp_bcsh_saturation: saturation=128
[   82.825084] tiziano_bcsh_update: Updating BCSH parameters
[   82.825091]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   82.825097] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   82.825158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.825166] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   82.825173] Set control: cmd=0x980900 value=128
[   82.825239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.825247] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.825253] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.825319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.825327] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.825333] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.826291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.826304] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   82.826311] Set control: cmd=0x980914 value=0
[   82.826487] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.826496] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   82.826503] Set control: cmd=0x980915 value=0
[   82.826719] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.826731] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.826737] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.826921] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   82.826932] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   82.826939] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   82.826947] csi_video_s_stream: sd=8049e000, enable=0
[   82.826953] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   82.826961] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=0 ***
[   82.826967] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   82.826973] *** vic_core_s_stream: STREAM OFF ***
[   82.826982] gc2053: s_stream called with enable=0
[   82.826989] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.826995] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   82.827001] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   82.827011] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.827333] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.827341] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.827349] sensor_write: reg=0x3e val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.827668] sensor_write: reg=0x3e val=0x00 SUCCESS
[   82.827675] sensor_write_array: reg[2] 0x3e=0x00 OK
[   82.827681] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.827688] gc2053: Sensor hardware streaming stopped
[   82.827694] gc2053: s_stream called with enable=0
[   82.827701] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.827707] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   82.827713] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   82.827721] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.831821] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.831833] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.831843] sensor_write: reg=0x3e val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.832171] sensor_write: reg=0x3e val=0x00 SUCCESS
[   82.832179] sensor_write_array: reg[2] 0x3e=0x00 OK
[   82.832186] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.832192] gc2053: Sensor hardware streaming stopped
[   82.832207] ISP IOCTL: cmd=0x800456d1 arg=0x7fd0bc10
[   82.832214] tx_isp_video_link_destroy: Destroying links for config 0
[   82.832222] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   82.832231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.832238] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   82.832245] Set control: cmd=0x8000164 value=1
[   82.832253] ISP IOCTL: cmd=0x800456d0 arg=0x7fd0bc10
[   82.832259] TX_ISP_VIDEO_LINK_SETUP: config=0
[   82.832265] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   82.832561] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.832573] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.832579] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.832585] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.832590] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.832708] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   82.832720] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   82.832728] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   82.832734] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   82.832741] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   82.832748] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   82.832755] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   82.832761] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   82.832768] csi_video_s_stream: sd=8049e000, enable=1
[   82.832775] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   82.832783] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   82.832789] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   82.832794] *** vic_core_s_stream: STREAM ON ***
[   82.832799] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   82.832805] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   82.832811] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.832820] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   82.832827] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   82.832833] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   82.832839] *** STREAMING: Configuring CPM registers for VIC access ***
[   82.856653] STREAMING: CPM clocks configured for VIC access
[   82.856669] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   82.856675] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   82.856682] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   82.856688] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   82.856693] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   82.856700] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   82.856709] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   82.856715] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   82.856723] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   82.856729] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   82.856734] *** VIC unlock: Commands written, checking VIC status register ***
[   82.856741] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   82.856747] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   82.856753] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   82.856758] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   82.856764] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   82.856769] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   82.856845] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   82.856853] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   82.856860] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   82.856867] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   82.856873] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   82.856881] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   82.856887] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   82.856893] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   82.856899] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   82.856905] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   82.856911] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   82.856917] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   82.856923] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   82.856929] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   82.856935] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   82.856941] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   82.856947] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   82.856953] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   82.856959] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   82.856965] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   82.856972] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   82.856978] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   82.856987] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   82.856994] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   82.857000] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   82.857007] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   82.857013] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   82.857019] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   82.857025] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   82.857031] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   82.857037] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   82.857043] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   82.857051] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   82.857058] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   82.857064] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   82.857070] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   82.857077] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   82.857083] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   82.857089] ispvic_frame_channel_s_stream[2471]: streamon
[   82.857096] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   82.857102] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   82.857108] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   82.857113] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   82.857119] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   82.857126] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   82.857132] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   82.857139] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   82.857145] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   82.857151] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   82.857156] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   82.857162] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   82.857169] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   82.857177] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   82.857184] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   82.857192] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   82.857199] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   82.857207] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   82.857213] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   82.857219] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   82.857225] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   82.857231] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   82.857238] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   82.857243] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   82.857249] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   82.857255] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   82.857261] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   82.857274] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   82.857283] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   82.857347] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   82.857359] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   82.857365] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   82.857374] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   82.857381] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   82.857386] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   82.857393] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   82.857400] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   82.858408] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   82.858414] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   82.858419] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   82.858527] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   82.858635] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   82.858642] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   82.858648] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   82.858653] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   82.858659] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   82.858665] tx_vic_enable_irq: Calling VIC interrupt callback
[   82.858671] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   82.858678] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   82.858684] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   82.858691] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   82.858698] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   82.858705] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   82.858710] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   82.858715] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   81.735650] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   81.735657] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   81.735663] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   81.735670] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   81.735677] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   81.735683] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   81.735690] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   81.735695] tiziano_ae_set_hardware_param: Parameters written to AE1
[   81.735701] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   81.735708] *** system_irq_func_set: Registered handler c0687c10 at index 10 ***
[   81.751262] *** system_irq_func_set: Registered handler c0687d04 at index 27 ***
[   81.764903] *** system_irq_func_set: Registered handler c0687c10 at index 26 ***
[   81.786574] *** system_irq_func_set: Registered handler c0687dec at index 29 ***
[   81.804669] *** system_irq_func_set: Registered handler c0687d78 at index 28 ***
[   81.824851] *** system_irq_func_set: Registered handler c0687e60 at index 30 ***
[   81.832653] *** system_irq_func_set: Registered handler c0687eb4 at index 20 ***
[   81.846564] *** system_irq_func_set: Registered handler c0687f08 at index 18 ***
[   81.864437] *** system_irq_func_set: Registered handler c0687f5c at index 31 ***
[   81.883973] *** system_irq_func_set: Registered handler c0687fb0 at index 11 ***
[   81.896907] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   81.896929] tiziano_deflicker_expt: Generated 119 LUT entries
[   81.896935] tisp_event_set_cb: Setting callback for event 1
[   81.896943] tisp_event_set_cb: Event 1 callback set to c0687810
[   81.896949] tisp_event_set_cb: Setting callback for event 6
[   81.896955] tisp_event_set_cb: Event 6 callback set to c0686d70
[   81.896961] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   81.896967] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   81.896974] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   81.896982] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   81.896989] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   81.896994] tiziano_awb_init: AWB hardware blocks enabled
[   81.896999] tiziano_gamma_init: Initializing Gamma processing
[   81.897005] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   81.897065] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   81.897070] tiziano_gib_init: Initializing GIB processing
[   81.897075] tiziano_lsc_init: Initializing LSC processing
[   81.897081] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   81.897088] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   81.897094] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   81.897101] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   81.897107] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   81.897168] tiziano_ccm_init: Initializing Color Correction Matrix
[   81.897173] tiziano_ccm_init: Using linear CCM parameters
[   81.897179] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   81.897185] jz_isp_ccm: EV=64, CT=9984
[   81.897192] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   81.897198] cm_control: saturation=128
[   81.897203] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   81.897209] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   81.897215] tiziano_ccm_init: CCM initialized successfully
[   81.897220] tiziano_dmsc_init: Initializing DMSC processing
[   81.897225] tiziano_sharpen_init: Initializing Sharpening
[   81.897231] tiziano_sharpen_init: Using linear sharpening parameters
[   81.897236] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   81.897243] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   81.897249] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   81.897275] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   81.897282] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   81.897287] tiziano_sharpen_init: Sharpening initialized successfully
[   81.897320] tiziano_sdns_init: Initializing SDNS processing
[   81.897329] tiziano_sdns_init: Using linear SDNS parameters
[   81.897335] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   81.897341] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   81.897347] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   81.897380] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   81.897387] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   81.897392] tiziano_sdns_init: SDNS processing initialized successfully
[   81.897399] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   81.897404] tiziano_mdns_init: Using linear MDNS parameters
[   81.897414] tiziano_mdns_init: MDNS processing initialized successfully
[   81.897419] tiziano_clm_init: Initializing CLM processing
[   81.897425] tiziano_dpc_init: Initializing DPC processing
[   81.897430] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   81.897436] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   81.897443] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   81.897448] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   81.897463] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   81.897469] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   81.897475] tiziano_hldc_init: Initializing HLDC processing
[   81.897482] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   81.897488] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   81.897495] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   81.897502] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   81.897509] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   81.897515] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   81.897523] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   81.897529] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   81.897536] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   81.897543] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   81.897550] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   81.897557] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   81.897563] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   81.897569] tiziano_adr_params_refresh: Refreshing ADR parameters
[   81.897575] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   81.897580] tiziano_adr_params_init: Initializing ADR parameter arrays
[   81.897587] tisp_adr_set_params: Writing ADR parameters to registers
[   81.897619] tisp_adr_set_params: ADR parameters written to hardware
[   81.897625] tisp_event_set_cb: Setting callback for event 18
[   81.897632] tisp_event_set_cb: Event 18 callback set to c0687f08
[   81.897637] tisp_event_set_cb: Setting callback for event 2
[   81.897644] tisp_event_set_cb: Event 2 callback set to c0686a0c
[   81.897649] tiziano_adr_init: ADR processing initialized successfully
[   81.897655] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   81.897661] tiziano_bcsh_init: Initializing BCSH processing
[   81.897666] tiziano_ydns_init: Initializing YDNS processing
[   81.897671] tiziano_rdns_init: Initializing RDNS processing
[   81.897676] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   81.897681] tisp_event_init: Initializing ISP event system
[   81.897689] tisp_event_init: SAFE event system initialized with 20 nodes
[   81.897694] tisp_event_set_cb: Setting callback for event 4
[   81.897701] tisp_event_set_cb: Event 4 callback set to c0686a38
[   81.897706] tisp_event_set_cb: Setting callback for event 5
[   81.897713] tisp_event_set_cb: Event 5 callback set to c0686f00
[   81.897718] tisp_event_set_cb: Setting callback for event 7
[   81.897725] tisp_event_set_cb: Event 7 callback set to c0686acc
[   81.897730] tisp_event_set_cb: Setting callback for event 9
[   81.897737] tisp_event_set_cb: Event 9 callback set to c0686b54
[   81.897742] tisp_event_set_cb: Setting callback for event 8
[   81.897749] tisp_event_set_cb: Event 8 callback set to c0686c18
[   81.897754] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   81.897760] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   81.897766] tisp_param_operate_init: Initializing parameter operations
[   81.897773] tisp_netlink_init: Initializing netlink communication
[   81.897779] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   81.897809] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   81.897821] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   81.897834] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   81.897840] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   81.897846] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   81.897852] tisp_code_create_tuning_node: Device already created, skipping
[   81.897858] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   81.897864] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   81.897870] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   81.897876] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   81.897885] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   81.897893] tx_isp_subdev_pipo: entry - sd=8049e400, arg=82010000
[   81.897899] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8049e400
[   81.897905] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   81.897911] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   81.897916] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   81.897922] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   81.897927] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   81.897933] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   81.897939] *** Buffers will be allocated on-demand during QBUF operations ***
[   81.897945] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   81.897951] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   81.897957] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   81.897964] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   81.897969] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   81.897976] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   81.897982] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   81.897989] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   81.897995] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   81.898001] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   81.898007] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   81.898013] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   81.898019] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   81.898025] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   81.898031] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   81.898037] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.898044] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.898051] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   81.898057] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   81.898063] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.898069] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.898075] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.898083] ispvic_frame_channel_s_stream[2471]: streamon
[   81.898089] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.898095] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.898101] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.898107] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.898112] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.898119] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.898125] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.898132] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.898138] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.898144] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.898149] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.898155] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.898162] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.898169] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[INFO:WS.cpp]: Server started on port 8089
[   81.898177] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.898185] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.898193] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.898200] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.898206] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.898212] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.898217] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.898225] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.898231] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   81.898236] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   81.898243] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   81.898249] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   81.898255] *** vic_core_s_stream: STREAM ON ***
[   81.898260] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   81.898266] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   81.898272] tx_isp_subdev_pipo: completed successfully, returning 0
[   81.898277] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   81.898283] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   81.898291] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   81.898299] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   81.898307] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   81.898314] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   81.898321] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=82010000, isp_dev->subdevs=82013274 ***
[   81.898335] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   81.898341] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   81.898347] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   81.898353] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   81.898359] csi_video_s_stream: sd=8049e000, enable=0
[   81.898365] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   81.898371] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   81.898379] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=0
[   81.898386] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   81.898393] tx_isp_csi_slake_subdev: Disabled clock 0
[   81.898399] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   81.898403] ispcore_slake_module: CSI slake success
[   81.898408] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   81.898414] *** tx_isp_vic_slake_subdev: ENTRY - sd=8049e400 ***
[   81.898421] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8049e400, current state=1 ***
[   81.898427] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   81.898433] ispcore_slake_module: VIC slake success
[   81.898437] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   81.898443] ispcore_slake_module: Managing ISP clocks
[   81.898447] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   81.898455] ispcore_slake_module: Complete, result=0<6>[   81.898461] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   81.898467] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   81.898473] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   81.898480] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   81.898487] gc2053: s_stream called with enable=1
[   81.898495] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   81.898501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.898507] gc2053: About to write streaming registers for interface 1
[   81.898513] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.898523] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   81.898847] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.898854] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.898863] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   81.901999] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.902011] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.902018] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.902026] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.902032] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.902038] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.902045] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   81.902052] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   81.902058] gc2053: s_stream called with enable=1
[   81.902065] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   81.902071] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.902077] gc2053: About to write streaming registers for interface 1
[   81.902083] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.902093] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   81.902413] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.902419] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.902428] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   81.902746] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.902753] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.902760] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.902766] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.902772] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.902778] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.902784] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   81.902791] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   81.916599] csi_core_ops_init: sd=8049e000, csi_dev=8049e000, enable=1
[   81.916611] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   81.955564] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   81.955609] ISP IOCTL: cmd=0x800456d0 arg=0x7fd0bc10
[   81.955617] TX_ISP_VIDEO_LINK_SETUP: config=0
[   81.955623] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   81.955630] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   81.955637] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   81.955643] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   81.955650] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   81.955656] VIC activated: state 1 -> 2 (READY)
[   81.955663] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   81.955669] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   81.955675] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   81.955681] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   81.955688] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   81.955694] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   81.955701] csi_video_s_stream: sd=8049e000, enable=1
[   81.955708] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   81.955715] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   81.955722] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   81.955727] *** vic_core_s_stream: STREAM ON ***
[   81.955732] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   81.955738] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   81.955744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.955754] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   81.955760] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   81.955767] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   81.955772] *** STREAMING: Configuring CPM registers for VIC access ***
[   81.976775] STREAMING: CPM clocks configured for VIC access
[   81.976790] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   81.976796] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   81.976802] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   81.976808] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   81.976814] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   81.976820] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   81.976829] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   81.976836] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   81.976843] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   81.976848] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   81.976854] *** VIC unlock: Commands written, checking VIC status register ***
[   81.976861] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   81.976867] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   81.976873] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   81.976878] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   81.976884] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   81.976890] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   81.976965] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   81.976973] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   81.976980] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   81.976988] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   81.976994] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   81.977001] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   81.977008] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   81.977013] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   81.977019] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   81.977025] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   81.977032] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   81.977037] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   81.977043] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   81.977050] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   81.977056] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   81.977061] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   81.977068] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   81.977074] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   81.977080] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   81.977085] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   81.977092] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   81.977098] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   81.977108] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   81.977114] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   81.977120] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   81.977128] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   81.977134] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   81.977139] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   81.977145] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   81.977151] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   81.977158] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   81.977164] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977172] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977178] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   81.977184] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   81.977190] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.977197] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.977203] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.977210] ispvic_frame_channel_s_stream[2471]: streamon
[   81.977216] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.977222] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.977228] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.977234] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.977239] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.977246] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.977252] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.977259] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.977266] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.977271] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.977276] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.977283] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.977290] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.977297] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   81.977304] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.977312] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.977320] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.977328] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.977334] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.977339] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.977345] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.977352] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.977358] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   81.977364] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   81.977370] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977376] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977382] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   81.977394] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   81.977403] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   81.977467] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   81.977479] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   81.977486] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   81.977494] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   81.977501] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   81.977506] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   81.977513] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   81.977520] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   81.978528] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   81.978534] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   81.978539] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   81.978647] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
set jpeg streamMngCtx suceess
[   81.978755] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978762] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   81.978768] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   81.978774] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   81.978779] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   81.978784] tx_vic_enable_irq: Calling VIC interrupt callback
[   81.978791] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   81.978798] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   81.978804] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   81.978812] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   81.978818] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   81.978824] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   81.978830] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   81.978836] *** tx_vic_enable_irq: completed successfully ***
[   82.464310] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   82.464324] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   82.464330] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   82.464341] gc2053: s_stream called with enable=1
[   82.464348] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.464354] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   82.464360] gc2053: About to write streaming registers for interface 1
[   82.464366] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   82.464377] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
d[   82.464695] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.464702] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.464711] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   82.473339] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.473352] sensor_write_array: reg[2] 0x3e=0x91 OK
[   82.473358] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.473366] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   82.473373] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   82.473379] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   82.473386] gc2053: s_stream called with enable=1
[   82.473394] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.473399] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   82.473406] gc2053: About to write streaming registers for interface 1
[   82.473412] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   82.473421] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.473738] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.473745] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.473754] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   82.476428] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.476441] sensor_write_array: reg[2] 0x3e=0x91 OK
[   82.476448] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.476456] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   82.476462] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   82.476468] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   82.823945] ISP M0 device open called from pid 2853
[   82.823977] *** REFERENCE DRIVER IMPLEMENTATION ***
[   82.823985] ISP M0 tuning buffer allocated: 82078000 (size=0x500c, aligned)
[   82.823992] tisp_par_ioctl global variable set: 82078000
[   82.824045] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   82.824053] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   82.824059] isp_core_tuning_init: Initializing tuning data structure
[   82.824079] isp_core_tuning_init: Tuning data structure initialized at 80568000
[   82.824085] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   82.824091] *** SAFE: mode_flag properly initialized using struct member access ***
[   82.824097] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80568000
[   82.824103] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   82.824109] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   82.824116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.824123] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.824129] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.824135] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.824140] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.824164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   82.824172] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   82.824178] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   82.824186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   82.824192] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   82.824199] CRITICAL: Cannot access saturation field at 80568024 - PREVENTING BadVA CRASH
[   82.824559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824571] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   82.824579] Set control: cmd=0x980901 value=128
[   82.824643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824651] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   82.824658] Set control: cmd=0x98091b value=128
[   82.824717] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824725] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   82.824732] Set control: cmd=0x980902 value=128
[   82.824738] tisp_bcsh_saturation: saturation=128
[   82.824743] tiziano_bcsh_update: Updating BCSH parameters
[   82.824751]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   82.824756] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   82.824817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824825] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   82.824832] Set control: cmd=0x980900 value=128
[   82.824910] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824919] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   82.824925] Set control: cmd=0x980901 value=128
[   82.824983] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824991] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   82.824998] Set control: cmd=0x98091b value=128
[   82.825058] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.825067] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   82.825073] Set control: cmd=0x980902 value=128
[   82.825079] tisp_bcsh_saturation: saturation=128
[   82.825084] tiziano_bcsh_update: Updating BCSH parameters
[   82.825091]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   82.825097] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   82.825158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.825166] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   82.825173] Set control: cmd=0x980900 value=128
[   82.825239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.825247] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.825253] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.825319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.825327] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.825333] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.826291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.826304] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   82.826311] Set control: cmd=0x980914 value=0
[   82.826487] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.826496] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   82.826503] Set control: cmd=0x980915 value=0
[   82.826719] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.826731] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.826737] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.826921] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   82.826932] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   82.826939] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   82.826947] csi_video_s_stream: sd=8049e000, enable=0
[   82.826953] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   82.826961] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=0 ***
[   82.826967] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   82.826973] *** vic_core_s_stream: STREAM OFF ***
[   82.826982] gc2053: s_stream called with enable=0
[   82.826989] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.826995] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   82.827001] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   82.827011] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.827333] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.827341] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.827349] sensor_write: reg=0x3e val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.827668] sensor_write: reg=0x3e val=0x00 SUCCESS
[   82.827675] sensor_write_array: reg[2] 0x3e=0x00 OK
[   82.827681] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.827688] gc2053: Sensor hardware streaming stopped
[   82.827694] gc2053: s_stream called with enable=0
[   82.827701] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.827707] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   82.827713] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   82.827721] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.831821] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.831833] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.831843] sensor_write: reg=0x3e val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.832171] sensor_write: reg=0x3e val=0x00 SUCCESS
[   82.832179] sensor_write_array: reg[2] 0x3e=0x00 OK
[   82.832186] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.832192] gc2053: Sensor hardware streaming stopped
[   82.832207] ISP IOCTL: cmd=0x800456d1 arg=0x7fd0bc10
[   82.832214] tx_isp_video_link_destroy: Destroying links for config 0
[   82.832222] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   82.832231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.832238] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   82.832245] Set control: cmd=0x8000164 value=1
[   82.832253] ISP IOCTL: cmd=0x800456d0 arg=0x7fd0bc10
[   82.832259] TX_ISP_VIDEO_LINK_SETUP: config=0
[   82.832265] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   82.832561] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.832573] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.832579] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.832585] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.832590] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.832708] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   82.832720] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   82.832728] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   82.832734] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   82.832741] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   82.832748] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   82.832755] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   82.832761] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   82.832768] csi_video_s_stream: sd=8049e000, enable=1
[   82.832775] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   82.832783] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   82.832789] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   82.832794] *** vic_core_s_stream: STREAM ON ***
[   82.832799] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   82.832805] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   82.832811] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.832820] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   82.832827] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   82.832833] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   82.832839] *** STREAMING: Configuring CPM registers for VIC access ***
[   82.856653] STREAMING: CPM clocks configured for VIC access
[   82.856669] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   82.856675] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   82.856682] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   82.856688] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   82.856693] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   82.856700] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   82.856709] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   82.856715] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   82.856723] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   82.856729] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   82.856734] *** VIC unlock: Commands written, checking VIC status register ***
[   82.856741] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   82.856747] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   82.856753] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   82.856758] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   82.856764] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   82.856769] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   82.856845] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   82.856853] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   82.856860] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   82.856867] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   82.856873] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   82.856881] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   82.856887] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   82.856893] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   82.856899] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   82.856905] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   82.856911] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   82.856917] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   82.856923] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   82.856929] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   82.856935] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   82.856941] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   82.856947] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   82.856953] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   82.856959] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   82.856965] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   82.856972] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   82.856978] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   82.856987] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   82.856994] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
m[   82.857000] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   82.857007] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   82.857013] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   82.857019] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   82.857025] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   82.857031] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   82.857037] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   82.857043] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   82.857051] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   82.857058] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   82.857064] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   82.857070] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   82.857077] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   82.857083] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   82.857089] ispvic_frame_channel_s_stream[2471]: streamon
[   82.857096] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   82.857102] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   82.857108] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   82.857113] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   82.857119] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   82.857126] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   82.857132] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   82.857139] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   82.857145] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   82.857151] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   82.857156] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   82.857162] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   82.857169] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   82.857177] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   82.857184] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   82.857192] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   82.857199] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   82.857207] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   82.857213] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   82.857219] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   82.857225] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   82.857231] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   82.857238] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   82.857243] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   82.857249] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   82.857255] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   82.857261] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   82.857274] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   82.857283] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   82.857347] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   82.857359] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   82.857365] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   82.857374] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   82.857381] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   82.857386] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   82.857393] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   82.857400] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   82.858408] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   82.858414] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   82.858419] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   82.858527] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   82.858635] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   82.858642] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   82.858648] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   82.858653] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   82.858659] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   82.858665] tx_vic_enable_irq: Calling VIC interrupt callback
[   82.858671] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   82.858678] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   82.858684] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   82.858691] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   82.858698] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   82.858705] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   82.858710] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   82.858715] *** tx_vic_enable_irq: completed successfully ***
[   83.497032] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   83.497047] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   83.497053] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   83.497064] gc2053: s_stream called with enable=1
[   83.497072] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.497078] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.497084] gc2053: About to write streaming registers for interface 1
[   83.497090] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.497101] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   83.497420] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.497428] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.497436] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   83.500366] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.500380] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.500387] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.500395] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.500402] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.500408] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.500415] gc2053: s_stream called with enable=1
[   83.500422] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.500428] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
	[   83.500434] gc2053: About to write streaming registers for interface 1
[   83.500440] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.500450] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   83.500767] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.500774] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.500783] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   83.503278] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.503291] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.503298] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.503306] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.503312] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.503318] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.503572] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   83.503584] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   83.503591] Set control: cmd=0x980918 value=2
[   83.503738] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.503749] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.503756] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.503894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.503904] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.503910] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.504037] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.504046] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.504052] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.506709] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.506722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.506728] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.506966] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.506977] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.506983] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507117] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507126] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507132] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507266] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507274] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507280] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507411] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507420] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507426] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507660] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507666] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507805] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507814] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507820] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   81.977120] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   81.977128] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   81.977134] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   81.977139] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   81.977145] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   81.977151] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   81.977158] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   81.977164] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977172] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977178] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   81.977184] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   81.977190] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.977197] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   81.977203] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   81.977210] ispvic_frame_channel_s_stream[2471]: streamon
[   81.977216] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.977222] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.977228] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   81.977234] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.977239] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.977246] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.977252] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.977259] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.977266] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.977271] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.977276] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.977283] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.977290] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.977297] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   81.977304] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.977312] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.977320] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.977328] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.977334] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.977339] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.977345] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.977352] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.977358] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   81.977364] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   81.977370] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.977376] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   81.977382] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   81.977394] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   81.977403] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   81.977467] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   81.977479] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   81.977486] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   81.977494] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   81.977501] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   81.977506] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   81.977513] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   81.977520] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   81.978528] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   81.978534] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   81.978539] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   81.978647] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978755] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   81.978762] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   81.978768] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   81.978774] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   81.978779] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   81.978784] tx_vic_enable_irq: Calling VIC interrupt callback
[   81.978791] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   81.978798] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   81.978804] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   81.978812] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   81.978818] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   81.978824] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   81.978830] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   81.978836] *** tx_vic_enable_irq: completed successfully ***
[   82.464310] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   82.464324] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   82.464330] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   82.464341] gc2053: s_stream called with enable=1
[   82.464348] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.464354] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   82.464360] gc2053: About to write streaming registers for interface 1
[   82.464366] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   82.464377] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.464695] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.464702] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.464711] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   82.473339] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.473352] sensor_write_array: reg[2] 0x3e=0x91 OK
[   82.473358] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.473366] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   82.473373] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   82.473379] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   82.473386] gc2053: s_stream called with enable=1
[   82.473394] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.473399] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   82.473406] gc2053: About to write streaming registers for interface 1
[   82.473412] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   82.473421] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.473738] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.473745] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.473754] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   82.476428] sensor_write: reg=0x3e val=0x91 SUCCESS
[   82.476441] sensor_write_array: reg[2] 0x3e=0x91 OK
[   82.476448] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.476456] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   82.476462] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   82.476468] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   82.823945] ISP M0 device open called from pid 2853
[   82.823977] *** REFERENCE DRIVER IMPLEMENTATION ***
[   82.823985] ISP M0 tuning buffer allocated: 82078000 (size=0x500c, aligned)
[   82.823992] tisp_par_ioctl global variable set: 82078000
[   82.824045] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   82.824053] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   82.824059] isp_core_tuning_init: Initializing tuning data structure
[   82.824079] isp_core_tuning_init: Tuning data structure initialized at 80568000
[   82.824085] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   82.824091] *** SAFE: mode_flag properly initialized using struct member access ***
[   82.824097] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80568000
[   82.824103] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   82.824109] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   82.824116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.824123] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.824129] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.824135] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.824140] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.824164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   82.824172] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   82.824178] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   82.824186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   82.824192] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   82.824199] CRITICAL: Cannot access saturation field at 80568024 - PREVENTING BadVA CRASH
[   82.824559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824571] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   82.824579] Set control: cmd=0x980901 value=128
[   82.824643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824651] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   82.824658] Set control: cmd=0x98091b value=128
[   82.824717] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824725] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   82.824732] Set control: cmd=0x980902 value=128
[   82.824738] tisp_bcsh_saturation: saturation=128
[   82.824743] tiziano_bcsh_update: Updating BCSH parameters
[   82.824751]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   82.824756] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   82.824817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824825] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   82.824832] Set control: cmd=0x980900 value=128
[   82.824910] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824919] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   82.824925] Set control: cmd=0x980901 value=128
[   82.824983] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.824991] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   82.824998] Set control: cmd=0x98091b value=128
[   82.825058] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.825067] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   82.825073] Set control: cmd=0x980902 value=128
[   82.825079] tisp_bcsh_saturation: saturation=128
[   82.825084] tiziano_bcsh_update: Updating BCSH parameters
[   82.825091]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   82.825097] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   82.825158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.825166] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   82.825173] Set control: cmd=0x980900 value=128
[   82.825239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.825247] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.825253] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.825319] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.825327] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.825333] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.826291] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.826304] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   82.826311] Set control: cmd=0x980914 value=0
[   82.826487] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.826496] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   82.826503] Set control: cmd=0x980915 value=0
[   82.826719] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.826731] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   82.826737] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   82.826921] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   82.826932] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   82.826939] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   82.826947] csi_video_s_stream: sd=8049e000, enable=0
[   82.826953] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   82.826961] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=0 ***
[   82.826967] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   82.826973] *** vic_core_s_stream: STREAM OFF ***
[   82.826982] gc2053: s_stream called with enable=0
[   82.826989] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.826995] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   82.827001] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   82.827011] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.827333] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.827341] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.827349] sensor_write: reg=0x3e val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.827668] sensor_write: reg=0x3e val=0x00 SUCCESS
[   82.827675] sensor_write_array: reg[2] 0x3e=0x00 OK
[   82.827681] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.827688] gc2053: Sensor hardware streaming stopped
[   82.827694] gc2053: s_stream called with enable=0
[   82.827701] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   82.827707] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   82.827713] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   82.827721] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.831821] sensor_write: reg=0xfe val=0x00 SUCCESS
[   82.831833] sensor_write_array: reg[1] 0xfe=0x00 OK
[   82.831843] sensor_write: reg=0x3e val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   82.832171] sensor_write: reg=0x3e val=0x00 SUCCESS
[   82.832179] sensor_write_array: reg[2] 0x3e=0x00 OK
[   82.832186] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   82.832192] gc2053: Sensor hardware streaming stopped
[   82.832207] ISP IOCTL: cmd=0x800456d1 arg=0x7fd0bc10
[   82.832214] tx_isp_video_link_destroy: Destroying links for config 0
[   82.832222] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   82.832231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   82.832238] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   82.832245] Set control: cmd=0x8000164 value=1
[   82.832253] ISP IOCTL: cmd=0x800456d0 arg=0x7fd0bc10
[   82.832259] TX_ISP_VIDEO_LINK_SETUP: config=0
[   82.832265] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   82.832561] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.832573] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.832579] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.832585] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.832590] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.832708] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   82.832720] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   82.832728] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   82.832734] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   82.832741] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   82.832748] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   82.832755] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   82.832761] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   82.832768] csi_video_s_stream: sd=8049e000, enable=1
[   82.832775] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   82.832783] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049e400, enable=1 ***
[   82.832789] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   82.832794] *** vic_core_s_stream: STREAM ON ***
[   82.832799] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   82.832805] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   82.832811] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.832820] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   82.832827] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   82.832833] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   82.832839] *** STREAMING: Configuring CPM registers for VIC access ***
[   82.856653] STREAMING: CPM clocks configured for VIC access
[   82.856669] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   82.856675] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   82.856682] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   82.856688] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   82.856693] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   82.856700] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   82.856709] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   82.856715] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   82.856723] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   82.856729] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   82.856734] *** VIC unlock: Commands written, checking VIC status register ***
[   82.856741] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   82.856747] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   82.856753] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   82.856758] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   82.856764] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   82.856769] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   82.856845] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   82.856853] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   82.856860] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   82.856867] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   82.856873] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   82.856881] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   82.856887] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   82.856893] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   82.856899] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   82.856905] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   82.856911] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   82.856917] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   82.856923] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   82.856929] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   82.856935] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   82.856941] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   82.856947] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   82.856953] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   82.856959] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   82.856965] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   82.856972] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   82.856978] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   82.856987] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   82.856994] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   82.857000] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   82.857007] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   82.857013] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   82.857019] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   82.857025] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   82.857031] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   82.857037] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   82.857043] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   82.857051] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   82.857058] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   82.857064] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   82.857070] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   82.857077] ispvic_frame_channel_s_stream: arg1=8049e400, arg2=1
[   82.857083] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049e400
[   82.857089] ispvic_frame_channel_s_stream[2471]: streamon
[   82.857096] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   82.857102] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   82.857108] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   82.857113] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   82.857119] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   82.857126] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   82.857132] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   82.857139] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   82.857145] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   82.857151] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   82.857156] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   82.857162] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   82.857169] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   82.857177] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   82.857184] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   82.857192] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   82.857199] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   82.857207] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   82.857213] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   82.857219] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   82.857225] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   82.857231] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   82.857238] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   82.857243] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   82.857249] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   82.857255] ispvic_frame_channel_qbuf: arg1=8049e400, arg2=  (null)
[   82.857261] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   82.857274] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   82.857283] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   82.857347] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   82.857359] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   82.857365] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   82.857374] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   82.857381] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   82.857386] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   82.857393] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   82.857400] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   82.858408] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   82.858414] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   82.858419] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   82.858527] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   82.858635] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   82.858642] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   82.858648] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   82.858653] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   82.858659] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   82.858665] tx_vic_enable_irq: Calling VIC interrupt callback
[   82.858671] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   82.858678] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   82.858684] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   82.858691] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[   82.858698] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   82.858705] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   82.858710] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   82.858715] *** tx_vic_enable_irq: completed successfully ***
[   83.497032] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   83.497047] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   83.497053] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   83.497064] gc2053: s_stream called with enable=1
[   83.497072] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.497078] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.497084] gc2053: About to write streaming registers for interface 1
[   83.497090] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.497101] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   83.497420] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.497428] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.497436] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   83.500366] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.500380] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.500387] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.500395] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.500402] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.500408] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.500415] gc2053: s_stream called with enable=1
[   83.500422] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   83.500428] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   83.500434] gc2053: About to write streaming registers for interface 1
[   83.500440] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   83.500450] sensor_write: reg=0xfe val=0x00, client=854d9d00, adapter=i2c0, addr=0x37
[   83.500767] sensor_write: reg=0xfe val=0x00 SUCCESS
[   83.500774] sensor_write_array: reg[1] 0xfe=0x00 OK
[   83.500783] sensor_write: reg=0x3e val=0x91, client=854d9d00, adapter=i2c0, addr=0x37
[   83.503278] sensor_write: reg=0x3e val=0x91 SUCCESS
[   83.503291] sensor_write_array: reg[2] 0x3e=0x91 OK
[   83.503298] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   83.503306] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   83.503312] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   83.503318] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   83.503572] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   83.503584] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   83.503591] Set control: cmd=0x980918 value=2
[   83.503738] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.503749] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.503756] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.503894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.503904] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.503910] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.504037] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.504046] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.504052] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.506709] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.506722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.506728] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.506966] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.506977] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.506983] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507117] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507126] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507132] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507266] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507274] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507280] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507411] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507420] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507426] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507660] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507666] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.507805] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.507814] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   83.507820] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   83.833759] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.833772] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   83.833778] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   83.833784] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   83.833790] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   83.836751] *** FRAME CHANNEL OPEN: minor=54 ***
[   83.836763] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   83.836769] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   83.836776] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   83.836781] *** SAFE: Frame channel device stored in file->private_data ***
[   83.836787] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   83.836796] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   83.836814] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   83.836822] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   83.836830] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   83.837422] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   83.837433] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   83.837440] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   83.837447] Channel 0: Request 4 buffers, type=1 memory=2
[   83.837453] Channel 0: USERPTR mode - client will provide buffers
[   83.837459] Channel 0: USERPTR mode - 4 user buffers expected
[   83.837469] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8058c380 ***
[   83.837476] *** Channel 0: VIC active_buffer_count set to 4 ***
[   83.837482] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   83.837488] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   83.837513] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.837520] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.837526] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.837533] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   83.837540] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   83.837548] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   83.837554] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.837562] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   83.837568] *** Channel 0: QBUF - Queue buffer index=0 ***
[   83.837574] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   83.837582] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   83.837588] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   83.837596] *** Channel 0: QBUF EVENT - No VIC callback ***
[   83.837602] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   83.837610] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   83.837618] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   83.837626] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=1 ***
[   83.837633] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   83.837640] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   83.837646] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   83.837656] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.837663] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.837670] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.837676] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   83.837683] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   83.837690] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   83.837697] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.837704] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   83.837710] *** Channel 0: QBUF - Queue buffer index=1 ***
[   83.837716] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   83.837724] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   83.837730] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   83.837736] *** Channel 0: QBUF EVENT - No VIC callback ***
[   83.837742] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   83.837750] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   83.837758] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   83.837766] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=2 ***
[   83.837772] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   83.837779] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   83.837786] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   83.837794] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.837800] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.837806] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.837812] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   83.837820] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   83.837828] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   83.837834] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.837841] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   83.837848] *** Channel 0: QBUF - Queue buffer index=2 ***
[   83.837854] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   83.837860] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   83.837866] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   83.837872] *** Channel 0: QBUF EVENT - No VIC callback ***
[   83.837879] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   83.837887] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   83.837895] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   83.837902] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=3 ***
[   83.837909] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   83.837916] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   83.837922] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   83.837930] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.837937] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.837943] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.837949] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   83.837956] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   83.837964] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   83.837971] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.837978] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   83.837984] *** Channel 0: QBUF - Queue buffer index=3 ***
[   83.837990] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   83.837997] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   83.838003] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   83.838009] *** Channel 0: QBUF EVENT - No VIC callback ***
[   83.838016] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   83.838024] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   83.838032] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   83.838039] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   83.838046] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   83.838052] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   83.838059] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   83.838152] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   83.838162] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   83.838169] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   83.838175] Channel 0: STREAMON - Enqueuing buffers in driver
[   83.838181] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   83.843069] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.843083] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.843089] *** Channel 0: Frame completion wait ***
[   83.843095] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.843102] *** Channel 0: Frame wait returned 10 ***
[   83.843107] *** Channel 0: Frame was ready, consuming it ***
[   83.843216] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   83.843224] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   83.843232] *** Channel 0: DQBUF - dequeue buffer request ***
[   83.843237] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.843247] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   83.843254] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   83.843260] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   83.843279] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.843286] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.843293] *** Channel 0: Frame completion wait ***
[   83.843298] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.905153] *** FRAME CHANNEL OPEN: minor=53 ***
[   83.905165] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   83.905171] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   83.905178] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   83.905183] *** SAFE: Frame channel device stored in file->private_data ***
[   83.905189] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   83.905198] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   83.905215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   83.905223] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   83.905231] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   83.906072] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   83.906083] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   83.906090] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   83.906097] Channel 1: Request 2 buffers, type=1 memory=2
[   83.906103] Channel 1: USERPTR mode - client will provide buffers
[   83.906109] Channel 1: USERPTR mode - 2 user buffers expected
[   83.906119] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8058c480 ***
[   83.906126] *** Channel 1: VIC active_buffer_count set to 2 ***
[   83.906132] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   83.906138] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   83.906152] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.906159] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.906166] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.906172] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   83.906179] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   83.906186] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   83.906194] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.906200] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   83.906207] *** Channel 1: QBUF - Queue buffer index=0 ***
[   83.906213] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   83.906220] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   83.906228] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   83.906236] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   83.906244] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   83.906252] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=1 ***
[   83.906258] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   83.906265] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   83.906272] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   83.906282] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.906288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.906294] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.906300] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   83.906308] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   83.906315] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   83.906322] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.906329] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   83.906335] *** Channel 1: QBUF - Queue buffer index=1 ***
[   83.906341] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   83.906348] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   83.906355] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   83.906363] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   83.906370] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   83.906378] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   83.906384] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   83.906391] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   83.906398] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   83.906491] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   83.906502] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   83.906508] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   83.906514] Channel 1: STREAMON - Enqueuing buffers in driver
[   83.906521] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   83.914685] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.914699] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.914706] *** Channel 1: Frame completion wait ***
[   83.914712] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   83.914718] *** Channel 1: Frame wait returned 10 ***
[   83.914724] *** Channel 1: Frame was ready, consuming it ***
[   83.914790] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   83.914798] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   83.914804] *** Channel 1: DQBUF - dequeue buffer request ***
[   83.914810] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.914821] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   83.914828] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   83.914835] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   83.914849] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.914856] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.914862] *** Channel 1: Frame completion wait ***
[   83.914868] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   83.936686] *** Channel 0: Frame wait returned 0 ***
[   83.936698] *** Channel 0: Frame wait timeout/error, generating frame ***
[   83.936717] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.936725] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.936731] *** Channel 0: Frame completion wait ***
[   83.936737] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.936743] *** Channel 0: Frame wait returned 10 ***
[   83.936749] *** Channel 0: Frame was ready, consuming it ***
[   83.936756] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.936763] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.936769] *** Channel 0: Frame completion wait ***
[   83.936774] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.006674] *** Channel 1: Frame wait returned 0 ***
[   84.006685] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.006706] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.006714] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.006720] *** Channel 1: Frame completion wait ***
[   84.006725] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.006732] *** Channel 1: Frame wait returned 10 ***
[   84.006737] *** Channel 1: Frame was ready, consuming it ***
[   84.006745] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.006751] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.006757] *** Channel 1: Frame completion wait ***
[   84.006763] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.036683] *** Channel 0: DQBUF wait returned 0 ***
[   84.036693] *** Channel 0: DQBUF timeout, generating frame ***
[   84.036702] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   84.036741] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.036749] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.036755] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.036761] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.036766] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.036888] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.036899] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.036905] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.036911] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.036921] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.036927] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.036934] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.036953] *** Channel 0: Frame wait returned 0 ***
[   84.036960] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.036971] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.036979] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.036985] *** Channel 0: Frame completion wait ***
[   84.036991] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.036997] *** Channel 0: Frame wait returned 10 ***
[   84.037003] *** Channel 0: Frame was ready, consuming it ***
[   84.037010] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.037017] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.037023] *** Channel 0: Frame completion wait ***
[   84.037028] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.046784] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.046797] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.046803] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.046810] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.046817] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.046825] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   84.046832] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.046839] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   84.046845] *** Channel 0: QBUF - Queue buffer index=0 ***
[   84.046851] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.046859] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   84.046865] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.046872] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.046879] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   84.046887] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   84.046895] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   84.046903] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.046910] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   84.046917] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   84.046929] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.046998] *** Channel 0: Frame wait returned 9 ***
[   84.047005] *** Channel 0: Frame was ready, consuming it ***
[   84.047018] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.047025] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.047031] *** Channel 0: Frame completion wait ***
[   84.047037] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.106679] *** Channel 1: DQBUF wait returned 0 ***
[   84.106690] *** Channel 1: DQBUF timeout, generating frame ***
[   84.106699] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   84.106806] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.106815] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.106821] *** Channel 1: DQBUF - dequeue buffer request ***
[   84.106827] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.106837] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.106844] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.106850] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.106867] *** Channel 1: Frame wait returned 0 ***
[   84.106874] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.106885] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.106892] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.106898] *** Channel 1: Frame completion wait ***
[   84.106904] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.106910] *** Channel 1: Frame wait returned 10 ***
[   84.106916] *** Channel 1: Frame was ready, consuming it ***
[   84.106923] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.106930] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.106936] *** Channel 1: Frame completion wait ***
[   84.106941] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.108827] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.108841] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.108847] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.108854] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   84.108861] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.108869] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   84.108876] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.108883] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   84.108889] *** Channel 1: QBUF - Queue buffer index=0 ***
[   84.108895] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.108903] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   84.108910] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   84.108918] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   84.108926] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   84.108933] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   84.108940] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   84.108947] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   84.108959] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   84.109025] *** Channel 1: Frame wait returned 10 ***
[   84.109031] *** Channel 1: Frame was ready, consuming it ***
[   84.109043] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.109051] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.109057] *** Channel 1: Frame completion wait ***
[   84.109063] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.146687] *** Channel 0: Frame wait returned 0 ***
[   84.146699] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.146719] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.146727] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.146733] *** Channel 0: Frame completion wait ***
[   84.146739] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.146745] *** Channel 0: Frame wait returned 10 ***
[   84.146751] *** Channel 0: Frame was ready, consuming it ***
[   84.146759] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.146765] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.146771] *** Channel 0: Frame completion wait ***
[   84.146777] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.206701] *** Channel 1: Frame wait returned 0 ***
[   84.206713] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.206734] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.206741] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.206747] *** Channel 1: Frame completion wait ***
[   84.206753] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.206759] *** Channel 1: Frame wait returned 10 ***
[   84.206765] *** Channel 1: Frame was ready, consuming it ***
[   84.206773] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.206779] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.206785] *** Channel 1: Frame completion wait ***
[   84.206791] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   83.837909] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   83.837916] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   83.837922] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   83.837930] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.837937] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.837943] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.837949] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   83.837956] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   83.837964] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   83.837971] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.837978] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   83.837984] *** Channel 0: QBUF - Queue buffer index=3 ***
[   83.837990] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   83.837997] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   83.838003] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   83.838009] *** Channel 0: QBUF EVENT - No VIC callback ***
[   83.838016] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   83.838024] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   83.838032] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   83.838039] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   83.838046] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   83.838052] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   83.838059] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   83.838152] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   83.838162] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   83.838169] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   83.838175] Channel 0: STREAMON - Enqueuing buffers in driver
[   83.838181] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   83.843069] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.843083] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.843089] *** Channel 0: Frame completion wait ***
[   83.843095] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.843102] *** Channel 0: Frame wait returned 10 ***
[   83.843107] *** Channel 0: Frame was ready, consuming it ***
[   83.843216] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   83.843224] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   83.843232] *** Channel 0: DQBUF - dequeue buffer request ***
[   83.843237] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.843247] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   83.843254] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   83.843260] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   83.843279] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.843286] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.843293] *** Channel 0: Frame completion wait ***
[   83.843298] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.905153] *** FRAME CHANNEL OPEN: minor=53 ***
[   83.905165] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   83.905171] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   83.905178] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   83.905183] *** SAFE: Frame channel device stored in file->private_data ***
[   83.905189] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   83.905198] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   83.905215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   83.905223] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   83.905231] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   83.906072] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   83.906083] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   83.906090] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   83.906097] Channel 1: Request 2 buffers, type=1 memory=2
[   83.906103] Channel 1: USERPTR mode - client will provide buffers
[   83.906109] Channel 1: USERPTR mode - 2 user buffers expected
[   83.906119] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8058c480 ***
[   83.906126] *** Channel 1: VIC active_buffer_count set to 2 ***
[   83.906132] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   83.906138] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   83.906152] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.906159] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.906166] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.906172] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   83.906179] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   83.906186] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   83.906194] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.906200] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   83.906207] *** Channel 1: QBUF - Queue buffer index=0 ***
[   83.906213] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   83.906220] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   83.906228] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   83.906236] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   83.906244] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   83.906252] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=1 ***
[   83.906258] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   83.906265] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   83.906272] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   83.906282] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.906288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.906294] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.906300] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   83.906308] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   83.906315] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   83.906322] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.906329] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   83.906335] *** Channel 1: QBUF - Queue buffer index=1 ***
[   83.906341] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   83.906348] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   83.906355] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   83.906363] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   83.906370] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   83.906378] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   83.906384] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   83.906391] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   83.906398] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   83.906491] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   83.906502] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   83.906508] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   83.906514] Channel 1: STREAMON - Enqueuing buffers in driver
[   83.906521] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   83.914685] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.914699] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.914706] *** Channel 1: Frame completion wait ***
[   83.914712] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   83.914718] *** Channel 1: Frame wait returned 10 ***
[   83.914724] *** Channel 1: Frame was ready, consuming it ***
[   83.914790] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   83.914798] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   83.914804] *** Channel 1: DQBUF - dequeue buffer request ***
[   83.914810] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.914821] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   83.914828] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   83.914835] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   83.914849] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.914856] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.914862] *** Channel 1: Frame completion wait ***
[   83.914868] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   83.936686] *** Channel 0: Frame wait returned 0 ***
[   83.936698] *** Channel 0: Frame wait timeout/error, generating frame ***
[   83.936717] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.936725] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.936731] *** Channel 0: Frame completion wait ***
[   83.936737] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.936743] *** Channel 0: Frame wait returned 10 ***
[   83.936749] *** Channel 0: Frame was ready, consuming it ***
[   83.936756] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.936763] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.936769] *** Channel 0: Frame completion wait ***
[   83.936774] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.006674] *** Channel 1: Frame wait returned 0 ***
[   84.006685] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.006706] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.006714] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.006720] *** Channel 1: Frame completion wait ***
[   84.006725] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.006732] *** Channel 1: Frame wait returned 10 ***
[   84.006737] *** Channel 1: Frame was ready, consuming it ***
[   84.006745] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.006751] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.006757] *** Channel 1: Frame completion wait ***
[   84.006763] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.036683] *** Channel 0: DQBUF wait returned 0 ***
[   84.036693] *** Channel 0: DQBUF timeout, generating frame ***
[   84.036702] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   84.036741] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.036749] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.036755] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.036761] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.036766] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.036888] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.036899] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.036905] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.036911] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.036921] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.036927] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.036934] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.036953] *** Channel 0: Frame wait returned 0 ***
[   84.036960] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.036971] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.036979] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.036985] *** Channel 0: Frame completion wait ***
[   84.036991] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.036997] *** Channel 0: Frame wait returned 10 ***
[   84.037003] *** Channel 0: Frame was ready, consuming it ***
[   84.037010] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.037017] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.037023] *** Channel 0: Frame completion wait ***
[   84.037028] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.046784] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.046797] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.046803] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.046810] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.046817] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.046825] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   84.046832] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.046839] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   84.046845] *** Channel 0: QBUF - Queue buffer index=0 ***
[   84.046851] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.046859] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   84.046865] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.046872] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.046879] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   84.046887] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   84.046895] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   84.046903] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.046910] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   84.046917] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   84.046929] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.046998] *** Channel 0: Frame wait returned 9 ***
[   84.047005] *** Channel 0: Frame was ready, consuming it ***
[   84.047018] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.047025] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.047031] *** Channel 0: Frame completion wait ***
[   84.047037] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.106679] *** Channel 1: DQBUF wait returned 0 ***
[   84.106690] *** Channel 1: DQBUF timeout, generating frame ***
[   84.106699] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   84.106806] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.106815] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.106821] *** Channel 1: DQBUF - dequeue buffer request ***
[   84.106827] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.106837] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.106844] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.106850] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.106867] *** Channel 1: Frame wait returned 0 ***
[   84.106874] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.106885] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.106892] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.106898] *** Channel 1: Frame completion wait ***
[   84.106904] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.106910] *** Channel 1: Frame wait returned 10 ***
[   84.106916] *** Channel 1: Frame was ready, consuming it ***
[   84.106923] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.106930] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.106936] *** Channel 1: Frame completion wait ***
[   84.106941] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.108827] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.108841] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.108847] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.108854] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   84.108861] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.108869] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   84.108876] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.108883] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   84.108889] *** Channel 1: QBUF - Queue buffer index=0 ***
[   84.108895] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.108903] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   84.108910] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   84.108918] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   84.108926] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   84.108933] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   84.108940] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   84.108947] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   84.108959] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   84.109025] *** Channel 1: Frame wait returned 10 ***
[   84.109031] *** Channel 1: Frame was ready, consuming it ***
[   84.109043] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.109051] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.109057] *** Channel 1: Frame completion wait ***
[   84.109063] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.146687] *** Channel 0: Frame wait returned 0 ***
[   84.146699] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.146719] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.146727] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.146733] *** Channel 0: Frame completion wait ***
[   84.146739] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.146745] *** Channel 0: Frame wait returned 10 ***
[   84.146751] *** Channel 0: Frame was ready, consuming it ***
[   84.146759] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.146765] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.146771] *** Channel 0: Frame completion wait ***
[   84.146777] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.206701] *** Channel 1: Frame wait returned 0 ***
[   84.206713] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.206734] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.206741] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.206747] *** Channel 1: Frame completion wait ***
[   84.206753] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.206759] *** Channel 1: Frame wait returned 10 ***
[   84.206765] *** Channel 1: Frame was ready, consuming it ***
[   84.206773] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.206779] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.206785] *** Channel 1: Frame completion wait ***
[   84.206791] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.236691] *** Channel 0: DQBUF wait returned 0 ***
[   84.236700] *** Channel 0: DQBUF timeout, generating frame ***
[   84.236709] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   84.236735] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.236743] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.236749] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.236755] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.236761] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.236897] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.236908] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.236915] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.236920] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.236930] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.236937] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.236943] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.246705] *** Channel 0: Frame wait returned 0 ***
[   84.246721] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.246760] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.246769] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.246775] *** Channel 0: Frame completion wait ***
[   84.246781] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.246787] *** Channel 0: Frame wait returned 10 ***
[   84.246792] *** Channel 0: Frame was ready, consuming it ***
[   84.246800] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.246807] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.246823] *** Channel 0: Frame completion wait ***
[   84.246829] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.247025] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.247036] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.247042] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.247049] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.247056] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   84.247063] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   84.247070] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.247077] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   84.247083] *** Channel 0: QBUF - Queue buffer index=1 ***
[   84.247089] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   84.247097] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   84.247104] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.247111] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.247118] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   84.247126] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   84.247134] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   84.247142] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.247149] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   84.247156] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   84.247168] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.247236] *** Channel 0: DQBUF wait returned 19 ***
[   84.247247] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   84.247263] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.247271] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.247277] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.247283] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.247288] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.247405] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.247417] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.247424] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.247431] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.247441] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.247447] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.247454] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.257516] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.257529] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.257536] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.257542] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.257549] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   84.257557] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   84.257564] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.257571] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   84.257577] *** Channel 0: QBUF - Queue buffer index=2 ***
[   84.257583] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   84.257591] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   84.257597] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.257605] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.257611] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   84.257619] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   84.257627] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   84.257635] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.257642] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   84.257649] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   84.257661] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.257727] *** Channel 0: Frame wait returned 9 ***
[   84.257734] *** Channel 0: Frame was ready, consuming it ***
[   84.257747] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.257753] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.257760] *** Channel 0: Frame completion wait ***
[   84.257765] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.306689] *** Channel 1: DQBUF wait returned 0 ***
[   84.306699] *** Channel 1: DQBUF timeout, generating frame ***
[   84.306709] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   84.306827] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.306837] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.306843] *** Channel 1: DQBUF - dequeue buffer request ***
[   84.306849] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.306859] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.306866] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.306872] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.306890] *** Channel 1: Frame wait returned 0 ***
[   84.306897] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.306908] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.306915] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.306922] *** Channel 1: Frame completion wait ***
[   84.306927] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.306933] *** Channel 1: Frame wait returned 10 ***
[   84.306939] *** Channel 1: Frame was ready, consuming it ***
[   84.306947] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.306954] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.306959] *** Channel 1: Frame completion wait ***
[   84.306965] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.308487] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.308501] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.308507] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.308513] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   84.308521] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   84.308528] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   84.308535] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.308542] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   84.308549] *** Channel 1: QBUF - Queue buffer index=1 ***
[   84.308555] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   84.308563] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   84.308569] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   84.308578] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   84.308585] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   84.308593] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   84.308600] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   84.308607] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   84.308619] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   84.308680] *** Channel 1: Frame wait returned 10 ***
[   84.308687] *** Channel 1: Frame was ready, consuming it ***
[   84.308700] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.308707] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.308713] *** Channel 1: Frame completion wait ***
[   84.308719] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.356685] *** Channel 0: Frame wait returned 0 ***
[   84.356697] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.356718] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.356725] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.356732] *** Channel 0: Frame completion wait ***
[   84.356737] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.356744] *** Channel 0: Frame wait returned 10 ***
[   84.356749] *** Channel 0: Frame was ready, consuming it ***
[   84.356757] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.356764] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.356769] *** Channel 0: Frame completion wait ***
[   84.356775] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.406683] *** Channel 1: Frame wait returned 0 ***
[   84.406695] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.406716] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.406724] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.406730] *** Channel 1: Frame completion wait ***
[   84.406736] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.406742] *** Channel 1: Frame wait returned 10 ***
[   84.406747] *** Channel 1: Frame was ready, consuming it ***
[   84.406755] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.406762] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.406768] *** Channel 1: Frame completion wait ***
[   84.406773] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.446689] *** Channel 0: DQBUF wait returned 0 ***
[   84.446701] *** Channel 0: DQBUF timeout, generating frame ***
[   84.446710] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   84.446735] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.446742] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.446748] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.446754] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.446759] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.446875] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.446885] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.446891] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.446897] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.446907] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.446914] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.446920] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.456870] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.456883] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.456890] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.456896] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.456903] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   84.456911] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   84.456918] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.456925] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   84.456931] *** Channel 0: QBUF - Queue buffer index=3 ***
[   84.456937] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   84.456945] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   84.456951] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.456958] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.456965] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   84.456973] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   84.456981] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   84.456989] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.456995] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   84.457003] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   84.457013] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.457037] *** Channel 0: Frame wait returned 1 ***
[   84.457043] *** Channel 0: Frame was ready, consuming it ***
[   84.457073] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.457080] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.457086] *** Channel 0: Frame completion wait ***
[   84.457092] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.506699] *** Channel 1: DQBUF wait returned 0 ***
[   84.506710] *** Channel 1: DQBUF timeout, generating frame ***
[   84.506719] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   84.506827] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.506836] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.506842] *** Channel 1: DQBUF - dequeue buffer request ***
[   84.506848] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.506858] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.506865] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.506871] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.506889] *** Channel 1: Frame wait returned 0 ***
[   84.506896] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.506907] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.506914] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.506921] *** Channel 1: Frame completion wait ***
[   84.506927] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.506933] *** Channel 1: Frame wait returned 10 ***
[   84.506938] *** Channel 1: Frame was ready, consuming it ***
[   84.506946] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.506953] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.506959] *** Channel 1: Frame completion wait ***
[   84.506964] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.507051] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.507061] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.507067] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.507073] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   84.507081] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.507088] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   84.507095] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.507103] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   84.507109] *** Channel 1: QBUF - Queue buffer index=0 ***
[   84.507115] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.507123] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   84.507129] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   84.507137] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   84.507145] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   84.507153] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   84.507159] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   84.507167] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   84.507178] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   84.507197] *** Channel 1: Frame wait returned 10 ***
[   84.507204] *** Channel 1: Frame was ready, consuming it ***
[   84.507213] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.507220] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.507226] *** Channel 1: Frame completion wait ***
[   84.507232] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.556695] *** Channel 0: Frame wait returned 0 ***
[   84.556707] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.556727] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.556735] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.556741] *** Channel 0: Frame completion wait ***
[   84.556747] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.556753] *** Channel 0: Frame wait returned 10 ***
[   84.556759] *** Channel 0: Frame was ready, consuming it ***
[   84.556766] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.556773] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.556779] *** Channel 0: Frame completion wait ***
[   84.556784] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.606698] *** Channel 1: Frame wait returned 0 ***
[   84.606710] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.606731] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.606739] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.606745] *** Channel 1: Frame completion wait ***
[   84.606751] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.606757] *** Channel 1: Frame wait returned 10 ***
[   84.606762] *** Channel 1: Frame was ready, consuming it ***
[   84.606770] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.606777] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.606783] *** Channel 1: Frame completion wait ***
[   84.606788] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.646715] *** Channel 0: DQBUF wait returned 0 ***
[   84.646726] *** Channel 0: DQBUF timeout, generating frame ***
[   84.646735] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   84.646761] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.646768] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.646774] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.646780] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.646785] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.646912] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.646923] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.646929] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.646935] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.646944] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.646951] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.646957] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.656737] *** Channel 0: Frame wait returned 0 ***
[   84.656761] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.656781] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.656789] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.656795] *** Channel 0: Frame completion wait ***
[   84.656801] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.656807] *** Channel 0: Frame wait returned 10 ***
[   84.656812] *** Channel 0: Frame was ready, consuming it ***
[   84.656820] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.656827] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.656833] *** Channel 0: Frame completion wait ***
[   84.656838] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.657008] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.657018] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.657024] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.657030] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.657038] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.657045] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   84.657052] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.657060] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   84.657066] *** Channel 0: QBUF - Queue buffer index=0 ***
[   84.657072] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.657080] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   84.657086] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.657093] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.657100] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   84.657108] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   84.657116] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   84.657124] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.657131] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   84.657138] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   84.657150] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.657215] *** Channel 0: DQBUF wait returned 19 ***
[   84.657227] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   84.657244] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.657251] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.657257] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.657263] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.657268] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.657387] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.657399] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.657406] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.657412] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.657421] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.657428] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.657434] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.667605] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.667619] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.667625] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.667631] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.667639] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   84.667646] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   84.667653] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.667660] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   84.667666] *** Channel 0: QBUF - Queue buffer index=1 ***
[   84.667672] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   84.667680] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   84.667687] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.667694] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.667700] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   84.667708] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   84.667716] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   84.667724] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.667731] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   84.667738] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   84.667750] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.667835] *** Channel 0: Frame wait returned 9 ***
[   84.667842] *** Channel 0: Frame was ready, consuming it ***
[   84.667856] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.667863] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.667870] *** Channel 0: Frame completion wait ***
[   84.667875] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.706700] *** Channel 1: DQBUF wait returned 0 ***
[   84.706712] *** Channel 1: DQBUF timeout, generating frame ***
[   84.706721] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   84.706828] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.706837] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.706844] *** Channel 1: DQBUF - dequeue buffer request ***
[   84.706850] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.706860] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.706866] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.706873] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.706890] *** Channel 1: Frame wait returned 0 ***
[   84.706896] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.706908] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.706914] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.706921] *** Channel 1: Frame completion wait ***
[   84.706926] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.706932] *** Channel 1: Frame wait returned 10 ***
[   84.706938] *** Channel 1: Frame was ready, consuming it ***
[   84.706946] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.706953] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.706958] *** Channel 1: Frame completion wait ***
[   84.706964] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.707049] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.707058] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.707065] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.707071] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   84.707078] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   84.707086] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   84.707093] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.707100] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   84.707106] *** Channel 1: QBUF - Queue buffer index=1 ***
[   84.707112] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   84.707120] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   84.707127] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   84.707135] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   84.707143] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   84.707150] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   84.707157] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   84.707164] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   84.707176] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   84.707195] *** Channel 1: Frame wait returned 10 ***
[   84.707201] *** Channel 1: Frame was ready, consuming it ***
[   84.707210] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.707217] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.707223] *** Channel 1: Frame completion wait ***
[   84.707228] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.766706] *** Channel 0: Frame wait returned 0 ***
[   84.766718] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.766739] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.766746] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.766753] *** Channel 0: Frame completion wait ***
[   84.766758] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.766764] *** Channel 0: Frame wait returned 10 ***
[   84.766770] *** Channel 0: Frame was ready, consuming it ***
[   84.766778] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.766784] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.766790] *** Channel 0: Frame completion wait ***
[   84.766796] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.806703] *** Channel 1: Frame wait returned 0 ***
[   84.806715] *** Channel 1: Frame wait timeout/error, generating frame ***
[   84.834169] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.834181] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.834188] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.834194] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.834199] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.856731] *** Channel 0: DQBUF wait returned 0 ***
[   84.856742] *** Channel 0: DQBUF timeout, generating frame ***
[   84.856752] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   84.856776] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.856783] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.856790] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.856795] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.856800] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.856922] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.856932] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.856938] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.856944] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.856954] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.856961] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.856967] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.866742] *** Channel 0: Frame wait returned 0 ***
[   84.866768] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.866789] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.866797] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.866803] *** Channel 0: Frame completion wait ***
[   84.866809] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.866815] *** Channel 0: Frame wait returned 10 ***
[   84.866821] *** Channel 0: Frame was ready, consuming it ***
[   84.866828] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.866835] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.866841] *** Channel 0: Frame completion wait ***
[   84.866846] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.867018] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.867027] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.867034] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.867040] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.867047] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   84.867054] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   84.867062] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.867068] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   84.867075] *** Channel 0: QBUF - Queue buffer index=2 ***
[   84.867081] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   84.867088] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   84.867095] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.867102] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.867109] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   84.867117] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   84.867125] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   84.867150] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.867157] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   84.867164] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   84.867175] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.867265] *** Channel 0: DQBUF wait returned 19 ***
[   84.867277] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[   84.867295] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   84.867302] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   84.867308] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   84.867314] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   84.867320] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   84.867438] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.867450] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.867457] *** Channel 0: DQBUF - dequeue buffer request ***
[   84.867463] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.867473] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.867480] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.867486] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.877579] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.877592] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.877599] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.877605] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   84.877612] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   84.877620] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   84.877627] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.877634] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   84.877640] *** Channel 0: QBUF - Queue buffer index=3 ***
[   84.877646] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   84.877654] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   84.877661] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   84.877668] *** Channel 0: QBUF EVENT - No VIC callback ***
[   84.877675] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   84.877683] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   84.877691] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   84.877699] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8058c380, vbm_buffer_count=4 ***
[   84.877706] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   84.877712] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   84.877725] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   84.877814] *** Channel 0: Frame wait returned 9 ***
[   84.877822] *** Channel 0: Frame was ready, consuming it ***
[   84.877834] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.877842] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.877848] *** Channel 0: Frame completion wait ***
[   84.877854] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.906724] *** Channel 1: DQBUF wait returned 1 ***
[   84.906739] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   84.906846] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   84.906855] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   84.906862] *** Channel 1: DQBUF - dequeue buffer request ***
[   84.906868] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   84.906878] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 8049f000 (name=gc2053) ***
[   84.906885] *** tx_isp_get_sensor: Found real sensor: 8049f000 ***
[   84.906891] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   84.906946] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.906954] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.906960] *** Channel 1: Frame completion wait ***
[   84.906966] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   84.907020] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   84.907029] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   84.907035] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   84.907041] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   84.907048] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   84.907056] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   84.907063] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   84.907070] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   84.907076] *** Channel 1: QBUF - Queue buffer index=0 ***
[   84.907082] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   84.907090] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   84.907097] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   84.907105] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   84.907113] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   84.907121] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8058c480, vbm_buffer_count=2 ***
[   84.907128] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   84.907134] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   84.907146] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   84.907166] *** Channel 1: Frame wait returned 10 ***
[   84.907173] *** Channel 1: Frame was ready, consuming it ***
[   84.976711] *** Channel 0: Frame wait returned 0 ***
[   84.976723] *** Channel 0: Frame wait timeout/error, generating frame ***
[   84.976742] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   84.976750] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   84.976756] *** Channel 0: Frame completion wait ***
[   84.976762] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   84.976768] *** Channel 0: Frame wait returned 10 ***
[   84.976774] *** Channel 0: Frame was ready, consuming it ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 420.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 420.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 420.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 420.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 420.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 150.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 150.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 280.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 280.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 970.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 970.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 980.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 980.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 970.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 970.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 930.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 800.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 800.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x1 (delta: 1040.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 1050.000 ms)
root@ing-wyze-cam3-a000 ~# ^Ct /proc/jz/clock/clocks 

(reverse-i-search)'cat': [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      26480   jz-intc  jz-timerost
 14:        208   jz-intc  ipu
 15:     143118   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      12695   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:        158   jz-intc  jz-i2c.0
 70:         64   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
