// Seed: 1324361246
module module_0;
  reg id_1;
  function id_2;
    input id_3;
    input id_4;
    begin
      if ({id_4 >= id_4, 1'b0}) begin
        id_1 <= id_4;
      end
    end
  endfunction
  wire id_5;
  assign id_1 = id_4 & id_2 == id_2;
  always disable id_6;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output wire id_8,
    output tri0 id_9
);
  assign id_9 = 1;
  module_0();
  integer id_11 = id_3 ^ id_2;
endmodule
