// Seed: 3518836232
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3
);
  logic id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    inout supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output uwire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_7
  );
endmodule
