// Seed: 481957803
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input  wire id_2
);
  wire id_4;
  assign (supply1, pull0) id_4 = 1;
  id_5(
      .id_0(id_0), .id_1(id_2), .id_2(id_1), .id_3(id_2), .id_4(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3
);
  id_5(
      .id_0(id_2), .id_1(id_0), .id_2(1 - 1), .product(1)
  );
  tri id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_10;
  wand id_11 = !id_0 < 1 || 1 ? id_6 == 1'd0 : 1'b0;
endmodule
