library ieee;
use ieee.std_logic_1164.all;

entity Mux3vers1 is
	port( INO,IN1,IN2 : in std_logic;
			SEL0, SEL1 : in std_logic;
			OUTPUT : out std_logic;