<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b_add1b_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add1b_add1b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="add1b_add1b_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b_add1b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu1b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="alu1b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu1b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu1b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu1b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu1b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu1b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu1b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu1b.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu1b_alu1b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu1b_alu1b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu1b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489607592" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489607592">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1489608506" xil_pn:in_ck="-8913999434142661887" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489608506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b_tb_0.v"/>
      <outfile xil_pn:name="alu1b_tb_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1489608509" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="21923992391214201" xil_pn:start_ts="1489608509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489608511" xil_pn:in_ck="-4717829258004691415" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3234713386984562235" xil_pn:start_ts="1489608509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1489607624" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7793459566174852180" xil_pn:start_ts="1489607624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489608511" xil_pn:in_ck="-4184131393691965562" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489608511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="add1b_tb_0.v"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="alu1b_tb_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1489608514" xil_pn:in_ck="-4184131393691965562" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4786270463398071354" xil_pn:start_ts="1489608511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b_add1b_sch_tb_beh.prj"/>
      <outfile xil_pn:name="add1b_add1b_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1489608514" xil_pn:in_ck="93754814434912098" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2466132343276482563" xil_pn:start_ts="1489608514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b_add1b_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1489606972" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489606972">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1489607032" xil_pn:in_ck="-4717829258004691415" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7731730788413119271" xil_pn:start_ts="1489607030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1489606974" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7793459566174852180" xil_pn:start_ts="1489606974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489606974" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489606974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489606974" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6773555817194910501" xil_pn:start_ts="1489606974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489607032" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1489607032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1489607032" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="128287569775885726" xil_pn:start_ts="1489607032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1489607039" xil_pn:in_ck="3976513259878737925" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5066300441116526880" xil_pn:start_ts="1489607032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu1b.jhd"/>
      <outfile xil_pn:name="alu1b.lso"/>
      <outfile xil_pn:name="alu1b.ngc"/>
      <outfile xil_pn:name="alu1b.ngr"/>
      <outfile xil_pn:name="alu1b.prj"/>
      <outfile xil_pn:name="alu1b.stx"/>
      <outfile xil_pn:name="alu1b.syr"/>
      <outfile xil_pn:name="alu1b.xst"/>
      <outfile xil_pn:name="alu1b_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
