INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tfry2/Desktop/ECE-351-Group-1-master/test/test.sim/sim_1/synth/func/xsim/file_io_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_io
INFO: [VRFC 10-311] analyzing module glbl
