Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jul 31 23:36:07 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_PIPO_timing_summary_routed.rpt -pb shift_register_PIPO_timing_summary_routed.pb -rpx shift_register_PIPO_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_register_PIPO
| Device       : 7a50t-csg325
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 2.591ns (67.565%)  route 1.244ns (32.435%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.341     0.341 r  FF3/Q_reg/Q
                         net (fo=1, routed)           1.244     1.585    Q_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.250     3.835 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.835    Q[2]
    V13                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF4/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.832ns  (logic 2.596ns (67.762%)  route 1.235ns (32.238%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FF4/Q_reg/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.341     0.341 r  FF4/Q_reg/Q
                         net (fo=1, routed)           1.235     1.576    Q_OBUF[3]
    V12                  OBUF (Prop_obuf_I_O)         2.255     3.832 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.832    Q[3]
    V12                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.779ns  (logic 2.578ns (68.211%)  route 1.201ns (31.789%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.341     0.341 r  FF2/Q_reg/Q
                         net (fo=1, routed)           1.201     1.542    Q_OBUF[1]
    T12                  OBUF (Prop_obuf_I_O)         2.237     3.779 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.779    Q[1]
    T12                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.771ns  (logic 2.576ns (68.329%)  route 1.194ns (31.671%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.341     0.341 r  FF1/Q_reg/Q
                         net (fo=1, routed)           1.194     1.535    Q_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         2.235     3.771 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.771    Q[0]
    U12                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.837ns (52.050%)  route 0.771ns (47.950%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.837     0.837 r  D_IBUF[1]_inst/O
                         net (fo=1, routed)           0.771     1.608    FF2/D[0]
    SLICE_X0Y4           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.606ns  (logic 0.811ns (50.515%)  route 0.795ns (49.485%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  D_IBUF[0]_inst/O
                         net (fo=1, routed)           0.795     1.606    FF1/D[0]
    SLICE_X0Y4           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[2]
                            (input port)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.575ns  (logic 0.833ns (52.907%)  route 0.742ns (47.093%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  D[2] (IN)
                         net (fo=0)                   0.000     0.000    D[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  D_IBUF[2]_inst/O
                         net (fo=1, routed)           0.742     1.575    FF3/D[0]
    SLICE_X0Y4           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            FF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.548ns  (logic 0.806ns (52.051%)  route 0.742ns (47.949%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.806     0.806 r  D_IBUF[3]_inst/O
                         net (fo=1, routed)           0.742     1.548    FF4/D[0]
    SLICE_X0Y4           FDCE                                         r  FF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.804ns (55.406%)  route 0.647ns (44.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.804     0.804 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.647     1.451    FF1/reset_IBUF
    SLICE_X0Y4           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.804ns (55.406%)  route 0.647ns (44.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.804     0.804 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.647     1.451    FF2/reset_IBUF
    SLICE_X0Y4           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.184ns (35.436%)  route 0.335ns (64.564%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.335     0.519    FF1/reset_IBUF
    SLICE_X0Y4           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.184ns (35.436%)  route 0.335ns (64.564%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.335     0.519    FF2/reset_IBUF
    SLICE_X0Y4           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.184ns (35.436%)  route 0.335ns (64.564%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.335     0.519    FF3/reset_IBUF
    SLICE_X0Y4           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.184ns (35.436%)  route 0.335ns (64.564%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.335     0.519    FF4/reset_IBUF
    SLICE_X0Y4           FDCE                                         f  FF4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            FF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.186ns (32.920%)  route 0.378ns (67.080%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  D_IBUF[3]_inst/O
                         net (fo=1, routed)           0.378     0.564    FF4/D[0]
    SLICE_X0Y4           FDCE                                         r  FF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[2]
                            (input port)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.213ns (35.134%)  route 0.393ns (64.866%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  D[2] (IN)
                         net (fo=0)                   0.000     0.000    D[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.213     0.213 r  D_IBUF[2]_inst/O
                         net (fo=1, routed)           0.393     0.605    FF3/D[0]
    SLICE_X0Y4           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.191ns (31.129%)  route 0.423ns (68.871%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  D_IBUF[0]_inst/O
                         net (fo=1, routed)           0.423     0.614    FF1/D[0]
    SLICE_X0Y4           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.216ns (34.545%)  route 0.410ns (65.455%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  D_IBUF[1]_inst/O
                         net (fo=1, routed)           0.410     0.626    FF2/D[0]
    SLICE_X0Y4           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 1.270ns (80.319%)  route 0.311ns (19.681%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF1/Q_reg/Q
                         net (fo=1, routed)           0.311     0.452    Q_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.129     1.581 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.581    Q[0]
    U12                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.272ns (79.323%)  route 0.331ns (20.677%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF2/Q_reg/Q
                         net (fo=1, routed)           0.331     0.472    Q_OBUF[1]
    T12                  OBUF (Prop_obuf_I_O)         1.131     1.603 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.603    Q[1]
    T12                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





