Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 03:07:03 2022
| Host         : LAPTOP-VMLVOQLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation
| Design       : device
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.713        0.000                      0                  883        0.053        0.000                      0                  883        4.020        0.000                       0                   592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.713        0.000                      0                  883        0.053        0.000                      0                  883        4.020        0.000                       0                   592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.466ns (46.001%)  route 2.895ns (53.999%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.966 r  Euc_Dist_inst/abs0_carry__0/O[1]
                         net (fo=2, routed)           0.675    10.641    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/A[5]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.904    11.354    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.458ns (45.923%)  route 2.894ns (54.077%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.958 r  Euc_Dist_inst/abs0_carry__0/O[3]
                         net (fo=2, routed)           0.674    10.633    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.905    11.353    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.353    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.382ns (45.067%)  route 2.903ns (54.933%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.882 r  Euc_Dist_inst/abs0_carry__0/O[2]
                         net (fo=2, routed)           0.683    10.566    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.899    11.359    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.362ns (44.953%)  route 2.892ns (55.047%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.862 r  Euc_Dist_inst/abs0_carry__0/O[0]
                         net (fo=2, routed)           0.672    10.535    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.893    11.365    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.466ns (46.001%)  route 2.895ns (53.999%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.966 r  Euc_Dist_inst/abs0_carry__0/O[1]
                         net (fo=2, routed)           0.675    10.641    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/B[5]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.718    11.540    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.458ns (45.923%)  route 2.894ns (54.077%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.958 r  Euc_Dist_inst/abs0_carry__0/O[3]
                         net (fo=2, routed)           0.674    10.633    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.719    11.539    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.382ns (44.649%)  route 2.953ns (55.351%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.882 r  Euc_Dist_inst/abs0_carry__0/O[2]
                         net (fo=2, routed)           0.733    10.615    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/B[6]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.713    11.545    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.248ns (43.715%)  route 2.894ns (56.285%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     9.748 r  Euc_Dist_inst/abs0_carry/O[3]
                         net (fo=2, routed)           0.674    10.423    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.905    11.353    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.353    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 2.186ns (42.952%)  route 2.903ns (57.048%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.514     9.686 r  Euc_Dist_inst/abs0_carry/O[2]
                         net (fo=2, routed)           0.683    10.370    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.899    11.359    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.362ns (44.953%)  route 2.892ns (55.047%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678     5.280    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.162 r  BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=11, routed)          1.330     7.492    Euc_Dist_inst/abs0_carry__0_0[3]
    SLICE_X11Y80         LUT4 (Prop_lut4_I2_O)        0.124     7.616 r  Euc_Dist_inst/abs0_carry_i_16/O
                         net (fo=1, routed)           0.000     7.616    Euc_Dist_inst/abs0_carry_i_16_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  Euc_Dist_inst/abs0_carry_i_9/CO[3]
                         net (fo=7, routed)           0.890     9.056    Euc_Dist_inst/abs1
    SLICE_X10Y82         LUT3 (Prop_lut3_I2_O)        0.116     9.172 r  Euc_Dist_inst/abs0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.172    Euc_Dist_inst/p_1_in[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.643 r  Euc_Dist_inst/abs0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.643    Euc_Dist_inst/abs0_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.862 r  Euc_Dist_inst/abs0_carry__0/O[0]
                         net (fo=2, routed)           0.672    10.535    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.612    15.034    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y34          DSP48E1                                      r  Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.258    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.707    11.551    Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.210ns (49.417%)  route 0.215ns (50.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.576     1.495    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X10Y98         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=3, routed)           0.215     1.874    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/D_OUT[1]
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.046     1.920 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]_0
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.841     2.006    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.107     1.867    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.566     1.485    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X15Y79         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.682    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X14Y79         SRL16E                                       r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.835     2.000    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X14Y79         SRL16E                                       r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X14Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.615    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.230ns (51.757%)  route 0.214ns (48.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.576     1.495    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X9Y99          FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=3, routed)           0.214     1.838    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/A[5]
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.102     1.940 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.940    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]_1
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.841     2.006    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.107     1.867    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.323ns (70.399%)  route 0.136ns (29.601%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.570     1.489    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=3, routed)           0.136     1.766    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X11Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.883 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.883    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.948 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=10, routed)          0.000     1.948    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X11Y99         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.847     2.012    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X11Y99         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.102     1.868    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.224ns (43.633%)  route 0.289ns (56.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.570     1.489    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.128     1.617 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/Q
                         net (fo=3, routed)           0.289     1.907    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/A[3]
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.096     2.003 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.003    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]_0
    SLICE_X10Y97         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.847     2.012    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X10Y97         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.131     1.897    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.270ns (53.381%)  route 0.236ns (46.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.576     1.495    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X9Y99          FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=2, routed)           0.236     1.872    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.001 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=9, routed)           0.000     2.001    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X10Y102        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.841     2.006    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X10Y102        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y102        FDRE (Hold_fdre_C_D)         0.130     1.890    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/sum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.573     1.492    Euc_Dist_inst/CLK
    SLICE_X13Y88         FDRE                                         r  Euc_Dist_inst/sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Euc_Dist_inst/sum_reg[5]/Q
                         net (fo=2, routed)           0.063     1.697    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[5]
    SLICE_X12Y88         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.844     2.009    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X12Y88         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X12Y88         FDRE (Hold_fdre_C_D)         0.076     1.581    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.576     1.495    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X11Y99         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=1, routed)           0.056     1.692    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/p_1_in[2]
    SLICE_X11Y99         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.847     2.012    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X11Y99         FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.078     1.573    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.909%)  route 0.292ns (61.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.576     1.495    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X9Y99          FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=3, routed)           0.292     1.928    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/A[4]
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]_0
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.841     2.006    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.092     1.852    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.828%)  route 0.293ns (61.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.576     1.495    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X9Y99          FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=3, routed)           0.293     1.929    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/A[2]
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.974 r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.974    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]_0
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.841     2.006    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y100        FDRE                                         r  Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.092     1.852    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32    BRAM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y33    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    BRAM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33    BRAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y34     Euc_Dist_inst/Square/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y78     state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y78     state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y78     state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y78     state_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y79    Euc_Dist_inst/SquareRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y88    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y90    Euc_Dist_inst/SquareRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.195ns  (logic 5.149ns (36.271%)  route 9.046ns (63.729%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.176     5.683    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.124     5.807 r  screen/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.870    10.677    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.195 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.195    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 5.412ns (43.975%)  route 6.895ns (56.025%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.176     5.683    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.148     5.831 r  screen/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.719     8.551    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    12.308 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.308    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.671ns  (logic 5.186ns (44.439%)  route 6.485ns (55.561%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.851     5.358    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.482 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634     8.116    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.671 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.671    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.582ns  (logic 5.413ns (46.734%)  route 6.169ns (53.266%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.056     5.563    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.152     5.715 r  screen/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.113     7.828    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    11.582 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.582    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.491ns  (logic 5.205ns (45.299%)  route 6.286ns (54.701%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.508     5.015    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.124     5.139 r  screen/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.778     7.917    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.491 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.491    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.450ns  (logic 5.411ns (47.258%)  route 6.039ns (52.742%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.508     5.015    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150     5.165 r  screen/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.531     7.696    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    11.450 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.450    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.363ns  (logic 5.208ns (45.835%)  route 6.155ns (54.165%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.377     4.884    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.778     7.786    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.363 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.363    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 5.192ns (47.004%)  route 5.853ns (52.996%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.496     5.003    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.127 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.357     7.484    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.045 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.045    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 5.181ns (47.005%)  route 5.841ns (52.995%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.338     4.845    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     4.969 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.504     7.473    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.023 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.023    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 5.165ns (47.114%)  route 5.797ns (52.886%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          3.848     5.355    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.479 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.949     7.428    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.962 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.962    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.556ns (46.675%)  route 1.778ns (53.325%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.254     1.528    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.045     1.573 r  screen/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.097    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.334 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.334    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.514ns (45.337%)  route 1.825ns (54.663%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.309     1.584    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.629 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.145    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.339 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.339    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.397ns  (logic 1.558ns (45.860%)  route 1.839ns (54.140%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.428     1.702    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.159    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.397 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.397    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.423ns  (logic 1.619ns (47.298%)  route 1.804ns (52.702%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.254     1.528    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.046     1.574 r  screen/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.125    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.423 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.423    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.537ns  (logic 1.570ns (44.400%)  route 1.966ns (55.600%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.685     1.959    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.045     2.004 r  screen/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.286    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.537 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.537    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.602ns  (logic 1.571ns (43.601%)  route 2.031ns (56.399%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.353     1.627    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.672 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.679     2.351    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.602 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.602    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.621ns  (logic 1.554ns (42.912%)  route 2.067ns (57.088%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.605     1.880    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.387    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.621 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.621    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.684ns  (logic 1.581ns (42.908%)  route 2.103ns (57.092%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.459     1.734    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.423    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.684 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.684    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.802ns  (logic 1.635ns (43.010%)  route 2.167ns (56.990%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.469     1.743    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.046     1.789 r  screen/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.487    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.802 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.802    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.847ns  (logic 1.597ns (41.519%)  route 2.250ns (58.481%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.440     1.714    screen/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.810     2.569    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.847 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.847    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.744ns  (logic 5.982ns (27.513%)  route 15.761ns (72.487%))
  Logic Levels:           13  (LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.733    17.261    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    17.589 f  screen/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.955    18.544    screen/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    18.668 f  screen/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.004    19.672    screen/Mul/counter/state0__0
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.124    19.796 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.013    20.809    screen/Mul/counter/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124    20.933 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.504    23.437    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    26.987 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.987    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.654ns  (logic 6.009ns (27.750%)  route 15.645ns (72.250%))
  Logic Levels:           13  (LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.733    17.261    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    17.589 f  screen/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.955    18.544    screen/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    18.668 f  screen/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.194    19.862    screen/Mul/counter/state0__0
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.124    19.986 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433    20.419    screen/Mul/counter/SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.124    20.543 r  screen/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.778    23.321    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    26.898 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.898    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.538ns  (logic 5.987ns (27.800%)  route 15.550ns (72.200%))
  Logic Levels:           13  (LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.733    17.261    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    17.589 f  screen/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.955    18.544    screen/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    18.668 f  screen/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.193    19.861    screen/Mul/counter/state0__0
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.124    19.985 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.483    20.468    screen/Mul/counter/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.124    20.592 r  screen/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634    23.226    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    26.781 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.781    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.332ns  (logic 5.993ns (28.093%)  route 15.339ns (71.907%))
  Logic Levels:           13  (LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.733    17.261    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    17.589 f  screen/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.955    18.544    screen/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    18.668 f  screen/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.328    19.996    screen/Mul/counter/state0__0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124    20.120 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.414    20.534    screen/Mul/counter/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124    20.658 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.357    23.015    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    26.575 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.575    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.101ns  (logic 5.969ns (28.289%)  route 15.132ns (71.710%))
  Logic Levels:           13  (LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.733    17.261    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    17.589 f  screen/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.955    18.544    screen/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    18.668 f  screen/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.197    19.865    screen/Mul/counter/state0__0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.124    19.989 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.832    20.821    screen/Mul/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    20.945 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862    22.807    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    26.345 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.345    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.071ns  (logic 5.925ns (28.119%)  route 15.146ns (71.881%))
  Logic Levels:           13  (LUT4=1 LUT5=2 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.689    17.217    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.328    17.545 f  screen/SEG_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.955    18.501    screen/SEG_OBUF[6]_inst_i_39_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124    18.625 f  screen/SEG_OBUF[6]_inst_i_10/O
                         net (fo=7, routed)           0.726    19.351    screen/Mul/counter/state01_out
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124    19.475 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.123    20.598    screen/Mul/counter/SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.124    20.722 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100    22.822    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    26.315 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.315    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/distance_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.012ns  (logic 5.966ns (28.391%)  route 15.047ns (71.609%))
  Logic Levels:           13  (LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.641     5.244    screen/CLK
    SLICE_X8Y86          FDRE                                         r  screen/distance_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screen/distance_reg[15]/Q
                         net (fo=11, routed)          1.150     6.912    screen/distance_reg_n_0_[15]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.036 r  screen/SEG_OBUF[6]_inst_i_182/O
                         net (fo=5, routed)           1.204     8.240    screen/SEG_OBUF[6]_inst_i_182_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.364 r  screen/SEG_OBUF[6]_inst_i_171/O
                         net (fo=5, routed)           1.211     9.575    screen/SEG_OBUF[6]_inst_i_171_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.699 r  screen/SEG_OBUF[6]_inst_i_149/O
                         net (fo=6, routed)           0.765    10.464    screen/SEG_OBUF[6]_inst_i_149_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.588 r  screen/SEG_OBUF[6]_inst_i_118/O
                         net (fo=9, routed)           1.238    11.826    screen/SEG_OBUF[6]_inst_i_118_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.950 r  screen/SEG_OBUF[6]_inst_i_127/O
                         net (fo=8, routed)           1.211    13.161    screen/SEG_OBUF[6]_inst_i_127_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.152    13.313 r  screen/SEG_OBUF[6]_inst_i_95/O
                         net (fo=5, routed)           0.910    14.223    screen/SEG_OBUF[6]_inst_i_95_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.326    14.549 r  screen/SEG_OBUF[6]_inst_i_81/O
                         net (fo=8, routed)           0.863    15.412    screen/SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.116    15.528 f  screen/SEG_OBUF[6]_inst_i_51/O
                         net (fo=11, routed)          1.733    17.261    screen/SEG_OBUF[6]_inst_i_51_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    17.589 f  screen/SEG_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.955    18.544    screen/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    18.668 f  screen/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.196    19.864    screen/Mul/counter/state0__0
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.124    19.988 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.661    20.649    screen/Mul/counter/SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.124    20.773 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.949    22.722    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    26.256 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.256    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/tx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.281ns  (logic 4.321ns (38.305%)  route 6.960ns (61.695%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.637     5.240    uart_logic/uart_tx_blk/CLK
    SLICE_X12Y82         FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  uart_logic/uart_tx_blk/tx_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.982     6.740    uart_logic/uart_tx_blk/tx_data_reg[2]
    SLICE_X12Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.864 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.878     7.742    uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X14Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.866 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.100    12.966    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.521 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    16.521    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.881ns  (logic 4.297ns (43.482%)  route 5.585ns (56.518%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.717     5.320    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     5.798 f  screen/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.715     6.512    screen/Mul/counter/count[2]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.301     6.813 r  screen/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.870    11.683    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.201 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.201    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 4.353ns (52.410%)  route 3.953ns (47.590%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.717     5.320    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     5.798 r  screen/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          1.175     6.973    screen/Mul/counter/count[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.301     7.274 r  screen/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.778    10.052    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.626 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.626    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.460ns (71.456%)  route 0.583ns (28.544%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.600     1.519    screen/Mul/counter/CLK
    SLICE_X2Y84          FDRE                                         r  screen/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  screen/Mul/counter/count_reg[0]/Q
                         net (fo=34, routed)          0.301     1.985    screen/Mul/counter/count[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.045     2.030 r  screen/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.311    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.562 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.562    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.485ns (69.570%)  route 0.650ns (30.430%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.599     1.518    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  screen/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.238     1.905    screen/Mul/counter/count[2]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.099     2.004 r  screen/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.415    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.653 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.653    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.441ns (64.588%)  route 0.790ns (35.412%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.599     1.518    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  screen/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.274     1.940    screen/Mul/counter/count[2]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.099     2.039 r  screen/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.556    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.750 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.750    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.443ns (64.101%)  route 0.808ns (35.899%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.599     1.518    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  screen/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.346     2.028    screen/Mul/counter/count[1]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.045     2.073 r  screen/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.536    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.770 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.770    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.470ns (62.551%)  route 0.880ns (37.449%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.599     1.518    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  screen/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.236     1.919    screen/Mul/counter/count[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.964 r  screen/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.608    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.869 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.869    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.524ns (64.285%)  route 0.847ns (35.715%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.600     1.519    screen/Mul/counter/CLK
    SLICE_X2Y84          FDRE                                         r  screen/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  screen/Mul/counter/count_reg[0]/Q
                         net (fo=34, routed)          0.301     1.985    screen/Mul/counter/count[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.046     2.031 r  screen/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.545     2.576    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.891 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.891    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.483ns (60.557%)  route 0.966ns (39.443%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.599     1.518    screen/Mul/counter/CLK
    SLICE_X2Y83          FDRE                                         r  screen/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  screen/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.442     2.108    screen/Mul/counter/count[2]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.099     2.207 r  screen/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.732    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.968 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.968    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/mode_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.482ns (60.162%)  route 0.981ns (39.838%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.599     1.518    screen/CLK
    SLICE_X4Y85          FDRE                                         r  screen/mode_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  screen/mode_reg[14]/Q
                         net (fo=4, routed)           0.192     1.852    screen/Mul/counter/SEG_OBUF[3]_inst_i_1_4
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.110     2.007    screen/Mul/counter/SEG_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.045     2.052 r  screen/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.679     2.731    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.982 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.982    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.527ns (61.217%)  route 0.967ns (38.783%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.600     1.519    screen/Mul/counter/CLK
    SLICE_X2Y84          FDRE                                         r  screen/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  screen/Mul/counter/count_reg[0]/Q
                         net (fo=34, routed)          0.269     1.952    screen/Mul/counter/count[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.048     2.000 r  screen/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.699    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.013 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.013    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.532ns (60.995%)  route 0.980ns (39.005%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.600     1.519    screen/Mul/counter/CLK
    SLICE_X2Y84          FDRE                                         r  screen/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  screen/Mul/counter/count_reg[0]/Q
                         net (fo=34, routed)          0.186     1.869    screen/Mul/counter/count[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.048     1.917 r  screen/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.794     2.711    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.320     4.031 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.031    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Man_Dist_inst/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.572ns  (logic 1.631ns (19.027%)  route 6.941ns (80.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.661     8.572    Man_Dist_inst/SR[0]
    SLICE_X13Y81         FDSE                                         r  Man_Dist_inst/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.514     4.937    Man_Dist_inst/CLK
    SLICE_X13Y81         FDSE                                         r  Man_Dist_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Man_Dist_inst/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.572ns  (logic 1.631ns (19.027%)  route 6.941ns (80.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.661     8.572    Man_Dist_inst/SR[0]
    SLICE_X12Y81         FDRE                                         r  Man_Dist_inst/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.514     4.937    Man_Dist_inst/CLK
    SLICE_X12Y81         FDRE                                         r  Man_Dist_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Man_Dist_inst/FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.572ns  (logic 1.631ns (19.027%)  route 6.941ns (80.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.661     8.572    Man_Dist_inst/SR[0]
    SLICE_X13Y81         FDRE                                         r  Man_Dist_inst/FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.514     4.937    Man_Dist_inst/CLK
    SLICE_X13Y81         FDRE                                         r  Man_Dist_inst/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Man_Dist_inst/FSM_onehot_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.572ns  (logic 1.631ns (19.027%)  route 6.941ns (80.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.661     8.572    Man_Dist_inst/SR[0]
    SLICE_X12Y81         FDRE                                         r  Man_Dist_inst/FSM_onehot_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.514     4.937    Man_Dist_inst/CLK
    SLICE_X12Y81         FDRE                                         r  Man_Dist_inst/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Euc_Dist_inst/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.426ns  (logic 1.631ns (19.356%)  route 6.795ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.515     8.426    Euc_Dist_inst/SR[0]
    SLICE_X13Y80         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.513     4.936    Euc_Dist_inst/CLK
    SLICE_X13Y80         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Euc_Dist_inst/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.426ns  (logic 1.631ns (19.356%)  route 6.795ns (80.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.515     8.426    Euc_Dist_inst/SR[0]
    SLICE_X13Y80         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.513     4.936    Euc_Dist_inst/CLK
    SLICE_X13Y80         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_tx_blk/tx_data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.406ns  (logic 1.631ns (19.404%)  route 6.775ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.494     8.406    uart_logic/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.514     4.937    uart_logic/uart_tx_blk/CLK
    SLICE_X8Y81          FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Euc_Dist_inst/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.631ns (19.703%)  route 6.647ns (80.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.366     8.278    Euc_Dist_inst/SR[0]
    SLICE_X12Y79         FDSE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.513     4.936    Euc_Dist_inst/CLK
    SLICE_X12Y79         FDSE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Euc_Dist_inst/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.631ns (19.703%)  route 6.647ns (80.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.366     8.278    Euc_Dist_inst/SR[0]
    SLICE_X12Y79         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.513     4.936    Euc_Dist_inst/CLK
    SLICE_X12Y79         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Euc_Dist_inst/FSM_onehot_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.631ns (19.703%)  route 6.647ns (80.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          4.280     5.787    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X11Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.911 r  uart_logic/uart_rx_blk/FSM_sequential_state[2]_i_1/O
                         net (fo=71, routed)          2.366     8.278    Euc_Dist_inst/SR[0]
    SLICE_X12Y79         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.513     4.936    Euc_Dist_inst/CLK
    SLICE_X12Y79         FDRE                                         r  Euc_Dist_inst/FSM_onehot_state_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/mode_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.320ns (18.007%)  route 1.455ns (81.993%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.455     1.730    screen/CPU_RESETN_IBUF
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  screen/mode[14]_i_1/O
                         net (fo=1, routed)           0.000     1.775    screen/mode[14]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  screen/mode_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.869     2.034    screen/CLK
    SLICE_X4Y85          FDRE                                         r  screen/mode_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.320ns (16.420%)  route 1.627ns (83.580%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.627     1.901    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.045     1.946 r  uart_logic/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    uart_logic/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.027    uart_logic/uart_rx_blk/CLK
    SLICE_X5Y78          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.320ns (16.411%)  route 1.628ns (83.589%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.628     1.902    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.947 r  uart_logic/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.947    uart_logic/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.027    uart_logic/uart_rx_blk/CLK
    SLICE_X5Y78          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.320ns (15.725%)  route 1.713ns (84.275%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.713     1.987    uart_logic/uart_rx_blk/CPU_RESETN_IBUF
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     2.032 r  uart_logic/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.032    uart_logic/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.027    uart_logic/uart_rx_blk/CLK
    SLICE_X5Y78          FDRE                                         r  uart_logic/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.320ns (14.192%)  route 1.932ns (85.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.649     1.923    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  screen/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=17, routed)          0.284     2.252    screen/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.866     2.031    screen/Mul/clk_seg/CLK
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.320ns (14.192%)  route 1.932ns (85.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.649     1.923    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  screen/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=17, routed)          0.284     2.252    screen/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.866     2.031    screen/Mul/clk_seg/CLK
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.320ns (14.192%)  route 1.932ns (85.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.649     1.923    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  screen/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=17, routed)          0.284     2.252    screen/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.866     2.031    screen/Mul/clk_seg/CLK
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.320ns (14.192%)  route 1.932ns (85.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.649     1.923    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  screen/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=17, routed)          0.284     2.252    screen/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.866     2.031    screen/Mul/clk_seg/CLK
    SLICE_X2Y79          FDRE                                         r  screen/Mul/clk_seg/count_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.258ns  (logic 0.320ns (14.154%)  route 1.938ns (85.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.649     1.923    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  screen/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=17, routed)          0.290     2.258    screen/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X2Y80          FDRE                                         r  screen/Mul/clk_seg/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    screen/Mul/clk_seg/CLK
    SLICE_X2Y80          FDRE                                         r  screen/Mul/clk_seg/count_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            screen/Mul/clk_seg/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.258ns  (logic 0.320ns (14.154%)  route 1.938ns (85.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=26, routed)          1.649     1.923    screen/Mul/clk_seg/CPU_RESETN_IBUF
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  screen/Mul/clk_seg/count[0]_i_1__0/O
                         net (fo=17, routed)          0.290     2.258    screen/Mul/clk_seg/count[0]_i_1__0_n_0
    SLICE_X2Y80          FDRE                                         r  screen/Mul/clk_seg/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    screen/Mul/clk_seg/CLK
    SLICE_X2Y80          FDRE                                         r  screen/Mul/clk_seg/count_reg[13]/C





