Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 17:38:17	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	754	12	1	false	0	0		0	
2019-04-12 17:38:22	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	2474	337	1	false	0	0		0	
2019-04-12 17:38:26	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	622	9	3	false	0	0		0	
2019-04-12 17:38:30	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	2134	367	0	false	0	0		0	
2019-04-12 17:38:34	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	874	9	1	false	0	0		0	
2019-04-12 17:38:38	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	2354	228	1	false	0	0		0	
2019-04-12 17:38:43	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	4070	295	0	false	0	0		0	
2019-04-12 17:38:47	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	704	12	1	false	0	0		0	
2019-04-12 17:38:52	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	3846	409	9	false	0	0		0	
2019-04-12 17:38:56	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	3760	368	9	false	0	0		0	
2019-04-12 17:39:00	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	2746	56	1	false	0	0		0	
2019-04-12 17:39:05	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	2802	59	1	false	0	0		0	
2019-04-12 17:39:09	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	3034	270	1	false	0	0		0	
2019-04-12 17:39:14	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	1776	59	0	false	0	0		0	
2019-04-12 17:39:18	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	3858	274	0	false	0	0		0	
2019-04-12 17:39:22	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	1500	65	0	false	0	0		0	
2019-04-12 17:39:27	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	3236	272	0	false	0	0		0	
2019-04-12 17:39:31	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	1878	65	0	false	0	0		0	
2019-04-12 17:39:36	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	7020	278	1	false	0	0		0	
2019-04-12 17:39:40	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	1428	14	0	false	0	0		0	
2019-04-12 17:39:44	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.7	2320	230	0	false	0	0		0	
2019-04-12 17:39:52	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	754	12	1	false	0	0		0	
2019-04-12 17:39:56	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	2474	337	1	false	0	0		0	
2019-04-12 17:40:01	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	622	9	3	false	0	0		0	
2019-04-12 17:40:05	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	2134	367	0	false	0	0		0	
2019-04-12 17:40:10	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	874	9	1	false	0	0		0	
2019-04-12 17:40:15	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	2354	228	1	false	0	0		0	
2019-04-12 17:40:19	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	4070	295	0	false	0	0		0	
2019-04-12 17:40:24	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	704	12	1	false	0	0		0	
2019-04-12 17:40:28	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	3846	409	9	false	0	0		0	
2019-04-12 17:40:33	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	3760	368	9	false	0	0		0	
2019-04-12 17:40:38	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	2746	56	1	false	0	0		0	
2019-04-12 17:40:43	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	2802	59	1	false	0	0		0	
2019-04-12 17:40:48	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	3034	270	1	false	0	0		0	
2019-04-12 17:40:53	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	1776	59	0	false	0	0		0	
2019-04-12 17:40:58	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	3858	274	0	false	0	0		0	
2019-04-12 17:41:03	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	1500	65	0	false	0	0		0	
2019-04-12 17:41:08	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	3236	272	0	false	0	0		0	
2019-04-12 17:41:13	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	1878	65	0	false	0	0		0	
2019-04-12 17:41:18	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	7020	278	1	false	0	0		0	
2019-04-12 17:41:22	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	1428	14	0	false	0	0		0	
2019-04-12 17:41:27	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.9	2320	230	0	false	0	0		0	
2019-04-12 17:41:34	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	758	12	1	false	0	0		0	
2019-04-12 17:41:39	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2384	337	1	false	0	0		0	
2019-04-12 17:41:44	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	622	9	3	false	0	0		0	
2019-04-12 17:41:48	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2060	367	0	false	0	0		0	
2019-04-12 17:41:53	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	856	9	1	false	0	0		0	
2019-04-12 17:41:58	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2270	228	1	false	0	0		0	
2019-04-12 17:42:03	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	4044	295	0	false	0	0		0	
2019-04-12 17:42:07	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	708	12	1	false	0	0		0	
2019-04-12 17:42:13	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	3772	409	9	false	0	0		0	
2019-04-12 17:42:17	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	3686	368	9	false	0	0		0	
2019-04-12 17:42:22	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2722	56	1	false	0	0		0	
2019-04-12 17:42:27	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2776	59	1	false	0	0		0	
2019-04-12 17:42:32	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2954	270	1	false	0	0		0	
2019-04-12 17:42:37	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	1770	59	0	false	0	0		0	
2019-04-12 17:42:42	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	3766	274	0	false	0	0		0	
2019-04-12 17:42:47	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	1492	65	0	false	0	0		0	
2019-04-12 17:42:52	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	3154	272	0	false	0	0		0	
2019-04-12 17:42:57	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	1870	65	0	false	0	0		0	
2019-04-12 17:43:02	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	6986	278	1	false	0	0		0	
2019-04-12 17:43:07	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	1414	14	0	false	0	0		0	
2019-04-12 17:43:11	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.6.13	2236	230	0	false	0	0		0	
2019-04-12 17:43:17	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	758	12	1	false	0	0		0	
2019-04-12 17:43:20	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2384	337	1	false	0	0		0	
2019-04-12 17:43:23	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	622	9	3	false	0	0		0	
2019-04-12 17:43:26	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2060	367	0	false	0	0		0	
2019-04-12 17:43:29	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	856	9	1	false	0	0		0	
2019-04-12 17:43:32	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2270	228	1	false	0	0		0	
2019-04-12 17:43:35	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	4044	295	0	false	0	0		0	
2019-04-12 17:43:39	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	708	12	1	false	0	0		0	
2019-04-12 17:43:42	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	3772	409	9	false	0	0		0	
2019-04-12 17:43:45	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	3686	368	9	false	0	0		0	
2019-04-12 17:43:48	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2718	52	1	false	0	0		0	
2019-04-12 17:43:52	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2772	55	1	false	0	0		0	
2019-04-12 17:43:55	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2954	270	1	false	0	0		0	
2019-04-12 17:43:58	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	1770	59	0	false	0	0		0	
2019-04-12 17:44:02	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	3766	274	0	false	0	0		0	
2019-04-12 17:44:05	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	1492	65	0	false	0	0		0	
2019-04-12 17:44:08	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	3154	272	0	false	0	0		0	
2019-04-12 17:44:12	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	1870	65	0	false	0	0		0	
2019-04-12 17:44:15	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	6986	278	1	false	0	0		0	
2019-04-12 17:44:18	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	1414	14	0	false	0	0		0	
2019-04-12 17:44:21	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.5	2236	230	0	false	0	0		0	
2019-04-12 17:44:27	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	758	12	1	false	0	0		0	
2019-04-12 17:44:30	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2390	337	1	false	0	0		0	
2019-04-12 17:44:33	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	610	9	3	false	0	0		0	
2019-04-12 17:44:36	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2040	367	0	false	0	0		0	
2019-04-12 17:44:39	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	858	9	1	false	0	0		0	
2019-04-12 17:44:41	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2270	228	1	false	0	0		0	
2019-04-12 17:44:44	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	4046	295	0	false	0	0		0	
2019-04-12 17:44:47	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	708	12	1	false	0	0		0	
2019-04-12 17:44:50	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	3736	409	9	false	0	0		0	
2019-04-12 17:44:53	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	3650	368	9	false	0	0		0	
2019-04-12 17:44:56	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2506	52	1	false	0	0		0	
2019-04-12 17:44:59	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2560	55	1	false	0	0		0	
2019-04-12 17:45:02	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2944	270	1	false	0	0		0	
2019-04-12 17:45:05	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	1770	59	0	false	0	0		0	
2019-04-12 17:45:08	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	3770	274	0	false	0	0		0	
2019-04-12 17:45:12	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	1478	65	0	false	0	0		0	
2019-04-12 17:45:15	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	3158	272	0	false	0	0		0	
2019-04-12 17:45:18	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	1870	65	0	false	0	0		0	
2019-04-12 17:45:21	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	6930	278	1	false	0	0		0	
2019-04-12 17:45:24	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	1402	14	0	false	0	0		0	
2019-04-12 17:45:26	44	44.144	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304911	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=8internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled	1.8.9	2240	230	0	false	0	0		0	
