// Seed: 1531622202
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_26 = 1'b0;
  wire id_27 = id_9;
  assign id_15 = 1;
  wand id_28 = id_23;
  assign id_26 = id_23;
  wire id_29;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_12;
  always_ff @(*)
    if (id_12) id_3 <= id_14;
    else id_11 <= 1;
  initial begin : LABEL_0
    if (id_7) id_1 <= id_7;
    else id_10 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_13,
      id_13,
      id_13,
      id_5,
      id_9,
      id_6,
      id_5,
      id_13,
      id_5,
      id_13,
      id_9,
      id_5,
      id_13,
      id_13,
      id_13,
      id_5,
      id_5,
      id_13,
      id_4,
      id_13,
      id_13,
      id_13,
      id_5,
      id_13
  );
endmodule
