$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module mux_4x1_tb $end
   $var wire 1 # i0 $end
   $var wire 1 $ i1 $end
   $var wire 1 % i2 $end
   $var wire 1 & i3 $end
   $var wire 1 ' s0 $end
   $var wire 1 ( s1 $end
   $var wire 1 ) y $end
   $scope module uut $end
    $var wire 1 # i0 $end
    $var wire 1 $ i1 $end
    $var wire 1 % i2 $end
    $var wire 1 & i3 $end
    $var wire 1 ' s0 $end
    $var wire 1 ( s1 $end
    $var wire 1 ) y $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
0&
0'
0(
1)
#10
1(
0)
#20
1'
0(
1)
#30
1(
0)
#40
