Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,2028
design__instance__area,29141.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006686634733341634
power__switching__total,0.0001305411133216694
power__leakage__total,0.0000022096139673521975
power__total,0.0008014141931198537
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2653521644187055
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26600422617508507
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.106114842139049
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.371955476946829
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106115
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2880828157565965
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2944173044250493
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6148399741140392
timing__setup__ws__corner:nom_slow_1p08V_125C,10.055652595218557
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614840
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.223495
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2745380944730987
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27808642287130547
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29280123598912383
timing__setup__ws__corner:nom_typ_1p20V_25C,12.151293648558225
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292801
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2653521644187055
clock__skew__worst_setup,0.26600422617508507
timing__hold__ws,0.106114842139049
timing__setup__ws,10.055652595218557
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106115
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.223495
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2028
design__instance__area__stdcell,29141.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.484802
design__instance__utilization__stdcell,0.484802
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,193
design__instance__area__class:inverter,1057.8
design__instance__count__class:sequential_cell,243
design__instance__area__class:sequential_cell,11027.9
design__instance__count__class:multi_input_combinational_cell,1174
design__instance__area__class:multi_input_combinational_cell,10964.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,360
design__instance__area__class:timing_repair_buffer,5611.94
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41298.5
design__violations,0
design__instance__count__class:clock_buffer,41
design__instance__area__class:clock_buffer,371.952
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,56.2464
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,307
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
design__instance__area__class:antenna_cell,21.7728
route__net,2250
route__net__special,2
route__drc_errors__iter:0,775
route__wirelength__iter:0,44196
route__drc_errors__iter:1,448
route__wirelength__iter:1,43759
route__drc_errors__iter:2,333
route__wirelength__iter:2,43714
route__drc_errors__iter:3,115
route__wirelength__iter:3,43609
route__drc_errors__iter:4,18
route__wirelength__iter:4,43558
route__drc_errors__iter:5,0
route__wirelength__iter:5,43562
route__drc_errors,0
route__wirelength,43562
route__vias,11421
route__vias__singlecut,11421
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,321.56
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,215
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,215
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,215
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,215
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000010367
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000102538
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000461133
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000102538
design_powergrid__voltage__worst,0.0000102538
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.000010367
design_powergrid__drop__worst__net:VPWR,0.000010367
design_powergrid__voltage__worst__net:VGND,0.0000102538
design_powergrid__drop__worst__net:VGND,0.0000102538
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000048899999999999997681303549879050507342981291003525257110595703125
ir__drop__worst,0.000010400000000000000376413310243517429398707463406026363372802734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
