INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sources_1/new/Uart_programer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sim_1/new/uart_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Memory_TB
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sim_1/new/uart_memory.v:134]
