[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 13 components and 59 component-terminals.
[INFO ODB-0133]     Created 16 nets and 30 connections.
Startpoint: in2 (input port clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ input external delay
   0.00    0.00 ^ in2 (in)
   0.00    0.00 ^ r2/D (DFF_X1)
           0.00   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.08    0.08   clock network delay (propagated)
   0.00    0.08   clock reconvergence pessimism
           0.08 ^ r2/CK (DFF_X1)
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.00   data arrival time
---------------------------------------------------------
          -0.09   slack (VIOLATED)


Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.02    0.02   clock network delay (propagated)
   0.00    0.02 ^ r1/CK (DFF_X1)
   0.08    0.10 v r1/Q (DFF_X1)
   0.03    0.13 v u2/ZN (AND2_X1)
   0.00    0.13 v r3/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.16    0.16   clock network delay (propagated)
   0.00    0.16   clock reconvergence pessimism
           0.16 ^ r3/CK (DFF_X1)
   0.00    0.17   library hold time
           0.17   data required time
---------------------------------------------------------
           0.17   data required time
          -0.13   data arrival time
---------------------------------------------------------
          -0.04   slack (VIOLATED)


Startpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out (output port clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.16    0.16   clock network delay (propagated)
   0.00    0.16 ^ r3/CK (DFF_X1)
   0.09    0.25 v r3/Q (DFF_X1)
   0.00    0.26 v out (out)
           0.26   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00   clock reconvergence pessimism
   0.30    0.30   output external delay
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.26   data arrival time
---------------------------------------------------------
          -0.04   slack (VIOLATED)


[INFO RSZ-0046] Found 4 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   Area   |   WNS   |   TNS   | Endpoint
--------------------------------------------------------------------------------------
        0 |       0 |       0 |            0 |    +0.0% |  -0.088 |  -0.196 | r2/D
    final |       0 |       9 |            0 |   +32.9% |   0.001 |   0.000 | r1/D
--------------------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 9 hold buffers.
worst slack min 0.00
worst slack max 1.88
Net in2
 Pin capacitance: 0.70-0.78
 Wire capacitance: 0.79-0.79
 Total capacitance: 1.49-1.57
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 in2 input port (20, 0)

Load pins
 hold9/A input (CLKBUF_X1) 0.70-0.78 (23, 6)

Net out
 Pin capacitance: 0.00
 Wire capacitance: 3.83
 Total capacitance: 3.83
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 hold2/Z output (CLKBUF_X1) (24, 21)

Load pins
 out output port (0, 0)

