

================================================================
== Vitis HLS Report for 'compute_softmax_Pipeline_VITIS_LOOP_41_3'
================================================================
* Date:           Thu Apr 24 21:21:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_softmax
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_3  |        ?|        ?|        19|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      79|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     551|    1119|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     179|    -|
|Register         |        -|     -|     335|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     886|    1441|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U21  |faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U22      |fexp_32ns_32ns_32_8_full_dsp_1      |        0|   7|  324|  905|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|   9|  551| 1119|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_126_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln41_fu_120_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          64|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   31|         62|
    |ap_sig_allocacmp_sum_load         |   9|          2|   32|         64|
    |grp_fu_93_opcode                  |  14|          3|    2|          6|
    |grp_fu_93_p0                      |  14|          3|   32|         96|
    |grp_fu_93_p1                      |  14|          3|   32|         96|
    |i_2_fu_44                         |   9|          2|   31|         62|
    |sum_fu_40                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         39|  202|        472|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_2_fu_44                         |  31|   0|   31|          0|
    |icmp_ln41_reg_175                 |   1|   0|    1|          0|
    |p_x_assign_reg_194                |  32|   0|   32|          0|
    |sum_fu_40                         |  32|   0|   32|          0|
    |tmp_i_reg_199                     |  32|   0|   32|          0|
    |vec_local_1_load_reg_189          |  32|   0|   32|          0|
    |zext_ln41_reg_179                 |  31|   0|   64|         33|
    |icmp_ln41_reg_175                 |  64|  32|    1|          0|
    |zext_ln41_reg_179                 |  64|  32|   64|         33|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 335|  64|  305|         66|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_41_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_41_3|  return value|
|in_max_idx_1          |   in|   32|     ap_none|                              in_max_idx_1|        scalar|
|vec_local_1_address0  |  out|    8|   ap_memory|                               vec_local_1|         array|
|vec_local_1_ce0       |  out|    1|   ap_memory|                               vec_local_1|         array|
|vec_local_1_q0        |   in|   32|   ap_memory|                               vec_local_1|         array|
|max_val_1_reload      |   in|   32|     ap_none|                          max_val_1_reload|        scalar|
|vec_local_2_address0  |  out|    8|   ap_memory|                               vec_local_2|         array|
|vec_local_2_ce0       |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_we0       |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_d0        |  out|   32|   ap_memory|                               vec_local_2|         array|
|sum_out               |  out|   32|      ap_vld|                                   sum_out|       pointer|
|sum_out_ap_vld        |  out|    1|      ap_vld|                                   sum_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

