INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sim_1/imports/Vivado/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/MulticycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sim_1/new/CPU_Mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Mem_tb
