// Seed: 1295465798
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri  id_2,
    input  tri  id_3
);
  wire id_5;
  logic [7:0] id_6, id_7;
  wire id_8;
  assign id_7[1] = 1 == 1;
  wire id_9;
  assign id_6 = id_6[1];
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wor id_2,
    input wire id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply0 id_8
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
