{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.804746",
   "Default View_TopLeft":"-234,-60",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_addr_rst_0 -pg 1 -lvl 0 -x -80 -y 780 -defaultsOSRD
preplace port port-id_clk_0 -pg 1 -lvl 0 -x -80 -y 680 -defaultsOSRD
preplace port port-id_rst_0 -pg 1 -lvl 0 -x -80 -y 710 -defaultsOSRD
preplace port port-id_out_psum_vld_0 -pg 1 -lvl 4 -x 1530 -y 1210 -defaultsOSRD
preplace port port-id_weight_done -pg 1 -lvl 4 -x 1530 -y 980 -defaultsOSRD
preplace port port-id_init_signal_0 -pg 1 -lvl 0 -x -80 -y 1210 -defaultsOSRD
preplace port port-id_en_0 -pg 1 -lvl 0 -x -80 -y 1180 -defaultsOSRD
preplace port port-id_start_core_sim -pg 1 -lvl 4 -x 1530 -y 1740 -defaultsOSRD
preplace port port-id_channel_end_out -pg 1 -lvl 4 -x 1530 -y -40 -defaultsOSRD
preplace portBus out_psum0_0 -pg 1 -lvl 4 -x 1530 -y 1090 -defaultsOSRD
preplace portBus out_psum1_0 -pg 1 -lvl 4 -x 1530 -y 1120 -defaultsOSRD
preplace portBus out_psum2_0 -pg 1 -lvl 4 -x 1530 -y 1150 -defaultsOSRD
preplace portBus out_psum3_0 -pg 1 -lvl 4 -x 1530 -y 1180 -defaultsOSRD
preplace portBus stride_0 -pg 1 -lvl 0 -x -80 -y 1370 -defaultsOSRD
preplace portBus width_0 -pg 1 -lvl 0 -x -80 -y 1400 -defaultsOSRD
preplace portBus channel_0 -pg 1 -lvl 0 -x -80 -y 1430 -defaultsOSRD
preplace portBus weight0_sim -pg 1 -lvl 4 -x 1530 -y 1300 -defaultsOSRD
preplace portBus weight1_sim -pg 1 -lvl 4 -x 1530 -y 1370 -defaultsOSRD
preplace portBus weight2_sim -pg 1 -lvl 4 -x 1530 -y 1680 -defaultsOSRD
preplace portBus weight3_sim -pg 1 -lvl 4 -x 1530 -y 1500 -defaultsOSRD
preplace portBus activate0_sim -pg 1 -lvl 4 -x 1530 -y 1590 -defaultsOSRD
preplace portBus activate1_sim -pg 1 -lvl 4 -x 1530 -y 1650 -defaultsOSRD
preplace portBus activate2_sim -pg 1 -lvl 4 -x 1530 -y 1710 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 1230 -y 130 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 3 -x 1230 -y 370 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 3 -x 1230 -y 620 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 3 -x 1230 -y 880 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 3 -x 1230 -y 1530 -defaultsOSRD
preplace inst load_weight_0 -pg 1 -lvl 2 -x 670 -y 780 -defaultsOSRD
preplace inst pipeline_0 -pg 1 -lvl 2 -x 670 -y 1190 -defaultsOSRD
preplace inst load_weight_ctrl_0 -pg 1 -lvl 1 -x 180 -y 1000 -defaultsOSRD
preplace inst computing_core_0 -pg 1 -lvl 3 -x 1230 -y 1180 -defaultsOSRD
preplace inst load_activation_0 -pg 1 -lvl 2 -x 670 -y 1460 -defaultsOSRD
preplace netloc addr_rst_0_1 1 0 2 NJ 780 360
preplace netloc blk_mem_gen_0_douta 1 1 2 420 140 NJ
preplace netloc blk_mem_gen_1_douta 1 1 2 430 380 NJ
preplace netloc blk_mem_gen_2_douta 1 1 2 460 590 980J
preplace netloc blk_mem_gen_3_douta 1 1 2 460 970 990J
preplace netloc blk_mem_gen_4_douta 1 1 2 450 1630 1000J
preplace netloc blk_mem_gen_4_doutb 1 1 2 460 1640 870J
preplace netloc channel_0_1 1 0 2 NJ 1430 340
preplace netloc clk_0_1 1 0 3 -50 710 400 1070 960J
preplace netloc computing_core_0_out_psum0 1 3 1 1400J 1090n
preplace netloc computing_core_0_out_psum1 1 3 1 1410J 1120n
preplace netloc computing_core_0_out_psum2 1 3 1 1430J 1150n
preplace netloc computing_core_0_out_psum3 1 3 1 1470J 1180n
preplace netloc computing_core_0_out_psum_vld 1 0 4 -40 1170 420J 1010 NJ 1010 1380
preplace netloc en_0_1 1 0 2 N 1180 460
preplace netloc init_signal_0_1 1 0 2 -60 1190 N
preplace netloc load_activation_0_BRAM_0_addr 1 2 1 970 1400n
preplace netloc load_activation_0_BRAM_1_addr 1 2 1 1010 1560n
preplace netloc load_activation_0_BRAM_clk 1 2 1 1030 1420n
preplace netloc load_activation_0_BRAM_din 1 2 1 1040 1440n
preplace netloc load_activation_0_BRAM_en 1 2 1 940 1470n
preplace netloc load_activation_0_BRAM_rst 1 2 1 880 1490n
preplace netloc load_activation_0_BRAM_wen 1 2 1 1020 1520n
preplace netloc load_activation_0_activate0 1 2 2 900 -20 1480
preplace netloc load_activation_0_activate1 1 2 2 910 -10 1460
preplace netloc load_activation_0_activate2 1 2 2 930 0 1420
preplace netloc load_activation_0_done 1 1 2 430 1650 840
preplace netloc load_weight_0_BRAM_0_addr 1 2 1 890 80n
preplace netloc load_weight_0_BRAM_1_addr 1 2 1 940 320n
preplace netloc load_weight_0_BRAM_2_addr 1 2 1 980 830n
preplace netloc load_weight_0_BRAM_3_addr 1 2 1 970 570n
preplace netloc load_weight_0_BRAM_clk 1 2 1 990 100n
preplace netloc load_weight_0_BRAM_din 1 2 1 1020 120n
preplace netloc load_weight_0_BRAM_en 1 2 1 1030 160n
preplace netloc load_weight_0_BRAM_rst 1 2 1 1040 180n
preplace netloc load_weight_0_BRAM_wen 1 2 1 920 200n
preplace netloc load_weight_0_load_end 1 0 4 -40 580 NJ 580 850 -30 1490
preplace netloc load_weight_0_weight0 1 0 3 -30 840 430J 990 880
preplace netloc load_weight_0_weight1 1 0 3 -20 850 420J 980 850
preplace netloc load_weight_0_weight2 1 0 3 -30 1160 380J 1050 870
preplace netloc load_weight_0_weight3 1 0 3 -20 1150 350J 1060 860
preplace netloc load_weight_ctrl_0_buffer_ready 1 1 1 360 1020n
preplace netloc load_weight_ctrl_0_load_start 1 1 1 350 750n
preplace netloc load_weight_ctrl_0_weight0_out 1 1 3 410J 1020 980 1020 1440
preplace netloc load_weight_ctrl_0_weight1_out 1 1 3 390J 1040 920 1740 1490
preplace netloc load_weight_ctrl_0_weight2_out 1 1 3 380J 1030 970 1030 1390
preplace netloc load_weight_ctrl_0_weight3_out 1 1 3 NJ 1000 1000 750 1450
preplace netloc pipeline_0_start_core 1 2 2 990 1750 1500
preplace netloc pipeline_0_start_load 1 1 2 440 1670 860
preplace netloc rst_0_1 1 0 3 -60 730 370 1660 850J
preplace netloc stride_0_1 1 0 2 NJ 1370 360
preplace netloc width_0_1 1 0 2 NJ 1400 350
preplace netloc load_activation_0_channel_end 1 0 4 -50 1680 N 1680 950J -40 NJ
levelinfo -pg 1 -80 180 670 1230 1530
pagesize -pg 1 -db -bbox -sgen -230 -80 1700 1760
"
}
0
