// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="feedforward,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.395400,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=36,HLS_SYN_DSP=45,HLS_SYN_FF=7119,HLS_SYN_LUT=10499}" *)

module feedforward (
        ap_clk,
        ap_rst_n,
        P_config_V_TDATA,
        P_config_V_TVALID,
        P_config_V_TREADY,
        P_WandB_TDATA,
        P_WandB_TVALID,
        P_WandB_TREADY,
        P_uOut_TDATA,
        P_uOut_TVALID,
        P_uOut_TREADY,
        P_netIn_TDATA,
        P_netIn_TVALID,
        P_netIn_TREADY,
        P_netOut_V_TDATA,
        P_netOut_V_TVALID,
        P_netOut_V_TREADY,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 167'b1;
parameter    ap_ST_st2_fsm_1 = 167'b10;
parameter    ap_ST_st3_fsm_2 = 167'b100;
parameter    ap_ST_st4_fsm_3 = 167'b1000;
parameter    ap_ST_st5_fsm_4 = 167'b10000;
parameter    ap_ST_st6_fsm_5 = 167'b100000;
parameter    ap_ST_st7_fsm_6 = 167'b1000000;
parameter    ap_ST_st8_fsm_7 = 167'b10000000;
parameter    ap_ST_st9_fsm_8 = 167'b100000000;
parameter    ap_ST_st10_fsm_9 = 167'b1000000000;
parameter    ap_ST_st11_fsm_10 = 167'b10000000000;
parameter    ap_ST_st12_fsm_11 = 167'b100000000000;
parameter    ap_ST_st13_fsm_12 = 167'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 167'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 167'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 167'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 167'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 167'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 167'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 167'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 167'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 167'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 167'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 167'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 167'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 167'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 167'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 167'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 167'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 167'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 167'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 167'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 167'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 167'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 167'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 167'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 167'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 167'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 167'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 167'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 167'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 167'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 167'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 167'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 167'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 167'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 167'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 167'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 167'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 167'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 167'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 167'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 167'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 167'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 167'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 167'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 167'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 167'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 167'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 167'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 167'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 167'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 167'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_63 = 167'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_64 = 167'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_65 = 167'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_66 = 167'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_67 = 167'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_68 = 167'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st70_fsm_69 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st71_fsm_70 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st72_fsm_71 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_72 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_73 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_74 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_75 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st77_fsm_76 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_77 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_78 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_79 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st81_fsm_80 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st82_fsm_81 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st83_fsm_82 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st84_fsm_83 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st85_fsm_84 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st86_fsm_85 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st87_fsm_86 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st88_fsm_87 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st89_fsm_88 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st90_fsm_89 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st91_fsm_90 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st92_fsm_91 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st93_fsm_92 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st94_fsm_93 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st95_fsm_94 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st96_fsm_95 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st97_fsm_96 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st98_fsm_97 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st99_fsm_98 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st100_fsm_99 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st101_fsm_100 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st102_fsm_101 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st103_fsm_102 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st104_fsm_103 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st105_fsm_104 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st106_fsm_105 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st107_fsm_106 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st108_fsm_107 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st109_fsm_108 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st110_fsm_109 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st111_fsm_110 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st112_fsm_111 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st113_fsm_112 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st114_fsm_113 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st115_fsm_114 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st116_fsm_115 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st117_fsm_116 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st118_fsm_117 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st119_fsm_118 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st120_fsm_119 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st121_fsm_120 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st122_fsm_121 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st123_fsm_122 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st124_fsm_123 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st125_fsm_124 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st126_fsm_125 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st127_fsm_126 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st128_fsm_127 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st129_fsm_128 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st130_fsm_129 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st131_fsm_130 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st132_fsm_131 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st133_fsm_132 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st134_fsm_133 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st135_fsm_134 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st136_fsm_135 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st137_fsm_136 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st138_fsm_137 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st139_fsm_138 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st140_fsm_139 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st141_fsm_140 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st142_fsm_141 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st143_fsm_142 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st144_fsm_143 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st145_fsm_144 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st146_fsm_145 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st147_fsm_146 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st148_fsm_147 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st149_fsm_148 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st150_fsm_149 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st151_fsm_150 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st152_fsm_151 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st153_fsm_152 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st154_fsm_153 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st155_fsm_154 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st156_fsm_155 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st157_fsm_156 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st158_fsm_157 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st159_fsm_158 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st160_fsm_159 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st161_fsm_160 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st162_fsm_161 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st163_fsm_162 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st164_fsm_163 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st165_fsm_164 = 167'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st166_fsm_165 = 167'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st167_fsm_166 = 167'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_7A = 32'b1111010;
parameter    ap_const_lv32_9C = 32'b10011100;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_73 = 32'b1110011;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_99 = 32'b10011001;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_4E = 32'b1001110;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_78 = 32'b1111000;
parameter    ap_const_lv32_79 = 32'b1111001;
parameter    ap_const_lv32_9B = 32'b10011011;
parameter    ap_const_lv32_9D = 32'b10011101;
parameter    ap_const_lv32_9E = 32'b10011110;
parameter    ap_const_lv32_9F = 32'b10011111;
parameter    ap_const_lv32_A0 = 32'b10100000;
parameter    ap_const_lv32_A2 = 32'b10100010;
parameter    ap_const_lv32_A3 = 32'b10100011;
parameter    ap_const_lv32_A4 = 32'b10100100;
parameter    ap_const_lv32_A5 = 32'b10100101;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_9A = 32'b10011010;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_A1 = 32'b10100001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_74 = 32'b1110100;
parameter    ap_const_lv64_3FF0000000000000 = 64'b11111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_7B = 32'b1111011;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv15_23 = 15'b100011;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv9_23 = 9'b100011;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv16_23 = 16'b100011;
parameter    ap_const_lv9_1FE = 9'b111111110;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv64_8000000000000000 = 64'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv14_23 = 14'b100011;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv14_5 = 14'b101;
parameter    ap_const_lv14_2 = 14'b10;
parameter    ap_const_lv32_A6 = 32'b10100110;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [7:0] P_config_V_TDATA;
input   P_config_V_TVALID;
output   P_config_V_TREADY;
input  [63:0] P_WandB_TDATA;
input   P_WandB_TVALID;
output   P_WandB_TREADY;
output  [63:0] P_uOut_TDATA;
output   P_uOut_TVALID;
input   P_uOut_TREADY;
input  [63:0] P_netIn_TDATA;
input   P_netIn_TVALID;
output   P_netIn_TREADY;
output  [7:0] P_netOut_V_TDATA;
output   P_netOut_V_TVALID;
input   P_netOut_V_TREADY;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

reg P_config_V_TREADY;
reg P_WandB_TREADY;
reg P_uOut_TVALID;
reg P_netIn_TREADY;
reg P_netOut_V_TVALID;
reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [166:0] ap_CS_fsm = 167'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_185;
reg    ap_ready;
wire   [7:0] P_mode_V;
reg   [7:0] ST_numLayer_V = 8'b00000000;
reg   [7:0] ST_layerSize_V_0 = 8'b00000000;
reg   [7:0] ST_layerSize_V_3 = 8'b00000000;
reg   [7:0] ST_layerSize_V_1 = 8'b00000000;
reg   [7:0] ST_layerSize_V_2 = 8'b00000000;
reg   [12:0] ST_WandB_address0;
reg    ST_WandB_ce0;
reg    ST_WandB_we0;
wire   [63:0] ST_WandB_d0;
wire   [63:0] ST_WandB_q0;
wire   [7:0] ap_return;
wire    feedforward_AXILiteS_s_axi_U_ap_dummy_ce;
wire   [63:0] p_uOut_q0;
reg   [63:0] reg_578;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_268;
reg    ap_sig_cseq_ST_st81_fsm_80;
reg    ap_sig_bdd_275;
reg    ap_sig_cseq_ST_st123_fsm_122;
reg    ap_sig_bdd_283;
reg    ap_sig_cseq_ST_st157_fsm_156;
reg    ap_sig_bdd_291;
reg   [63:0] reg_585;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_300;
reg    ap_sig_cseq_ST_st93_fsm_92;
reg    ap_sig_bdd_309;
wire   [63:0] grp_fu_543_p2;
reg   [63:0] reg_591;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_319;
reg    ap_sig_cseq_ST_st87_fsm_86;
reg    ap_sig_bdd_326;
wire   [63:0] grp_fu_535_p2;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_336;
reg    ap_sig_cseq_ST_st92_fsm_91;
reg    ap_sig_bdd_343;
reg   [63:0] reg_602;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_352;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_359;
reg    ap_sig_cseq_ST_st98_fsm_97;
reg    ap_sig_bdd_367;
wire   [63:0] grp_fu_557_p2;
reg   [63:0] reg_608;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_377;
reg    ap_sig_cseq_ST_st116_fsm_115;
reg    ap_sig_bdd_384;
wire   [63:0] grp_fu_547_p2;
reg   [63:0] reg_615;
reg    ap_sig_cseq_ST_st77_fsm_76;
reg    ap_sig_bdd_394;
reg    ap_sig_cseq_ST_st154_fsm_153;
reg    ap_sig_bdd_401;
reg   [7:0] P_mode_V_read_reg_1453;
wire   [0:0] tmp_fu_620_p2;
reg    ap_sig_bdd_414;
reg   [7:0] ST_numLayer_V_load_reg_1461;
reg   [7:0] ST_layerSize_V_0_load_reg_1472;
wire   [0:0] tmp_1_fu_630_p2;
reg   [7:0] P_config_V_read_reg_1477;
wire   [7:0] i_8_fu_647_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_435;
wire   [0:0] exitcond1_fu_642_p2;
reg    ap_sig_bdd_441;
wire   [31:0] tmp_59_cast_fu_673_p1;
reg   [31:0] tmp_59_cast_reg_1493;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_451;
wire   [0:0] tmp_7_fu_658_p2;
wire   [1:0] tmp_24_fu_677_p1;
reg   [1:0] tmp_24_reg_1498;
wire   [8:0] tmp_29_fu_691_p2;
reg   [8:0] tmp_29_reg_1503;
wire   [1:0] tmp_31_fu_697_p1;
reg   [1:0] tmp_31_reg_1508;
wire   [8:0] tmp_36_fu_720_p1;
reg   [8:0] tmp_36_reg_1513;
wire  signed [32:0] tmp_61_cast_fu_724_p1;
reg  signed [32:0] tmp_61_cast_reg_1520;
wire   [1:0] tmp_39_fu_728_p1;
reg   [1:0] tmp_39_reg_1525;
wire   [8:0] tmp_41_fu_738_p2;
reg   [8:0] tmp_41_reg_1530;
wire   [1:0] tmp_42_fu_744_p1;
reg   [1:0] tmp_42_reg_1535;
wire   [31:0] j_5_fu_771_p2;
reg   [31:0] j_5_reg_1543;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_481;
wire   [7:0] tmp_20_fu_777_p6;
reg   [7:0] tmp_20_reg_1548;
wire   [0:0] tmp_16_fu_765_p2;
wire   [13:0] tmp_54_fu_824_p2;
reg   [13:0] tmp_54_reg_1554;
reg   [7:0] p_uOut_addr_1_reg_1560;
wire   [7:0] i_10_fu_830_p2;
wire   [7:0] k_3_fu_841_p2;
reg   [7:0] k_3_reg_1573;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_503;
wire   [0:0] exitcond3_fu_836_p2;
wire   [63:0] tmp_25_fu_898_p1;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_523;
wire   [7:0] tmp_17_fu_903_p6;
reg   [7:0] tmp_17_reg_1598;
reg    ap_sig_cseq_ST_st79_fsm_78;
reg    ap_sig_bdd_532;
wire   [31:0] i_12_fu_926_p2;
reg   [31:0] i_12_reg_1607;
wire   [7:0] tmp_22_fu_932_p6;
reg   [7:0] tmp_22_reg_1612;
wire   [0:0] tmp_19_fu_920_p2;
wire   [13:0] tmp_58_fu_983_p2;
reg   [13:0] tmp_58_reg_1618;
reg   [7:0] p_uOut_addr_3_reg_1624;
wire   [7:0] j_6_fu_994_p2;
reg   [7:0] j_6_reg_1632;
reg    ap_sig_cseq_ST_st80_fsm_79;
reg    ap_sig_bdd_553;
wire   [0:0] exitcond4_fu_989_p2;
reg    ap_sig_cseq_ST_st121_fsm_120;
reg    ap_sig_bdd_572;
wire   [7:0] i_11_fu_1046_p2;
reg   [7:0] i_11_reg_1660;
reg    ap_sig_cseq_ST_st122_fsm_121;
reg    ap_sig_bdd_581;
reg   [7:0] p_uOut_addr_5_reg_1665;
wire   [0:0] exitcond5_fu_1041_p2;
reg    ap_sig_cseq_ST_st156_fsm_155;
reg    ap_sig_bdd_595;
wire   [0:0] tmp_38_fu_1071_p2;
reg    ap_sig_ioackin_P_netOut_V_TREADY;
wire   [63:0] p_uOut_q1;
reg   [63:0] p_uOut_load_4_reg_1686;
wire   [0:0] tmp_51_fu_1181_p2;
reg   [0:0] tmp_51_reg_1692;
reg    ap_sig_cseq_ST_st158_fsm_157;
reg    ap_sig_bdd_617;
wire   [7:0] p_netOut_V_1_fu_1187_p3;
reg    ap_sig_cseq_ST_st159_fsm_158;
reg    ap_sig_bdd_626;
wire   [7:0] i_15_fu_1194_p2;
wire   [8:0] tmp_66_fu_1200_p1;
reg   [8:0] tmp_66_reg_1707;
reg    ap_sig_cseq_ST_st160_fsm_159;
reg    ap_sig_bdd_637;
wire   [13:0] next_mul_fu_1204_p2;
reg   [13:0] next_mul_reg_1712;
wire   [7:0] i_14_fu_1215_p2;
reg   [7:0] i_14_reg_1720;
wire   [7:0] tmp_40_fu_1225_p6;
reg   [7:0] tmp_40_reg_1725;
wire   [0:0] exitcond6_fu_1210_p2;
wire   [7:0] j_7_fu_1244_p2;
reg   [7:0] j_7_reg_1733;
reg    ap_sig_cseq_ST_st161_fsm_160;
reg    ap_sig_bdd_655;
wire   [0:0] exitcond_fu_1239_p2;
wire   [13:0] tmp_s_fu_1273_p2;
reg   [13:0] tmp_s_reg_1746;
reg    ap_sig_cseq_ST_st163_fsm_162;
reg    ap_sig_bdd_669;
wire   [0:0] tmp_8_fu_1264_p2;
wire   [7:0] ST_layerSize_V_load_1_phi_fu_1303_p3;
reg   [7:0] ST_layerSize_V_load_1_phi_reg_1751;
wire   [8:0] tmp_10_fu_1335_p2;
reg   [8:0] tmp_10_reg_1756;
wire   [7:0] j_4_fu_1346_p2;
reg   [7:0] j_4_reg_1764;
reg    ap_sig_cseq_ST_st164_fsm_163;
reg    ap_sig_bdd_686;
wire   [13:0] tmp_21_fu_1373_p2;
reg   [13:0] tmp_21_reg_1769;
wire   [0:0] exitcond2_fu_1341_p2;
wire   [7:0] i_9_fu_1379_p2;
wire   [8:0] k_2_fu_1404_p2;
reg    ap_sig_cseq_ST_st165_fsm_164;
reg    ap_sig_bdd_704;
wire   [0:0] exitcond8_fu_1399_p2;
reg    ap_sig_bdd_710;
wire   [7:0] i_7_fu_1415_p2;
reg    ap_sig_cseq_ST_st166_fsm_165;
reg    ap_sig_bdd_720;
wire   [0:0] exitcond7_fu_1410_p2;
reg    ap_sig_bdd_725;
reg   [7:0] p_uOut_address0;
reg    p_uOut_ce0;
reg    p_uOut_we0;
reg   [63:0] p_uOut_d0;
reg   [7:0] p_uOut_address1;
reg    p_uOut_ce1;
reg   [7:0] i_2_reg_297;
reg   [7:0] i_3_reg_308;
reg   [31:0] j_1_reg_320;
reg    ap_sig_cseq_ST_st78_fsm_77;
reg    ap_sig_bdd_754;
reg   [63:0] sum_reg_331;
reg   [7:0] k_1_reg_343;
reg   [63:0] sumsoft_reg_354;
reg   [31:0] i_4_reg_366;
reg   [63:0] sum_1_reg_377;
reg   [7:0] j_2_reg_389;
reg   [7:0] i_5_reg_400;
reg    ap_sig_cseq_ST_st155_fsm_154;
reg    ap_sig_bdd_776;
reg   [7:0] p_s_reg_411;
wire   [0:0] tmp_35_fu_1066_p2;
reg   [7:0] p_netOut_V_reg_424;
reg   [7:0] i_6_reg_436;
reg   [13:0] phi_mul_reg_447;
reg   [7:0] j_3_reg_458;
reg    ap_sig_cseq_ST_st162_fsm_161;
reg    ap_sig_bdd_805;
reg    ap_sig_ioackin_P_uOut_TREADY;
reg   [7:0] i_1_reg_469;
reg   [7:0] j_reg_481;
reg   [8:0] k_reg_492;
reg   [7:0] i_reg_503;
reg   [2:0] agg_result_V_reg_514;
wire   [63:0] tmp_6_fu_653_p1;
wire  signed [63:0] tmp_64_cast_fu_795_p1;
wire   [63:0] tmp_73_cast_fu_860_p1;
wire  signed [63:0] tmp_74_cast_fu_870_p1;
wire   [63:0] tmp_72_cast_fu_883_p1;
wire  signed [63:0] tmp_68_cast_fu_954_p1;
wire   [63:0] tmp_76_cast_fu_1013_p1;
wire  signed [63:0] tmp_77_cast_fu_1023_p1;
wire   [63:0] tmp_75_cast_fu_1036_p1;
wire  signed [63:0] tmp_78_cast_fu_1061_p1;
wire  signed [63:0] tmp_80_cast_fu_1085_p1;
wire  signed [63:0] tmp_81_cast_fu_1099_p1;
wire   [63:0] tmp_82_cast_fu_1259_p1;
wire   [63:0] tmp_63_cast_fu_1394_p1;
wire   [1:0] tmp_3_fu_1421_p1;
reg    ap_reg_ioackin_P_netOut_V_TREADY = 1'b0;
reg    ap_reg_ioackin_P_uOut_TREADY = 1'b0;
reg    ap_sig_cseq_ST_st117_fsm_116;
reg    ap_sig_bdd_929;
reg   [63:0] grp_fu_535_p0;
reg   [63:0] grp_fu_535_p1;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_954;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_961;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_969;
reg    ap_sig_cseq_ST_st88_fsm_87;
reg    ap_sig_bdd_976;
reg    ap_sig_cseq_ST_st94_fsm_93;
reg    ap_sig_bdd_983;
reg   [63:0] grp_fu_547_p0;
reg   [63:0] grp_fu_547_p1;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_1012;
reg    ap_sig_cseq_ST_st124_fsm_123;
reg    ap_sig_bdd_1019;
reg   [63:0] grp_fu_557_p1;
reg    ap_sig_cseq_ST_st99_fsm_98;
reg    ap_sig_bdd_1029;
wire   [7:0] tmp_23_fu_667_p1;
wire   [14:0] tmp_23_fu_667_p2;
wire   [7:0] tmp_4_fu_681_p2;
wire   [7:0] tmp_29_fu_691_p1;
wire   [8:0] lhs_V_1_cast_fu_701_p1;
wire   [8:0] r_V_fu_704_p2;
wire  signed [8:0] tmp_33_fu_714_p1;
wire   [15:0] tmp_33_fu_714_p2;
wire  signed [8:0] r_V_1_fu_732_p2;
wire   [7:0] tmp_14_fu_748_p6;
wire   [31:0] tmp_15_fu_761_p1;
wire   [31:0] tmp_46_fu_790_p2;
wire   [8:0] tmp_52_fu_800_p1;
wire   [11:0] tmp_53_fu_812_p1;
wire   [13:0] p_shl2_cast_fu_804_p3;
wire   [13:0] p_shl3_cast_fu_816_p3;
wire   [13:0] tmp_29_cast_fu_851_p1;
wire   [13:0] tmp_61_fu_855_p2;
wire   [8:0] tmp_29_cast1_fu_847_p1;
wire   [8:0] tmp_62_fu_865_p2;
wire   [13:0] tmp_24_cast_fu_875_p1;
wire   [13:0] tmp_60_fu_878_p2;
wire   [63:0] tmp_38_to_int_fu_888_p1;
wire   [63:0] tmp_38_neg_fu_892_p2;
wire   [31:0] tmp_18_fu_916_p1;
wire  signed [32:0] tmp_23_cast_fu_945_p1;
wire   [32:0] tmp_55_fu_949_p2;
wire   [8:0] tmp_56_fu_959_p1;
wire   [11:0] tmp_57_fu_971_p1;
wire   [13:0] p_shl4_cast_fu_963_p3;
wire   [13:0] p_shl5_cast_fu_975_p3;
wire   [13:0] tmp_33_cast_fu_1004_p1;
wire   [13:0] tmp_64_fu_1008_p2;
wire   [8:0] tmp_33_cast1_fu_1000_p1;
wire   [8:0] tmp_65_fu_1018_p2;
wire   [13:0] tmp_31_cast_fu_1028_p1;
wire   [13:0] tmp_63_fu_1031_p2;
wire   [8:0] tmp_36_cast_fu_1052_p1;
wire   [8:0] tmp_59_fu_1056_p2;
wire   [8:0] tmp_41_cast_fu_1076_p1;
wire   [8:0] tmp_68_fu_1080_p2;
wire   [8:0] tmp_42_cast_fu_1090_p1;
wire   [8:0] tmp_69_fu_1094_p2;
wire   [63:0] p_uOut_load_3_to_int_fu_1104_p1;
wire   [63:0] p_uOut_load_4_to_int_fu_1122_p1;
wire   [10:0] tmp_43_fu_1108_p4;
wire   [51:0] tmp_70_fu_1118_p1;
wire   [0:0] notrhs_fu_1145_p2;
wire   [0:0] notlhs_fu_1139_p2;
wire   [10:0] tmp_45_fu_1125_p4;
wire   [51:0] tmp_71_fu_1135_p1;
wire   [0:0] notrhs1_fu_1163_p2;
wire   [0:0] notlhs1_fu_1157_p2;
wire   [0:0] tmp_47_fu_1151_p2;
wire   [0:0] tmp_48_fu_1169_p2;
wire   [0:0] tmp_49_fu_1175_p2;
wire   [0:0] tmp_50_fu_553_p2;
wire   [1:0] tmp_40_fu_1225_p5;
wire   [8:0] tmp_52_cast_fu_1250_p1;
wire   [8:0] tmp_72_fu_1254_p2;
wire   [7:0] tmp_s_fu_1273_p1;
wire   [1:0] tmp_5_fu_1279_p1;
wire   [0:0] sel_tmp_fu_1283_p2;
wire   [0:0] sel_tmp2_fu_1297_p2;
wire   [7:0] sel_tmp1_fu_1289_p3;
wire   [1:0] tmp_2_fu_1317_p5;
wire   [7:0] tmp_2_fu_1317_p6;
wire   [8:0] tmp_9_fu_1331_p1;
wire   [13:0] tmp_cast_fu_1352_p1;
wire   [13:0] tmp_11_fu_1356_p2;
wire   [13:0] tmp_12_fu_1361_p2;
wire   [13:0] tmp_13_fu_1367_p2;
wire   [13:0] tmp_12_cast_fu_1385_p1;
wire   [13:0] tmp_44_fu_1389_p2;
reg    ap_sig_cseq_ST_st167_fsm_166;
reg    ap_sig_bdd_1384;
wire    grp_fu_535_ce;
wire    grp_fu_543_ce;
wire    grp_fu_547_ce;
wire   [4:0] tmp_50_fu_553_opcode;
wire    grp_fu_557_ce;
reg   [166:0] ap_NS_fsm;
wire   [14:0] tmp_23_fu_667_p10;
wire   [8:0] tmp_29_fu_691_p10;
wire   [13:0] tmp_s_fu_1273_p10;
reg    ap_sig_bdd_909;


feedforward_ST_WandB #(
    .DataWidth( 64 ),
    .AddressRange( 5040 ),
    .AddressWidth( 13 ))
ST_WandB_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( ST_WandB_address0 ),
    .ce0( ST_WandB_ce0 ),
    .we0( ST_WandB_we0 ),
    .d0( ST_WandB_d0 ),
    .q0( ST_WandB_q0 )
);

feedforward_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
feedforward_AXILiteS_s_axi_U(
    .AWVALID( s_axi_AXILiteS_AWVALID ),
    .AWREADY( s_axi_AXILiteS_AWREADY ),
    .AWADDR( s_axi_AXILiteS_AWADDR ),
    .WVALID( s_axi_AXILiteS_WVALID ),
    .WREADY( s_axi_AXILiteS_WREADY ),
    .WDATA( s_axi_AXILiteS_WDATA ),
    .WSTRB( s_axi_AXILiteS_WSTRB ),
    .ARVALID( s_axi_AXILiteS_ARVALID ),
    .ARREADY( s_axi_AXILiteS_ARREADY ),
    .ARADDR( s_axi_AXILiteS_ARADDR ),
    .RVALID( s_axi_AXILiteS_RVALID ),
    .RREADY( s_axi_AXILiteS_RREADY ),
    .RDATA( s_axi_AXILiteS_RDATA ),
    .RRESP( s_axi_AXILiteS_RRESP ),
    .BVALID( s_axi_AXILiteS_BVALID ),
    .BREADY( s_axi_AXILiteS_BREADY ),
    .BRESP( s_axi_AXILiteS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( feedforward_AXILiteS_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .ap_return( ap_return ),
    .P_mode_V( P_mode_V )
);

feedforward_p_uOut #(
    .DataWidth( 64 ),
    .AddressRange( 140 ),
    .AddressWidth( 8 ))
p_uOut_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( p_uOut_address0 ),
    .ce0( p_uOut_ce0 ),
    .we0( p_uOut_we0 ),
    .d0( p_uOut_d0 ),
    .q0( p_uOut_q0 ),
    .address1( p_uOut_address1 ),
    .ce1( p_uOut_ce1 ),
    .q1( p_uOut_q1 )
);

feedforward_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
feedforward_dadd_64ns_64ns_64_5_full_dsp_U0(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_535_p0 ),
    .din1( grp_fu_535_p1 ),
    .ce( grp_fu_535_ce ),
    .dout( grp_fu_535_p2 )
);

feedforward_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
feedforward_dmul_64ns_64ns_64_6_max_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( reg_578 ),
    .din1( reg_585 ),
    .ce( grp_fu_543_ce ),
    .dout( grp_fu_543_p2 )
);

feedforward_ddiv_64ns_64ns_64_31 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
feedforward_ddiv_64ns_64ns_64_31_U2(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_547_p0 ),
    .din1( grp_fu_547_p1 ),
    .ce( grp_fu_547_ce ),
    .dout( grp_fu_547_p2 )
);

feedforward_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
feedforward_dcmp_64ns_64ns_1_1_U3(
    .din0( reg_578 ),
    .din1( p_uOut_load_4_reg_1686 ),
    .opcode( tmp_50_fu_553_opcode ),
    .dout( tmp_50_fu_553_p2 )
);

feedforward_dexp_64ns_64ns_64_18_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
feedforward_dexp_64ns_64ns_64_18_full_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( ap_const_lv64_0 ),
    .din1( grp_fu_557_p1 ),
    .ce( grp_fu_557_ce ),
    .dout( grp_fu_557_p2 )
);

feedforward_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
feedforward_mux_4to1_sel2_8_1_U5(
    .din1( ST_layerSize_V_0 ),
    .din2( ST_layerSize_V_1 ),
    .din3( ST_layerSize_V_2 ),
    .din4( ST_layerSize_V_3 ),
    .din5( tmp_24_reg_1498 ),
    .dout( tmp_14_fu_748_p6 )
);

feedforward_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
feedforward_mux_4to1_sel2_8_1_U6(
    .din1( ST_layerSize_V_0 ),
    .din2( ST_layerSize_V_1 ),
    .din3( ST_layerSize_V_2 ),
    .din4( ST_layerSize_V_3 ),
    .din5( tmp_31_reg_1508 ),
    .dout( tmp_20_fu_777_p6 )
);

feedforward_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
feedforward_mux_4to1_sel2_8_1_U7(
    .din1( ST_layerSize_V_0 ),
    .din2( ST_layerSize_V_1 ),
    .din3( ST_layerSize_V_2 ),
    .din4( ST_layerSize_V_3 ),
    .din5( tmp_39_reg_1525 ),
    .dout( tmp_17_fu_903_p6 )
);

feedforward_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
feedforward_mux_4to1_sel2_8_1_U8(
    .din1( ST_layerSize_V_0 ),
    .din2( ST_layerSize_V_1 ),
    .din3( ST_layerSize_V_2 ),
    .din4( ST_layerSize_V_3 ),
    .din5( tmp_42_reg_1535 ),
    .dout( tmp_22_fu_932_p6 )
);

feedforward_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
feedforward_mux_4to1_sel2_8_1_U9(
    .din1( ST_layerSize_V_0 ),
    .din2( ST_layerSize_V_1 ),
    .din3( ST_layerSize_V_2 ),
    .din4( ST_layerSize_V_3 ),
    .din5( tmp_40_fu_1225_p5 ),
    .dout( tmp_40_fu_1225_p6 )
);

feedforward_mux_4to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
feedforward_mux_4to1_sel2_8_1_U10(
    .din1( ST_layerSize_V_0 ),
    .din2( ST_layerSize_V_1 ),
    .din3( ST_layerSize_V_2 ),
    .din4( ST_layerSize_V_3 ),
    .din5( tmp_2_fu_1317_p5 ),
    .dout( tmp_2_fu_1317_p6 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_P_netOut_V_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_P_netOut_V_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_909) begin
            if (~((ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_sig_ioackin_P_netOut_V_TREADY))) begin
                ap_reg_ioackin_P_netOut_V_TREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == P_netOut_V_TREADY)) begin
                ap_reg_ioackin_P_netOut_V_TREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_P_uOut_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_P_uOut_TREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st162_fsm_161)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_P_uOut_TREADY)) begin
                ap_reg_ioackin_P_uOut_TREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == P_uOut_TREADY)) begin
                ap_reg_ioackin_P_uOut_TREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & ~ap_sig_bdd_725 & ~(ap_const_lv1_0 == exitcond7_fu_1410_p2))) begin
        agg_result_V_reg_514 <= ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st163_fsm_162) & (ap_const_lv1_0 == tmp_8_fu_1264_p2))) begin
        agg_result_V_reg_514 <= ap_const_lv3_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st160_fsm_159) & ~(ap_const_lv1_0 == exitcond6_fu_1210_p2))) begin
        agg_result_V_reg_514 <= ap_const_lv3_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155) & (ap_const_lv1_0 == tmp_38_fu_1071_p2) & ~((ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_sig_ioackin_P_netOut_V_TREADY)))) begin
        agg_result_V_reg_514 <= ap_const_lv3_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414 & ~(ap_const_lv1_0 == tmp_1_fu_630_p2))) begin
        i_1_reg_469 <= ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st164_fsm_163) & ~(ap_const_lv1_0 == exitcond2_fu_1341_p2))) begin
        i_1_reg_469 <= i_9_fu_1379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414 & (ap_const_lv1_0 == tmp_1_fu_630_p2))) begin
        i_2_reg_297 <= ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_642_p2) & ~ap_sig_bdd_441)) begin
        i_2_reg_297 <= i_8_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_441 & ~(ap_const_lv1_0 == exitcond1_fu_642_p2))) begin
        i_3_reg_308 <= ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_16_fu_765_p2))) begin
        i_3_reg_308 <= i_10_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_7_fu_658_p2))) begin
        i_4_reg_366 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st121_fsm_120)) begin
        i_4_reg_366 <= i_12_reg_1607;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78) & (ap_const_lv1_0 == tmp_19_fu_920_p2))) begin
        i_5_reg_400 <= ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st155_fsm_154)) begin
        i_5_reg_400 <= i_11_reg_1660;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st161_fsm_160) & ~(ap_const_lv1_0 == exitcond_fu_1239_p2))) begin
        i_6_reg_436 <= i_14_reg_1720;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121) & ~(ap_const_lv1_0 == exitcond5_fu_1041_p2) & ~(ap_const_lv1_0 == tmp_35_fu_1066_p2))) begin
        i_6_reg_436 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & (ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725)) begin
        i_reg_503 <= i_7_fu_1415_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414)) begin
        i_reg_503 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_7_fu_658_p2))) begin
        j_1_reg_320 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77)) begin
        j_1_reg_320 <= j_5_reg_1543;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78) & ~(ap_const_lv1_0 == tmp_19_fu_920_p2))) begin
        j_2_reg_389 <= ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st92_fsm_91)) begin
        j_2_reg_389 <= j_6_reg_1632;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st160_fsm_159) & (ap_const_lv1_0 == exitcond6_fu_1210_p2))) begin
        j_3_reg_458 <= ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st162_fsm_161) & ~(ap_const_logic_0 == ap_sig_ioackin_P_uOut_TREADY))) begin
        j_3_reg_458 <= j_7_reg_1733;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st165_fsm_164) & ~ap_sig_bdd_710 & ~(ap_const_lv1_0 == exitcond8_fu_1399_p2))) begin
        j_reg_481 <= j_4_reg_1764;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st163_fsm_162) & ~(ap_const_lv1_0 == tmp_8_fu_1264_p2))) begin
        j_reg_481 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_16_fu_765_p2))) begin
        k_1_reg_343 <= ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        k_1_reg_343 <= k_3_reg_1573;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st164_fsm_163) & (ap_const_lv1_0 == exitcond2_fu_1341_p2))) begin
        k_reg_492 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st165_fsm_164) & (ap_const_lv1_0 == exitcond8_fu_1399_p2) & ~ap_sig_bdd_710)) begin
        k_reg_492 <= k_2_fu_1404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121) & (ap_const_lv1_0 == tmp_35_fu_1066_p2) & ~(ap_const_lv1_0 == exitcond5_fu_1041_p2))) begin
        p_netOut_V_reg_424 <= ap_const_lv8_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st159_fsm_158)) begin
        p_netOut_V_reg_424 <= i_15_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121) & (ap_const_lv1_0 == tmp_35_fu_1066_p2) & ~(ap_const_lv1_0 == exitcond5_fu_1041_p2))) begin
        p_s_reg_411 <= ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st159_fsm_158)) begin
        p_s_reg_411 <= p_netOut_V_1_fu_1187_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st161_fsm_160) & ~(ap_const_lv1_0 == exitcond_fu_1239_p2))) begin
        phi_mul_reg_447 <= next_mul_reg_1712;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121) & ~(ap_const_lv1_0 == exitcond5_fu_1041_p2) & ~(ap_const_lv1_0 == tmp_35_fu_1066_p2))) begin
        phi_mul_reg_447 <= ap_const_lv14_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78) & ~(ap_const_lv1_0 == tmp_19_fu_920_p2))) begin
        sum_1_reg_377 <= ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st92_fsm_91)) begin
        sum_1_reg_377 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_16_fu_765_p2))) begin
        sum_reg_331 <= ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        sum_reg_331 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_7_fu_658_p2))) begin
        sumsoft_reg_354 <= ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st121_fsm_120)) begin
        sumsoft_reg_354 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414)) begin
        P_config_V_read_reg_1477 <= P_config_V_TDATA;
        ST_numLayer_V <= P_config_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_414)) begin
        P_mode_V_read_reg_1453 <= P_mode_V;
        ST_numLayer_V_load_reg_1461 <= ST_numLayer_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & (ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725 & (tmp_3_fu_1421_p1 == ap_const_lv2_0))) begin
        ST_layerSize_V_0 <= P_config_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414 & (ap_const_lv1_0 == tmp_1_fu_630_p2))) begin
        ST_layerSize_V_0_load_reg_1472 <= ST_layerSize_V_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & (ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725 & (tmp_3_fu_1421_p1 == ap_const_lv2_1))) begin
        ST_layerSize_V_1 <= P_config_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & (ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725 & (tmp_3_fu_1421_p1 == ap_const_lv2_2))) begin
        ST_layerSize_V_2 <= P_config_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & (ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725 & ~(tmp_3_fu_1421_p1 == ap_const_lv2_2) & ~(tmp_3_fu_1421_p1 == ap_const_lv2_1) & ~(tmp_3_fu_1421_p1 == ap_const_lv2_0))) begin
        ST_layerSize_V_3 <= P_config_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st163_fsm_162) & ~(ap_const_lv1_0 == tmp_8_fu_1264_p2))) begin
        ST_layerSize_V_load_1_phi_reg_1751 <= ST_layerSize_V_load_1_phi_fu_1303_p3;
        tmp_10_reg_1756 <= tmp_10_fu_1335_p2;
        tmp_s_reg_1746 <= tmp_s_fu_1273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121)) begin
        i_11_reg_1660 <= i_11_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78)) begin
        i_12_reg_1607 <= i_12_fu_926_p2;
        tmp_17_reg_1598 <= tmp_17_fu_903_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st160_fsm_159)) begin
        i_14_reg_1720 <= i_14_fu_1215_p2;
        next_mul_reg_1712 <= next_mul_fu_1204_p2;
        tmp_66_reg_1707 <= tmp_66_fu_1200_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st164_fsm_163)) begin
        j_4_reg_1764 <= j_4_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        j_5_reg_1543 <= j_5_fu_771_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79)) begin
        j_6_reg_1632 <= j_6_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st161_fsm_160)) begin
        j_7_reg_1733 <= j_7_fu_1244_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        k_3_reg_1573 <= k_3_fu_841_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_16_fu_765_p2))) begin
        p_uOut_addr_1_reg_1560 <= tmp_64_cast_fu_795_p1;
        tmp_20_reg_1548 <= tmp_20_fu_777_p6;
        tmp_54_reg_1554[13 : 2] <= tmp_54_fu_824_p2[13 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78) & ~(ap_const_lv1_0 == tmp_19_fu_920_p2))) begin
        p_uOut_addr_3_reg_1624 <= tmp_68_cast_fu_954_p1;
        tmp_22_reg_1612 <= tmp_22_fu_932_p6;
        tmp_58_reg_1618[13 : 2] <= tmp_58_fu_983_p2[13 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121) & (ap_const_lv1_0 == exitcond5_fu_1041_p2))) begin
        p_uOut_addr_5_reg_1665 <= tmp_78_cast_fu_1061_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st157_fsm_156)) begin
        p_uOut_load_4_reg_1686 <= p_uOut_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80) | (ap_const_logic_1 == ap_sig_cseq_ST_st123_fsm_122) | (ap_const_logic_1 == ap_sig_cseq_ST_st157_fsm_156))) begin
        reg_578 <= p_uOut_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92))) begin
        reg_585 <= ST_WandB_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st87_fsm_86))) begin
        reg_591 <= grp_fu_543_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) | (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_97))) begin
        reg_602 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_st116_fsm_115))) begin
        reg_608 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76) | (ap_const_logic_1 == ap_sig_cseq_ST_st154_fsm_153))) begin
        reg_615 <= grp_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st164_fsm_163) & (ap_const_lv1_0 == exitcond2_fu_1341_p2))) begin
        tmp_21_reg_1769[13 : 2] <= tmp_21_fu_1373_p2[13 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_7_fu_658_p2))) begin
        tmp_24_reg_1498 <= tmp_24_fu_677_p1;
        tmp_29_reg_1503 <= tmp_29_fu_691_p2;
        tmp_31_reg_1508 <= tmp_31_fu_697_p1;
        tmp_59_cast_reg_1493[14 : 0] <= tmp_59_cast_fu_673_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_7_fu_658_p2))) begin
        tmp_36_reg_1513 <= tmp_36_fu_720_p1;
        tmp_39_reg_1525 <= tmp_39_fu_728_p1;
        tmp_41_reg_1530 <= tmp_41_fu_738_p2;
        tmp_42_reg_1535 <= tmp_42_fu_744_p1;
        tmp_61_cast_reg_1520 <= tmp_61_cast_fu_724_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st160_fsm_159) & (ap_const_lv1_0 == exitcond6_fu_1210_p2))) begin
        tmp_40_reg_1725 <= tmp_40_fu_1225_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st158_fsm_157)) begin
        tmp_51_reg_1692 <= tmp_51_fu_1181_p2;
    end
end

always @ (ap_sig_cseq_ST_st165_fsm_164 or exitcond8_fu_1399_p2 or ap_sig_bdd_710) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st165_fsm_164) & (ap_const_lv1_0 == exitcond8_fu_1399_p2) & ~ap_sig_bdd_710)) begin
        P_WandB_TREADY = ap_const_logic_1;
    end else begin
        P_WandB_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or tmp_fu_620_p2 or ap_sig_bdd_414 or ap_sig_cseq_ST_st166_fsm_165 or exitcond7_fu_1410_p2 or ap_sig_bdd_725) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414) | ((ap_const_logic_1 == ap_sig_cseq_ST_st166_fsm_165) & (ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725))) begin
        P_config_V_TREADY = ap_const_logic_1;
    end else begin
        P_config_V_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_642_p2 or ap_sig_bdd_441) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_642_p2) & ~ap_sig_bdd_441)) begin
        P_netIn_TREADY = ap_const_logic_1;
    end else begin
        P_netIn_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st156_fsm_155 or tmp_38_fu_1071_p2 or ap_reg_ioackin_P_netOut_V_TREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155) & (ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_reg_ioackin_P_netOut_V_TREADY))) begin
        P_netOut_V_TVALID = ap_const_logic_1;
    end else begin
        P_netOut_V_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st162_fsm_161 or ap_reg_ioackin_P_uOut_TREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st162_fsm_161) & (ap_const_logic_0 == ap_reg_ioackin_P_uOut_TREADY))) begin
        P_uOut_TVALID = ap_const_logic_1;
    end else begin
        P_uOut_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or exitcond3_fu_836_p2 or ap_sig_cseq_ST_st80_fsm_79 or exitcond4_fu_989_p2 or ap_sig_cseq_ST_st165_fsm_164 or tmp_73_cast_fu_860_p1 or tmp_72_cast_fu_883_p1 or tmp_76_cast_fu_1013_p1 or tmp_75_cast_fu_1036_p1 or tmp_63_cast_fu_1394_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st165_fsm_164)) begin
        ST_WandB_address0 = tmp_63_cast_fu_1394_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) & ~(ap_const_lv1_0 == exitcond4_fu_989_p2))) begin
        ST_WandB_address0 = tmp_75_cast_fu_1036_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) & (ap_const_lv1_0 == exitcond4_fu_989_p2))) begin
        ST_WandB_address0 = tmp_76_cast_fu_1013_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == exitcond3_fu_836_p2))) begin
        ST_WandB_address0 = tmp_72_cast_fu_883_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond3_fu_836_p2))) begin
        ST_WandB_address0 = tmp_73_cast_fu_860_p1;
    end else begin
        ST_WandB_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4 or exitcond3_fu_836_p2 or ap_sig_cseq_ST_st80_fsm_79 or exitcond4_fu_989_p2 or ap_sig_cseq_ST_st165_fsm_164 or ap_sig_bdd_710) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond3_fu_836_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == exitcond3_fu_836_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) & (ap_const_lv1_0 == exitcond4_fu_989_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) & ~(ap_const_lv1_0 == exitcond4_fu_989_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st165_fsm_164) & ~ap_sig_bdd_710))) begin
        ST_WandB_ce0 = ap_const_logic_1;
    end else begin
        ST_WandB_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st165_fsm_164 or exitcond8_fu_1399_p2 or ap_sig_bdd_710) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st165_fsm_164) & (ap_const_lv1_0 == exitcond8_fu_1399_p2) & ~ap_sig_bdd_710)) begin
        ST_WandB_we0 = ap_const_logic_1;
    end else begin
        ST_WandB_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st167_fsm_166) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st167_fsm_166)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st167_fsm_166) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st167_fsm_166)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_384) begin
    if (ap_sig_bdd_384) begin
        ap_sig_cseq_ST_st116_fsm_115 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st116_fsm_115 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_929) begin
    if (ap_sig_bdd_929) begin
        ap_sig_cseq_ST_st117_fsm_116 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st117_fsm_116 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_572) begin
    if (ap_sig_bdd_572) begin
        ap_sig_cseq_ST_st121_fsm_120 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st121_fsm_120 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_581) begin
    if (ap_sig_bdd_581) begin
        ap_sig_cseq_ST_st122_fsm_121 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st122_fsm_121 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_283) begin
    if (ap_sig_bdd_283) begin
        ap_sig_cseq_ST_st123_fsm_122 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st123_fsm_122 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1019) begin
    if (ap_sig_bdd_1019) begin
        ap_sig_cseq_ST_st124_fsm_123 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st124_fsm_123 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_319) begin
    if (ap_sig_bdd_319) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_954) begin
    if (ap_sig_bdd_954) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_401) begin
    if (ap_sig_bdd_401) begin
        ap_sig_cseq_ST_st154_fsm_153 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st154_fsm_153 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_776) begin
    if (ap_sig_bdd_776) begin
        ap_sig_cseq_ST_st155_fsm_154 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st155_fsm_154 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_595) begin
    if (ap_sig_bdd_595) begin
        ap_sig_cseq_ST_st156_fsm_155 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st156_fsm_155 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_291) begin
    if (ap_sig_bdd_291) begin
        ap_sig_cseq_ST_st157_fsm_156 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st157_fsm_156 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_617) begin
    if (ap_sig_bdd_617) begin
        ap_sig_cseq_ST_st158_fsm_157 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st158_fsm_157 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_626) begin
    if (ap_sig_bdd_626) begin
        ap_sig_cseq_ST_st159_fsm_158 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st159_fsm_158 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_637) begin
    if (ap_sig_bdd_637) begin
        ap_sig_cseq_ST_st160_fsm_159 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st160_fsm_159 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_655) begin
    if (ap_sig_bdd_655) begin
        ap_sig_cseq_ST_st161_fsm_160 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st161_fsm_160 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_805) begin
    if (ap_sig_bdd_805) begin
        ap_sig_cseq_ST_st162_fsm_161 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st162_fsm_161 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_669) begin
    if (ap_sig_bdd_669) begin
        ap_sig_cseq_ST_st163_fsm_162 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st163_fsm_162 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_686) begin
    if (ap_sig_bdd_686) begin
        ap_sig_cseq_ST_st164_fsm_163 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st164_fsm_163 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_704) begin
    if (ap_sig_bdd_704) begin
        ap_sig_cseq_ST_st165_fsm_164 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st165_fsm_164 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_720) begin
    if (ap_sig_bdd_720) begin
        ap_sig_cseq_ST_st166_fsm_165 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st166_fsm_165 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1384) begin
    if (ap_sig_bdd_1384) begin
        ap_sig_cseq_ST_st167_fsm_166 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st167_fsm_166 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_336) begin
    if (ap_sig_bdd_336) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_300) begin
    if (ap_sig_bdd_300) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_961) begin
    if (ap_sig_bdd_961) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_185) begin
    if (ap_sig_bdd_185) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_352) begin
    if (ap_sig_bdd_352) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_523) begin
    if (ap_sig_bdd_523) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_435) begin
    if (ap_sig_bdd_435) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_451) begin
    if (ap_sig_bdd_451) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_377) begin
    if (ap_sig_bdd_377) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_969) begin
    if (ap_sig_bdd_969) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_359) begin
    if (ap_sig_bdd_359) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1012) begin
    if (ap_sig_bdd_1012) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_481) begin
    if (ap_sig_bdd_481) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_503) begin
    if (ap_sig_bdd_503) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_268) begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_394) begin
    if (ap_sig_bdd_394) begin
        ap_sig_cseq_ST_st77_fsm_76 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st77_fsm_76 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_754) begin
    if (ap_sig_bdd_754) begin
        ap_sig_cseq_ST_st78_fsm_77 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st78_fsm_77 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_532) begin
    if (ap_sig_bdd_532) begin
        ap_sig_cseq_ST_st79_fsm_78 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st79_fsm_78 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_553) begin
    if (ap_sig_bdd_553) begin
        ap_sig_cseq_ST_st80_fsm_79 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_79 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_275) begin
    if (ap_sig_bdd_275) begin
        ap_sig_cseq_ST_st81_fsm_80 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st81_fsm_80 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_326) begin
    if (ap_sig_bdd_326) begin
        ap_sig_cseq_ST_st87_fsm_86 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st87_fsm_86 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_976) begin
    if (ap_sig_bdd_976) begin
        ap_sig_cseq_ST_st88_fsm_87 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st88_fsm_87 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_343) begin
    if (ap_sig_bdd_343) begin
        ap_sig_cseq_ST_st92_fsm_91 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st92_fsm_91 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_309) begin
    if (ap_sig_bdd_309) begin
        ap_sig_cseq_ST_st93_fsm_92 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st93_fsm_92 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_983) begin
    if (ap_sig_bdd_983) begin
        ap_sig_cseq_ST_st94_fsm_93 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st94_fsm_93 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_367) begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_st98_fsm_97 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st98_fsm_97 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1029) begin
    if (ap_sig_bdd_1029) begin
        ap_sig_cseq_ST_st99_fsm_98 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st99_fsm_98 = ap_const_logic_0;
    end
end

always @ (P_netOut_V_TREADY or ap_reg_ioackin_P_netOut_V_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_P_netOut_V_TREADY)) begin
        ap_sig_ioackin_P_netOut_V_TREADY = P_netOut_V_TREADY;
    end else begin
        ap_sig_ioackin_P_netOut_V_TREADY = ap_const_logic_1;
    end
end

always @ (P_uOut_TREADY or ap_reg_ioackin_P_uOut_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_P_uOut_TREADY)) begin
        ap_sig_ioackin_P_uOut_TREADY = P_uOut_TREADY;
    end else begin
        ap_sig_ioackin_P_uOut_TREADY = ap_const_logic_1;
    end
end

always @ (reg_608 or sum_reg_331 or sumsoft_reg_354 or sum_1_reg_377 or ap_sig_cseq_ST_st117_fsm_116 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st88_fsm_87 or ap_sig_cseq_ST_st94_fsm_93) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st117_fsm_116)) begin
        grp_fu_535_p0 = sumsoft_reg_354;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st88_fsm_87) | (ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_93))) begin
        grp_fu_535_p0 = sum_1_reg_377;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        grp_fu_535_p0 = reg_608;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18))) begin
        grp_fu_535_p0 = sum_reg_331;
    end else begin
        grp_fu_535_p0 = 'bx;
    end
end

always @ (reg_585 or reg_591 or reg_608 or ap_sig_cseq_ST_st117_fsm_116 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st88_fsm_87 or ap_sig_cseq_ST_st94_fsm_93) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st117_fsm_116)) begin
        grp_fu_535_p1 = reg_608;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        grp_fu_535_p1 = ap_const_lv64_3FF0000000000000;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_93))) begin
        grp_fu_535_p1 = reg_585;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st88_fsm_87))) begin
        grp_fu_535_p1 = reg_591;
    end else begin
        grp_fu_535_p1 = 'bx;
    end
end

always @ (reg_578 or ap_sig_cseq_ST_st47_fsm_46 or ap_sig_cseq_ST_st124_fsm_123) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st124_fsm_123)) begin
        grp_fu_547_p0 = reg_578;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        grp_fu_547_p0 = ap_const_lv64_3FF0000000000000;
    end else begin
        grp_fu_547_p0 = 'bx;
    end
end

always @ (reg_602 or sumsoft_reg_354 or ap_sig_cseq_ST_st47_fsm_46 or ap_sig_cseq_ST_st124_fsm_123) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st124_fsm_123)) begin
        grp_fu_547_p1 = sumsoft_reg_354;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        grp_fu_547_p1 = reg_602;
    end else begin
        grp_fu_547_p1 = 'bx;
    end
end

always @ (reg_602 or tmp_25_fu_898_p1 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st99_fsm_98) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98)) begin
        grp_fu_557_p1 = reg_602;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        grp_fu_557_p1 = tmp_25_fu_898_p1;
    end else begin
        grp_fu_557_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or p_uOut_addr_1_reg_1560 or ap_sig_cseq_ST_st5_fsm_4 or p_uOut_addr_3_reg_1624 or ap_sig_cseq_ST_st80_fsm_79 or ap_sig_cseq_ST_st122_fsm_121 or p_uOut_addr_5_reg_1665 or ap_sig_cseq_ST_st156_fsm_155 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st155_fsm_154 or tmp_6_fu_653_p1 or tmp_74_cast_fu_870_p1 or tmp_77_cast_fu_1023_p1 or tmp_78_cast_fu_1061_p1 or tmp_80_cast_fu_1085_p1 or ap_sig_cseq_ST_st117_fsm_116) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st155_fsm_154)) begin
        p_uOut_address0 = p_uOut_addr_5_reg_1665;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st117_fsm_116)) begin
        p_uOut_address0 = p_uOut_addr_3_reg_1624;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77)) begin
        p_uOut_address0 = p_uOut_addr_1_reg_1560;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_uOut_address0 = tmp_6_fu_653_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155)) begin
        p_uOut_address0 = tmp_80_cast_fu_1085_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121)) begin
        p_uOut_address0 = tmp_78_cast_fu_1061_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79)) begin
        p_uOut_address0 = tmp_77_cast_fu_1023_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        p_uOut_address0 = tmp_74_cast_fu_870_p1;
    end else begin
        p_uOut_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st156_fsm_155 or ap_sig_cseq_ST_st161_fsm_160 or tmp_81_cast_fu_1099_p1 or tmp_82_cast_fu_1259_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st161_fsm_160)) begin
        p_uOut_address1 = tmp_82_cast_fu_1259_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155)) begin
        p_uOut_address1 = tmp_81_cast_fu_1099_p1;
    end else begin
        p_uOut_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_bdd_441 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st80_fsm_79 or ap_sig_cseq_ST_st122_fsm_121 or ap_sig_cseq_ST_st156_fsm_155 or tmp_38_fu_1071_p2 or ap_sig_ioackin_P_netOut_V_TREADY or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st155_fsm_154 or ap_sig_cseq_ST_st117_fsm_116) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_441) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) | (ap_const_logic_1 == ap_sig_cseq_ST_st122_fsm_121) | ((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155) & ~((ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_sig_ioackin_P_netOut_V_TREADY))) | (ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st155_fsm_154) | (ap_const_logic_1 == ap_sig_cseq_ST_st117_fsm_116))) begin
        p_uOut_ce0 = ap_const_logic_1;
    end else begin
        p_uOut_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st156_fsm_155 or tmp_38_fu_1071_p2 or ap_sig_ioackin_P_netOut_V_TREADY or ap_sig_cseq_ST_st161_fsm_160) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155) & ~((ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_sig_ioackin_P_netOut_V_TREADY))) | (ap_const_logic_1 == ap_sig_cseq_ST_st161_fsm_160))) begin
        p_uOut_ce1 = ap_const_logic_1;
    end else begin
        p_uOut_ce1 = ap_const_logic_0;
    end
end

always @ (P_netIn_TDATA or reg_608 or reg_615 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st155_fsm_154 or ap_sig_cseq_ST_st117_fsm_116) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st117_fsm_116)) begin
        p_uOut_d0 = reg_608;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st155_fsm_154))) begin
        p_uOut_d0 = reg_615;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_uOut_d0 = P_netIn_TDATA;
    end else begin
        p_uOut_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_642_p2 or ap_sig_bdd_441 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st155_fsm_154 or ap_sig_cseq_ST_st117_fsm_116) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_642_p2) & ~ap_sig_bdd_441) | (ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st155_fsm_154) | (ap_const_logic_1 == ap_sig_cseq_ST_st117_fsm_116))) begin
        p_uOut_we0 = ap_const_logic_1;
    end else begin
        p_uOut_we0 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or tmp_fu_620_p2 or ap_sig_bdd_414 or tmp_1_fu_630_p2 or exitcond1_fu_642_p2 or ap_sig_bdd_441 or tmp_7_fu_658_p2 or tmp_16_fu_765_p2 or exitcond3_fu_836_p2 or tmp_19_fu_920_p2 or exitcond4_fu_989_p2 or exitcond5_fu_1041_p2 or tmp_38_fu_1071_p2 or ap_sig_ioackin_P_netOut_V_TREADY or exitcond6_fu_1210_p2 or exitcond_fu_1239_p2 or tmp_8_fu_1264_p2 or exitcond2_fu_1341_p2 or exitcond8_fu_1399_p2 or ap_sig_bdd_710 or exitcond7_fu_1410_p2 or ap_sig_bdd_725 or tmp_35_fu_1066_p2 or ap_sig_ioackin_P_uOut_TREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414)) begin
                ap_NS_fsm = ap_ST_st166_fsm_165;
            end else if (((tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414 & (ap_const_lv1_0 == tmp_1_fu_630_p2))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if (((tmp_fu_620_p2 == ap_const_lv1_0) & ~ap_sig_bdd_414 & ~(ap_const_lv1_0 == tmp_1_fu_630_p2))) begin
                ap_NS_fsm = ap_ST_st163_fsm_162;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (((ap_const_lv1_0 == exitcond1_fu_642_p2) & ~ap_sig_bdd_441)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~ap_sig_bdd_441 & ~(ap_const_lv1_0 == exitcond1_fu_642_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == tmp_7_fu_658_p2)) begin
                ap_NS_fsm = ap_ST_st79_fsm_78;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((ap_const_lv1_0 == tmp_16_fu_765_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_fu_836_p2)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st64_fsm_63;
        end
        ap_ST_st64_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_64;
        end
        ap_ST_st65_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st66_fsm_65;
        end
        ap_ST_st66_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st67_fsm_66;
        end
        ap_ST_st67_fsm_66 : 
        begin
            ap_NS_fsm = ap_ST_st68_fsm_67;
        end
        ap_ST_st68_fsm_67 : 
        begin
            ap_NS_fsm = ap_ST_st69_fsm_68;
        end
        ap_ST_st69_fsm_68 : 
        begin
            ap_NS_fsm = ap_ST_st70_fsm_69;
        end
        ap_ST_st70_fsm_69 : 
        begin
            ap_NS_fsm = ap_ST_st71_fsm_70;
        end
        ap_ST_st71_fsm_70 : 
        begin
            ap_NS_fsm = ap_ST_st72_fsm_71;
        end
        ap_ST_st72_fsm_71 : 
        begin
            ap_NS_fsm = ap_ST_st73_fsm_72;
        end
        ap_ST_st73_fsm_72 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_73;
        end
        ap_ST_st74_fsm_73 : 
        begin
            ap_NS_fsm = ap_ST_st75_fsm_74;
        end
        ap_ST_st75_fsm_74 : 
        begin
            ap_NS_fsm = ap_ST_st76_fsm_75;
        end
        ap_ST_st76_fsm_75 : 
        begin
            ap_NS_fsm = ap_ST_st77_fsm_76;
        end
        ap_ST_st77_fsm_76 : 
        begin
            ap_NS_fsm = ap_ST_st78_fsm_77;
        end
        ap_ST_st78_fsm_77 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st79_fsm_78 : 
        begin
            if (~(ap_const_lv1_0 == tmp_19_fu_920_p2)) begin
                ap_NS_fsm = ap_ST_st80_fsm_79;
            end else begin
                ap_NS_fsm = ap_ST_st122_fsm_121;
            end
        end
        ap_ST_st80_fsm_79 : 
        begin
            if (~(ap_const_lv1_0 == exitcond4_fu_989_p2)) begin
                ap_NS_fsm = ap_ST_st93_fsm_92;
            end else begin
                ap_NS_fsm = ap_ST_st81_fsm_80;
            end
        end
        ap_ST_st81_fsm_80 : 
        begin
            ap_NS_fsm = ap_ST_st82_fsm_81;
        end
        ap_ST_st82_fsm_81 : 
        begin
            ap_NS_fsm = ap_ST_st83_fsm_82;
        end
        ap_ST_st83_fsm_82 : 
        begin
            ap_NS_fsm = ap_ST_st84_fsm_83;
        end
        ap_ST_st84_fsm_83 : 
        begin
            ap_NS_fsm = ap_ST_st85_fsm_84;
        end
        ap_ST_st85_fsm_84 : 
        begin
            ap_NS_fsm = ap_ST_st86_fsm_85;
        end
        ap_ST_st86_fsm_85 : 
        begin
            ap_NS_fsm = ap_ST_st87_fsm_86;
        end
        ap_ST_st87_fsm_86 : 
        begin
            ap_NS_fsm = ap_ST_st88_fsm_87;
        end
        ap_ST_st88_fsm_87 : 
        begin
            ap_NS_fsm = ap_ST_st89_fsm_88;
        end
        ap_ST_st89_fsm_88 : 
        begin
            ap_NS_fsm = ap_ST_st90_fsm_89;
        end
        ap_ST_st90_fsm_89 : 
        begin
            ap_NS_fsm = ap_ST_st91_fsm_90;
        end
        ap_ST_st91_fsm_90 : 
        begin
            ap_NS_fsm = ap_ST_st92_fsm_91;
        end
        ap_ST_st92_fsm_91 : 
        begin
            ap_NS_fsm = ap_ST_st80_fsm_79;
        end
        ap_ST_st93_fsm_92 : 
        begin
            ap_NS_fsm = ap_ST_st94_fsm_93;
        end
        ap_ST_st94_fsm_93 : 
        begin
            ap_NS_fsm = ap_ST_st95_fsm_94;
        end
        ap_ST_st95_fsm_94 : 
        begin
            ap_NS_fsm = ap_ST_st96_fsm_95;
        end
        ap_ST_st96_fsm_95 : 
        begin
            ap_NS_fsm = ap_ST_st97_fsm_96;
        end
        ap_ST_st97_fsm_96 : 
        begin
            ap_NS_fsm = ap_ST_st98_fsm_97;
        end
        ap_ST_st98_fsm_97 : 
        begin
            ap_NS_fsm = ap_ST_st99_fsm_98;
        end
        ap_ST_st99_fsm_98 : 
        begin
            ap_NS_fsm = ap_ST_st100_fsm_99;
        end
        ap_ST_st100_fsm_99 : 
        begin
            ap_NS_fsm = ap_ST_st101_fsm_100;
        end
        ap_ST_st101_fsm_100 : 
        begin
            ap_NS_fsm = ap_ST_st102_fsm_101;
        end
        ap_ST_st102_fsm_101 : 
        begin
            ap_NS_fsm = ap_ST_st103_fsm_102;
        end
        ap_ST_st103_fsm_102 : 
        begin
            ap_NS_fsm = ap_ST_st104_fsm_103;
        end
        ap_ST_st104_fsm_103 : 
        begin
            ap_NS_fsm = ap_ST_st105_fsm_104;
        end
        ap_ST_st105_fsm_104 : 
        begin
            ap_NS_fsm = ap_ST_st106_fsm_105;
        end
        ap_ST_st106_fsm_105 : 
        begin
            ap_NS_fsm = ap_ST_st107_fsm_106;
        end
        ap_ST_st107_fsm_106 : 
        begin
            ap_NS_fsm = ap_ST_st108_fsm_107;
        end
        ap_ST_st108_fsm_107 : 
        begin
            ap_NS_fsm = ap_ST_st109_fsm_108;
        end
        ap_ST_st109_fsm_108 : 
        begin
            ap_NS_fsm = ap_ST_st110_fsm_109;
        end
        ap_ST_st110_fsm_109 : 
        begin
            ap_NS_fsm = ap_ST_st111_fsm_110;
        end
        ap_ST_st111_fsm_110 : 
        begin
            ap_NS_fsm = ap_ST_st112_fsm_111;
        end
        ap_ST_st112_fsm_111 : 
        begin
            ap_NS_fsm = ap_ST_st113_fsm_112;
        end
        ap_ST_st113_fsm_112 : 
        begin
            ap_NS_fsm = ap_ST_st114_fsm_113;
        end
        ap_ST_st114_fsm_113 : 
        begin
            ap_NS_fsm = ap_ST_st115_fsm_114;
        end
        ap_ST_st115_fsm_114 : 
        begin
            ap_NS_fsm = ap_ST_st116_fsm_115;
        end
        ap_ST_st116_fsm_115 : 
        begin
            ap_NS_fsm = ap_ST_st117_fsm_116;
        end
        ap_ST_st117_fsm_116 : 
        begin
            ap_NS_fsm = ap_ST_st118_fsm_117;
        end
        ap_ST_st118_fsm_117 : 
        begin
            ap_NS_fsm = ap_ST_st119_fsm_118;
        end
        ap_ST_st119_fsm_118 : 
        begin
            ap_NS_fsm = ap_ST_st120_fsm_119;
        end
        ap_ST_st120_fsm_119 : 
        begin
            ap_NS_fsm = ap_ST_st121_fsm_120;
        end
        ap_ST_st121_fsm_120 : 
        begin
            ap_NS_fsm = ap_ST_st79_fsm_78;
        end
        ap_ST_st122_fsm_121 : 
        begin
            if ((~(ap_const_lv1_0 == exitcond5_fu_1041_p2) & ~(ap_const_lv1_0 == tmp_35_fu_1066_p2))) begin
                ap_NS_fsm = ap_ST_st160_fsm_159;
            end else if (((ap_const_lv1_0 == tmp_35_fu_1066_p2) & ~(ap_const_lv1_0 == exitcond5_fu_1041_p2))) begin
                ap_NS_fsm = ap_ST_st156_fsm_155;
            end else begin
                ap_NS_fsm = ap_ST_st123_fsm_122;
            end
        end
        ap_ST_st123_fsm_122 : 
        begin
            ap_NS_fsm = ap_ST_st124_fsm_123;
        end
        ap_ST_st124_fsm_123 : 
        begin
            ap_NS_fsm = ap_ST_st125_fsm_124;
        end
        ap_ST_st125_fsm_124 : 
        begin
            ap_NS_fsm = ap_ST_st126_fsm_125;
        end
        ap_ST_st126_fsm_125 : 
        begin
            ap_NS_fsm = ap_ST_st127_fsm_126;
        end
        ap_ST_st127_fsm_126 : 
        begin
            ap_NS_fsm = ap_ST_st128_fsm_127;
        end
        ap_ST_st128_fsm_127 : 
        begin
            ap_NS_fsm = ap_ST_st129_fsm_128;
        end
        ap_ST_st129_fsm_128 : 
        begin
            ap_NS_fsm = ap_ST_st130_fsm_129;
        end
        ap_ST_st130_fsm_129 : 
        begin
            ap_NS_fsm = ap_ST_st131_fsm_130;
        end
        ap_ST_st131_fsm_130 : 
        begin
            ap_NS_fsm = ap_ST_st132_fsm_131;
        end
        ap_ST_st132_fsm_131 : 
        begin
            ap_NS_fsm = ap_ST_st133_fsm_132;
        end
        ap_ST_st133_fsm_132 : 
        begin
            ap_NS_fsm = ap_ST_st134_fsm_133;
        end
        ap_ST_st134_fsm_133 : 
        begin
            ap_NS_fsm = ap_ST_st135_fsm_134;
        end
        ap_ST_st135_fsm_134 : 
        begin
            ap_NS_fsm = ap_ST_st136_fsm_135;
        end
        ap_ST_st136_fsm_135 : 
        begin
            ap_NS_fsm = ap_ST_st137_fsm_136;
        end
        ap_ST_st137_fsm_136 : 
        begin
            ap_NS_fsm = ap_ST_st138_fsm_137;
        end
        ap_ST_st138_fsm_137 : 
        begin
            ap_NS_fsm = ap_ST_st139_fsm_138;
        end
        ap_ST_st139_fsm_138 : 
        begin
            ap_NS_fsm = ap_ST_st140_fsm_139;
        end
        ap_ST_st140_fsm_139 : 
        begin
            ap_NS_fsm = ap_ST_st141_fsm_140;
        end
        ap_ST_st141_fsm_140 : 
        begin
            ap_NS_fsm = ap_ST_st142_fsm_141;
        end
        ap_ST_st142_fsm_141 : 
        begin
            ap_NS_fsm = ap_ST_st143_fsm_142;
        end
        ap_ST_st143_fsm_142 : 
        begin
            ap_NS_fsm = ap_ST_st144_fsm_143;
        end
        ap_ST_st144_fsm_143 : 
        begin
            ap_NS_fsm = ap_ST_st145_fsm_144;
        end
        ap_ST_st145_fsm_144 : 
        begin
            ap_NS_fsm = ap_ST_st146_fsm_145;
        end
        ap_ST_st146_fsm_145 : 
        begin
            ap_NS_fsm = ap_ST_st147_fsm_146;
        end
        ap_ST_st147_fsm_146 : 
        begin
            ap_NS_fsm = ap_ST_st148_fsm_147;
        end
        ap_ST_st148_fsm_147 : 
        begin
            ap_NS_fsm = ap_ST_st149_fsm_148;
        end
        ap_ST_st149_fsm_148 : 
        begin
            ap_NS_fsm = ap_ST_st150_fsm_149;
        end
        ap_ST_st150_fsm_149 : 
        begin
            ap_NS_fsm = ap_ST_st151_fsm_150;
        end
        ap_ST_st151_fsm_150 : 
        begin
            ap_NS_fsm = ap_ST_st152_fsm_151;
        end
        ap_ST_st152_fsm_151 : 
        begin
            ap_NS_fsm = ap_ST_st153_fsm_152;
        end
        ap_ST_st153_fsm_152 : 
        begin
            ap_NS_fsm = ap_ST_st154_fsm_153;
        end
        ap_ST_st154_fsm_153 : 
        begin
            ap_NS_fsm = ap_ST_st155_fsm_154;
        end
        ap_ST_st155_fsm_154 : 
        begin
            ap_NS_fsm = ap_ST_st122_fsm_121;
        end
        ap_ST_st156_fsm_155 : 
        begin
            if (((ap_const_lv1_0 == tmp_38_fu_1071_p2) & ~((ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_sig_ioackin_P_netOut_V_TREADY)))) begin
                ap_NS_fsm = ap_ST_st167_fsm_166;
            end else if ((~((ap_const_lv1_0 == tmp_38_fu_1071_p2) & (ap_const_logic_0 == ap_sig_ioackin_P_netOut_V_TREADY)) & ~(ap_const_lv1_0 == tmp_38_fu_1071_p2))) begin
                ap_NS_fsm = ap_ST_st157_fsm_156;
            end else begin
                ap_NS_fsm = ap_ST_st156_fsm_155;
            end
        end
        ap_ST_st157_fsm_156 : 
        begin
            ap_NS_fsm = ap_ST_st158_fsm_157;
        end
        ap_ST_st158_fsm_157 : 
        begin
            ap_NS_fsm = ap_ST_st159_fsm_158;
        end
        ap_ST_st159_fsm_158 : 
        begin
            ap_NS_fsm = ap_ST_st156_fsm_155;
        end
        ap_ST_st160_fsm_159 : 
        begin
            if ((ap_const_lv1_0 == exitcond6_fu_1210_p2)) begin
                ap_NS_fsm = ap_ST_st161_fsm_160;
            end else begin
                ap_NS_fsm = ap_ST_st167_fsm_166;
            end
        end
        ap_ST_st161_fsm_160 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_1239_p2)) begin
                ap_NS_fsm = ap_ST_st162_fsm_161;
            end else begin
                ap_NS_fsm = ap_ST_st160_fsm_159;
            end
        end
        ap_ST_st162_fsm_161 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_P_uOut_TREADY)) begin
                ap_NS_fsm = ap_ST_st161_fsm_160;
            end else begin
                ap_NS_fsm = ap_ST_st162_fsm_161;
            end
        end
        ap_ST_st163_fsm_162 : 
        begin
            if (~(ap_const_lv1_0 == tmp_8_fu_1264_p2)) begin
                ap_NS_fsm = ap_ST_st164_fsm_163;
            end else begin
                ap_NS_fsm = ap_ST_st167_fsm_166;
            end
        end
        ap_ST_st164_fsm_163 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_1341_p2)) begin
                ap_NS_fsm = ap_ST_st163_fsm_162;
            end else begin
                ap_NS_fsm = ap_ST_st165_fsm_164;
            end
        end
        ap_ST_st165_fsm_164 : 
        begin
            if (((ap_const_lv1_0 == exitcond8_fu_1399_p2) & ~ap_sig_bdd_710)) begin
                ap_NS_fsm = ap_ST_st165_fsm_164;
            end else if ((~ap_sig_bdd_710 & ~(ap_const_lv1_0 == exitcond8_fu_1399_p2))) begin
                ap_NS_fsm = ap_ST_st164_fsm_163;
            end else begin
                ap_NS_fsm = ap_ST_st165_fsm_164;
            end
        end
        ap_ST_st166_fsm_165 : 
        begin
            if (((ap_const_lv1_0 == exitcond7_fu_1410_p2) & ~ap_sig_bdd_725)) begin
                ap_NS_fsm = ap_ST_st166_fsm_165;
            end else if ((~ap_sig_bdd_725 & ~(ap_const_lv1_0 == exitcond7_fu_1410_p2))) begin
                ap_NS_fsm = ap_ST_st167_fsm_166;
            end else begin
                ap_NS_fsm = ap_ST_st166_fsm_165;
            end
        end
        ap_ST_st167_fsm_166 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign P_netOut_V_TDATA = p_s_reg_411;

assign P_uOut_TDATA = p_uOut_q1;

assign ST_WandB_d0 = P_WandB_TDATA;

assign ST_layerSize_V_load_1_phi_fu_1303_p3 = ((sel_tmp2_fu_1297_p2[0:0] === 1'b1) ? ST_layerSize_V_2 : sel_tmp1_fu_1289_p3);

assign ap_return = agg_result_V_reg_514;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1012 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1019 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1029 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_62]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_185 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_275 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_50]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_283 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_291 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_300 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_309 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_319 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_326 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_56]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_336 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_343 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_352 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_359 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_61]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_377 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_73]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_394 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_401 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_99]);
end


always @ (ap_start or P_config_V_TVALID or tmp_fu_620_p2) begin
    ap_sig_bdd_414 = (((P_config_V_TVALID == ap_const_logic_0) & ~(tmp_fu_620_p2 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_435 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (P_netIn_TVALID or exitcond1_fu_642_p2) begin
    ap_sig_bdd_441 = ((P_netIn_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond1_fu_642_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_451 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_481 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_503 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_523 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_532 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_553 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_572 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_78]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_581 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_79]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_595 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_617 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_626 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_637 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_655 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A0]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_669 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_686 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_704 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A4]);
end


always @ (P_WandB_TVALID or exitcond8_fu_1399_p2) begin
    ap_sig_bdd_710 = ((P_WandB_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond8_fu_1399_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_720 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A5]);
end


always @ (P_config_V_TVALID or exitcond7_fu_1410_p2) begin
    ap_sig_bdd_725 = ((P_config_V_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond7_fu_1410_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_754 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_776 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_805 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A1]);
end


always @ (ap_sig_cseq_ST_st156_fsm_155 or tmp_38_fu_1071_p2) begin
    ap_sig_bdd_909 = ((ap_const_logic_1 == ap_sig_cseq_ST_st156_fsm_155) & (ap_const_lv1_0 == tmp_38_fu_1071_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_929 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_74]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_954 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_961 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_969 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_976 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_57]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_983 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5D]);
end

assign exitcond1_fu_642_p2 = (i_2_reg_297 == ST_layerSize_V_0_load_reg_1472? 1'b1: 1'b0);

assign exitcond2_fu_1341_p2 = (j_reg_481 == ST_layerSize_V_load_1_phi_reg_1751? 1'b1: 1'b0);

assign exitcond3_fu_836_p2 = (k_1_reg_343 == tmp_20_reg_1548? 1'b1: 1'b0);

assign exitcond4_fu_989_p2 = (j_2_reg_389 == tmp_22_reg_1612? 1'b1: 1'b0);

assign exitcond5_fu_1041_p2 = (i_5_reg_400 == tmp_17_reg_1598? 1'b1: 1'b0);

assign exitcond6_fu_1210_p2 = (i_6_reg_436 == ST_numLayer_V_load_reg_1461? 1'b1: 1'b0);

assign exitcond7_fu_1410_p2 = (i_reg_503 == P_config_V_read_reg_1477? 1'b1: 1'b0);

assign exitcond8_fu_1399_p2 = (k_reg_492 == tmp_10_reg_1756? 1'b1: 1'b0);

assign exitcond_fu_1239_p2 = (j_3_reg_458 == tmp_40_reg_1725? 1'b1: 1'b0);

assign feedforward_AXILiteS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign grp_fu_535_ce = ap_const_logic_1;

assign grp_fu_543_ce = ap_const_logic_1;

assign grp_fu_547_ce = ap_const_logic_1;

assign grp_fu_557_ce = ap_const_logic_1;

assign i_10_fu_830_p2 = (i_3_reg_308 + ap_const_lv8_1);

assign i_11_fu_1046_p2 = (i_5_reg_400 + ap_const_lv8_1);

assign i_12_fu_926_p2 = (i_4_reg_366 + ap_const_lv32_1);

assign i_14_fu_1215_p2 = (ap_const_lv8_1 + i_6_reg_436);

assign i_15_fu_1194_p2 = (ap_const_lv8_1 + p_netOut_V_reg_424);

assign i_7_fu_1415_p2 = (i_reg_503 + ap_const_lv8_1);

assign i_8_fu_647_p2 = (i_2_reg_297 + ap_const_lv8_1);

assign i_9_fu_1379_p2 = (i_1_reg_469 + ap_const_lv8_1);

assign j_4_fu_1346_p2 = (j_reg_481 + ap_const_lv8_1);

assign j_5_fu_771_p2 = (j_1_reg_320 + ap_const_lv32_1);

assign j_6_fu_994_p2 = (j_2_reg_389 + ap_const_lv8_1);

assign j_7_fu_1244_p2 = (j_3_reg_458 + ap_const_lv8_1);

assign k_2_fu_1404_p2 = (k_reg_492 + ap_const_lv9_1);

assign k_3_fu_841_p2 = (k_1_reg_343 + ap_const_lv8_1);

assign lhs_V_1_cast_fu_701_p1 = ST_numLayer_V_load_reg_1461;

assign next_mul_fu_1204_p2 = (ap_const_lv14_23 + phi_mul_reg_447);

assign notlhs1_fu_1157_p2 = (tmp_45_fu_1125_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);

assign notlhs_fu_1139_p2 = (tmp_43_fu_1108_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);

assign notrhs1_fu_1163_p2 = (tmp_71_fu_1135_p1 == ap_const_lv52_0? 1'b1: 1'b0);

assign notrhs_fu_1145_p2 = (tmp_70_fu_1118_p1 == ap_const_lv52_0? 1'b1: 1'b0);

assign p_netOut_V_1_fu_1187_p3 = ((tmp_51_reg_1692[0:0] === 1'b1) ? p_netOut_V_reg_424 : p_s_reg_411);

assign p_shl2_cast_fu_804_p3 = {{tmp_52_fu_800_p1}, {ap_const_lv5_0}};

assign p_shl3_cast_fu_816_p3 = {{tmp_53_fu_812_p1}, {ap_const_lv2_0}};

assign p_shl4_cast_fu_963_p3 = {{tmp_56_fu_959_p1}, {ap_const_lv5_0}};

assign p_shl5_cast_fu_975_p3 = {{tmp_57_fu_971_p1}, {ap_const_lv2_0}};

assign p_uOut_load_3_to_int_fu_1104_p1 = reg_578;

assign p_uOut_load_4_to_int_fu_1122_p1 = p_uOut_load_4_reg_1686;

assign r_V_1_fu_732_p2 = ($signed(ap_const_lv9_1FE) + $signed(lhs_V_1_cast_fu_701_p1));

assign r_V_fu_704_p2 = ($signed(ap_const_lv9_1FF) + $signed(lhs_V_1_cast_fu_701_p1));

assign sel_tmp1_fu_1289_p3 = ((sel_tmp_fu_1283_p2[0:0] === 1'b1) ? ST_layerSize_V_1 : ST_layerSize_V_3);

assign sel_tmp2_fu_1297_p2 = (tmp_5_fu_1279_p1 == ap_const_lv2_2? 1'b1: 1'b0);

assign sel_tmp_fu_1283_p2 = (tmp_5_fu_1279_p1 == ap_const_lv2_1? 1'b1: 1'b0);

assign tmp_10_fu_1335_p2 = (ap_const_lv9_1 + tmp_9_fu_1331_p1);

assign tmp_11_fu_1356_p2 = (tmp_cast_fu_1352_p1 + tmp_s_reg_1746);

assign tmp_12_cast_fu_1385_p1 = k_reg_492;

assign tmp_12_fu_1361_p2 = tmp_11_fu_1356_p2 << ap_const_lv14_5;

assign tmp_13_fu_1367_p2 = tmp_11_fu_1356_p2 << ap_const_lv14_2;

assign tmp_15_fu_761_p1 = tmp_14_fu_748_p6;

assign tmp_16_fu_765_p2 = ($signed(j_1_reg_320) < $signed(tmp_15_fu_761_p1)? 1'b1: 1'b0);

assign tmp_18_fu_916_p1 = tmp_17_fu_903_p6;

assign tmp_19_fu_920_p2 = ($signed(i_4_reg_366) < $signed(tmp_18_fu_916_p1)? 1'b1: 1'b0);

assign tmp_1_fu_630_p2 = (P_mode_V == ap_const_lv8_3? 1'b1: 1'b0);

assign tmp_21_fu_1373_p2 = (tmp_12_fu_1361_p2 + tmp_13_fu_1367_p2);

assign tmp_23_cast_fu_945_p1 = $signed(i_4_reg_366);

assign tmp_23_fu_667_p1 = tmp_23_fu_667_p10;

assign tmp_23_fu_667_p10 = i_3_reg_308;

assign tmp_23_fu_667_p2 = (ap_const_lv15_23 * tmp_23_fu_667_p1);

assign tmp_24_cast_fu_875_p1 = tmp_20_reg_1548;

assign tmp_24_fu_677_p1 = i_3_reg_308[1:0];

assign tmp_25_fu_898_p1 = tmp_38_neg_fu_892_p2;

assign tmp_29_cast1_fu_847_p1 = k_1_reg_343;

assign tmp_29_cast_fu_851_p1 = k_1_reg_343;

assign tmp_29_fu_691_p1 = tmp_29_fu_691_p10;

assign tmp_29_fu_691_p10 = tmp_4_fu_681_p2;

assign tmp_29_fu_691_p2 = (ap_const_lv9_23 * tmp_29_fu_691_p1);

assign tmp_2_fu_1317_p5 = ($signed(ap_const_lv2_3) + $signed(tmp_5_fu_1279_p1));

assign tmp_31_cast_fu_1028_p1 = tmp_22_reg_1612;

assign tmp_31_fu_697_p1 = tmp_4_fu_681_p2[1:0];

assign tmp_33_cast1_fu_1000_p1 = j_2_reg_389;

assign tmp_33_cast_fu_1004_p1 = j_2_reg_389;

assign tmp_33_fu_714_p1 = r_V_fu_704_p2;

assign tmp_33_fu_714_p2 = ($signed({{1'b0}, {ap_const_lv16_23}}) * $signed(tmp_33_fu_714_p1));

assign tmp_35_fu_1066_p2 = (P_mode_V_read_reg_1453 == ap_const_lv8_4? 1'b1: 1'b0);

assign tmp_36_cast_fu_1052_p1 = i_5_reg_400;

assign tmp_36_fu_720_p1 = tmp_33_fu_714_p2[8:0];

assign tmp_38_fu_1071_p2 = (p_netOut_V_reg_424 < tmp_17_reg_1598? 1'b1: 1'b0);

assign tmp_38_neg_fu_892_p2 = (tmp_38_to_int_fu_888_p1 ^ ap_const_lv64_8000000000000000);

assign tmp_38_to_int_fu_888_p1 = reg_602;

assign tmp_39_fu_728_p1 = r_V_fu_704_p2[1:0];

assign tmp_3_fu_1421_p1 = i_reg_503[1:0];

assign tmp_40_fu_1225_p5 = i_6_reg_436[1:0];

assign tmp_41_cast_fu_1076_p1 = p_netOut_V_reg_424;

assign tmp_41_fu_738_p2 = ($signed({{1'b0}, {ap_const_lv9_23}}) * $signed(r_V_1_fu_732_p2));

assign tmp_42_cast_fu_1090_p1 = p_s_reg_411;

assign tmp_42_fu_744_p1 = r_V_1_fu_732_p2[1:0];

assign tmp_43_fu_1108_p4 = {{p_uOut_load_3_to_int_fu_1104_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign tmp_44_fu_1389_p2 = (tmp_21_reg_1769 + tmp_12_cast_fu_1385_p1);

assign tmp_45_fu_1125_p4 = {{p_uOut_load_4_to_int_fu_1122_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign tmp_46_fu_790_p2 = (j_1_reg_320 + tmp_59_cast_reg_1493);

assign tmp_47_fu_1151_p2 = (notrhs_fu_1145_p2 | notlhs_fu_1139_p2);

assign tmp_48_fu_1169_p2 = (notrhs1_fu_1163_p2 | notlhs1_fu_1157_p2);

assign tmp_49_fu_1175_p2 = (tmp_47_fu_1151_p2 & tmp_48_fu_1169_p2);

assign tmp_4_fu_681_p2 = ($signed(ap_const_lv8_FF) + $signed(i_3_reg_308));

assign tmp_50_fu_553_opcode = ap_const_lv5_2;

assign tmp_51_fu_1181_p2 = (tmp_49_fu_1175_p2 & tmp_50_fu_553_p2);

assign tmp_52_cast_fu_1250_p1 = j_3_reg_458;

assign tmp_52_fu_800_p1 = tmp_46_fu_790_p2[8:0];

assign tmp_53_fu_812_p1 = tmp_46_fu_790_p2[11:0];

assign tmp_54_fu_824_p2 = (p_shl2_cast_fu_804_p3 + p_shl3_cast_fu_816_p3);

assign tmp_55_fu_949_p2 = ($signed(tmp_23_cast_fu_945_p1) + $signed(tmp_61_cast_reg_1520));

assign tmp_56_fu_959_p1 = tmp_55_fu_949_p2[8:0];

assign tmp_57_fu_971_p1 = tmp_55_fu_949_p2[11:0];

assign tmp_58_fu_983_p2 = (p_shl4_cast_fu_963_p3 + p_shl5_cast_fu_975_p3);

assign tmp_59_cast_fu_673_p1 = tmp_23_fu_667_p2;

assign tmp_59_fu_1056_p2 = (tmp_36_reg_1513 + tmp_36_cast_fu_1052_p1);

assign tmp_5_fu_1279_p1 = i_1_reg_469[1:0];

assign tmp_60_fu_878_p2 = (tmp_54_reg_1554 + tmp_24_cast_fu_875_p1);

assign tmp_61_cast_fu_724_p1 = $signed(tmp_33_fu_714_p2);

assign tmp_61_fu_855_p2 = (tmp_54_reg_1554 + tmp_29_cast_fu_851_p1);

assign tmp_62_fu_865_p2 = (tmp_29_reg_1503 + tmp_29_cast1_fu_847_p1);

assign tmp_63_cast_fu_1394_p1 = tmp_44_fu_1389_p2;

assign tmp_63_fu_1031_p2 = (tmp_58_reg_1618 + tmp_31_cast_fu_1028_p1);

assign tmp_64_cast_fu_795_p1 = $signed(tmp_46_fu_790_p2);

assign tmp_64_fu_1008_p2 = (tmp_58_reg_1618 + tmp_33_cast_fu_1004_p1);

assign tmp_65_fu_1018_p2 = (tmp_41_reg_1530 + tmp_33_cast1_fu_1000_p1);

assign tmp_66_fu_1200_p1 = phi_mul_reg_447[8:0];

assign tmp_68_cast_fu_954_p1 = $signed(tmp_55_fu_949_p2);

assign tmp_68_fu_1080_p2 = (tmp_36_reg_1513 + tmp_41_cast_fu_1076_p1);

assign tmp_69_fu_1094_p2 = (tmp_36_reg_1513 + tmp_42_cast_fu_1090_p1);

assign tmp_6_fu_653_p1 = i_2_reg_297;

assign tmp_70_fu_1118_p1 = p_uOut_load_3_to_int_fu_1104_p1[51:0];

assign tmp_71_fu_1135_p1 = p_uOut_load_4_to_int_fu_1122_p1[51:0];

assign tmp_72_cast_fu_883_p1 = tmp_60_fu_878_p2;

assign tmp_72_fu_1254_p2 = (tmp_66_reg_1707 + tmp_52_cast_fu_1250_p1);

assign tmp_73_cast_fu_860_p1 = tmp_61_fu_855_p2;

assign tmp_74_cast_fu_870_p1 = $signed(tmp_62_fu_865_p2);

assign tmp_75_cast_fu_1036_p1 = tmp_63_fu_1031_p2;

assign tmp_76_cast_fu_1013_p1 = tmp_64_fu_1008_p2;

assign tmp_77_cast_fu_1023_p1 = $signed(tmp_65_fu_1018_p2);

assign tmp_78_cast_fu_1061_p1 = $signed(tmp_59_fu_1056_p2);

assign tmp_7_fu_658_p2 = (i_3_reg_308 < ST_numLayer_V_load_reg_1461? 1'b1: 1'b0);

assign tmp_80_cast_fu_1085_p1 = $signed(tmp_68_fu_1080_p2);

assign tmp_81_cast_fu_1099_p1 = $signed(tmp_69_fu_1094_p2);

assign tmp_82_cast_fu_1259_p1 = tmp_72_fu_1254_p2;

assign tmp_8_fu_1264_p2 = (i_1_reg_469 < ST_numLayer_V_load_reg_1461? 1'b1: 1'b0);

assign tmp_9_fu_1331_p1 = tmp_2_fu_1317_p6;

assign tmp_cast_fu_1352_p1 = j_reg_481;

assign tmp_fu_620_p2 = (P_mode_V == ap_const_lv8_2? 1'b1: 1'b0);

assign tmp_s_fu_1273_p1 = tmp_s_fu_1273_p10;

assign tmp_s_fu_1273_p10 = i_1_reg_469;

assign tmp_s_fu_1273_p2 = (ap_const_lv14_23 * tmp_s_fu_1273_p1);
always @ (posedge ap_clk) begin
    tmp_59_cast_reg_1493[31:15] <= 17'b00000000000000000;
    tmp_54_reg_1554[1:0] <= 2'b00;
    tmp_58_reg_1618[1:0] <= 2'b00;
    tmp_21_reg_1769[1:0] <= 2'b00;
end



endmodule //feedforward

