<stg><name>load_input_Pipeline_mem_rd</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="62">
<![CDATA[
newFuncRoot:1 %muxLogicCE_to_sext_ln93_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sext_ln93_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="62" op_1_bw="62" op_2_bw="1">
<![CDATA[
newFuncRoot:2 %sext_ln93_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln93

]]></Node>
<StgValue><ssdm name="sext_ln93_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_size_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_size_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln93_cast = sext i62 %sext_ln93_read

]]></Node>
<StgValue><ssdm name="sext_ln93_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:8 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:9 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31">
<![CDATA[
for.inc.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i:2 %zext_ln93 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:3 %icmp_ln93 = icmp_slt  i32 %zext_ln93, i32 %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln93 = br i1 %icmp_ln93, void %load_input.exit.exitStub, void %for.inc.split.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split.i:0 %add_ln93 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split.i:9 %muxLogicData_to_store_ln93 = muxlogic i31 %add_ln93

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln93"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split.i:10 %muxLogicAddr_to_store_ln93 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln93"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:11 %store_ln93 = store i31 %add_ln93, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
load_input.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.i:1 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln93_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:2 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:3 %speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln94"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:4 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32">
<![CDATA[
for.inc.split.i:5 %muxLogicCE_to_gmem0_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_gmem0_addr_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:6 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split.i:7 %muxLogicData_to_write_ln95 = muxlogic i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln95"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.i:8 %write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %in1_stream, i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:12 %br_ln93 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
<port id="46" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="47" name="sext_ln93" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln93"/></StgValue>
</port>
<port id="48" name="in1_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in1_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln93_read" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="sext_ln93" to="sext_ln93_read" fromId="47" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i32" to="size_read" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="size" to="size_read" fromId="45" toId="9">
</dataflow>
<dataflow id="57" from="sext_ln93_read" to="sext_ln93_cast" fromId="7" toId="10">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="gmem0" to="specinterface_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="67" from="empty_3" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="72" from="empty_11" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="empty_10" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="empty_3" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="81" from="empty_3" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="82" from="empty_3" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="88" from="in1_stream" to="specinterface_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="90" from="empty_6" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="93" from="empty_3" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="96" from="empty_3" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="97" from="empty_3" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="98" from="empty_3" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="103" from="empty_3" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="104" from="empty_3" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="muxLogicData_to_store_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="i" to="muxLogicAddr_to_store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_108" to="store_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="112" from="i" to="store_ln0" fromId="5" toId="15">
</dataflow>
<dataflow id="113" from="i" to="MuxLogicAddr_to_i_load" fromId="5" toId="17">
</dataflow>
<dataflow id="114" from="i" to="i_load" fromId="5" toId="18">
</dataflow>
<dataflow id="115" from="i_load" to="zext_ln93" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="zext_ln93" to="icmp_ln93" fromId="19" toId="20">
</dataflow>
<dataflow id="117" from="size_read" to="icmp_ln93" fromId="9" toId="20">
</dataflow>
<dataflow id="118" from="icmp_ln93" to="br_ln93" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="i_load" to="add_ln93" fromId="18" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="add_ln93" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="add_ln93" to="muxLogicData_to_store_ln93" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="i" to="muxLogicAddr_to_store_ln93" fromId="5" toId="24">
</dataflow>
<dataflow id="124" from="add_ln93" to="store_ln93" fromId="22" toId="25">
</dataflow>
<dataflow id="125" from="i" to="store_ln93" fromId="5" toId="25">
</dataflow>
<dataflow id="126" from="gmem0" to="gmem0_addr" fromId="46" toId="26">
</dataflow>
<dataflow id="127" from="sext_ln93_cast" to="gmem0_addr" fromId="10" toId="26">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecPipeline" to="specpipeline_ln93" fromId="128" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_83" to="specpipeline_ln93" fromId="83" toId="27">
</dataflow>
<dataflow id="131" from="StgValue_63" to="specpipeline_ln93" fromId="63" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_63" to="specpipeline_ln93" fromId="63" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_63" to="specpipeline_ln93" fromId="63" toId="27">
</dataflow>
<dataflow id="134" from="empty_3" to="specpipeline_ln93" fromId="66" toId="27">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln94" fromId="135" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_137" to="speclooptripcount_ln94" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_137" to="speclooptripcount_ln94" fromId="137" toId="28">
</dataflow>
<dataflow id="140" from="StgValue_137" to="speclooptripcount_ln94" fromId="137" toId="28">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="specloopname_ln93" fromId="141" toId="29">
</dataflow>
<dataflow id="144" from="empty_12" to="specloopname_ln93" fromId="143" toId="29">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read" fromId="145" toId="31">
</dataflow>
<dataflow id="147" from="gmem0_addr" to="gmem0_addr_read" fromId="26" toId="31">
</dataflow>
<dataflow id="148" from="gmem0_addr_read" to="muxLogicData_to_write_ln95" fromId="31" toId="32">
</dataflow>
<dataflow id="150" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln95" fromId="149" toId="33">
</dataflow>
<dataflow id="151" from="in1_stream" to="write_ln95" fromId="48" toId="33">
</dataflow>
<dataflow id="152" from="gmem0_addr_read" to="write_ln95" fromId="31" toId="33">
</dataflow>
<dataflow id="153" from="icmp_ln93" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
