#---------------------------------------------------------------------
# start session at Sat Dec 24 08:48:29 2022
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
---------------------------------------------------------------------------------
|    Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.9GBytes 2.0GHz 64bits mode pid 1393 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation              | 
|                              All Rights Reserved                              | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION          | 
|             WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.               | 
---------------------------------------------------------------------------------

Nitro-SoC> setup_nrf 
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0_import.tcl

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 155M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/home/vlsi/Desktop/Lab5_2022/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/home/vlsi/Desktop/Lab5_2022/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/home/vlsi/Desktop/Lab5_2022/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 158M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/home/vlsi/Desktop/Lab5_2022/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 2 sec (CPU time: 2 sec; MEM: RSS - 165M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 166M, CVMEM - 1687M, PVMEM - 1778M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /home/vlsi/Desktop/Lab5_2022/verilog/demo_BoothAlgo.syn.v
info VLOG8: Reading verilog file '/home/vlsi/Desktop/Lab5_2022/verilog/demo_BoothAlgo.syn.v'.
warning SDB78: Removed 4 floating nets in hier 'carrySaveAdder__0_400'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
warning SDB10: 33 unconnected input pins in hier 'carrySaveAdder__0_400'.
warning SDB78: Removed 4 floating nets in hier 'carrySaveAdder'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
warning SDB10: 33 unconnected input pins in hier 'carrySaveAdder'.
warning SDB10: 64 unconnected input pins in hier 'BoothAlgo'.
info VLOG2: Parsed 132 modules.
info SDB3: Top design set to 'BoothAlgo'.
warning SDB29: After linking, there are 137 dont_modify and 137 driverless nets.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1687M, PVMEM - 1778M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 170M, CVMEM - 1687M, PVMEM - 1778M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 170M, CVMEM - 1687M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 171M, CVMEM - 1687M, PVMEM - 1778M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 40 objects (out of 40 objects)
info UI49: 38 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 400 horizontal track starting at 0 with step 0.1400
info UI49: creating 292 vertical track starting at 0 with step 0.1900
info UI49: creating 400 horizontal track starting at 0 with step 0.1400
info UI49: creating 198 vertical track starting at 0 with step 0.2800
info UI49: creating 200 horizontal track starting at 0 with step 0.2800
info UI49: creating 198 vertical track starting at 0 with step 0.2800
info UI49: creating 70 horizontal track starting at 0 with step 0.8000
info UI49: creating 69 vertical track starting at 0 with step 0.8000
info UI49: creating 35 horizontal track starting at 0 with step 1.6000
info UI49: creating 34 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 38     | 38              | 
|-------+--------+-----------------|
| VSS   | 38     | 38              | 
|-------+--------+-----------------|
| Total | 76     | 76              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 20     | 20    | 
|-------+--------+-------|
| VDD   | 19     | 19    | 
|-------+--------+-------|
| Total | 39     | 39    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 19     | 19    | 
|-------+--------+-------|
| VSS   | 20     | 20    | 
|-------+--------+-------|
| Total | 39     | 39    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 19     | 19    | 
|-------+--------+-------|
| VSS   | 20     | 20    | 
|-------+--------+-------|
| Total | 39     | 39    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 175M, CVMEM - 1687M, PVMEM - 1778M)
PGR_WARN: Pattern step is set into 28200
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 40     | 40    | 
|-------+--------+-------|
| VSS   | 38     | 38    | 
|-------+--------+-------|
| Total | 78     | 78    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 20     | 20    | 
|-------+--------+-------|
| VSS   | 19     | 19    | 
|-------+--------+-------|
| Total | 39     | 39    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 20     | 20    | 
|-------+--------+-------|
| VSS   | 19     | 19    | 
|-------+--------+-------|
| Total | 39     | 39    | 
--------------------------

PGR_WARN: Checked 39 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1687M, PVMEM - 1778M)
Inserting PG vias in partition BoothAlgo
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                       PG wire stats in partition BoothAlgo                                       |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 39     | 0      | 0      | 0      | 78     | 0      | 0      | 0      | 0      | 0       | 117   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 741    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 741   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                               PG via insertion stats in partition BoothAlgo                               |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 741  | 741  | 741  | 741  | 0    | 0    | 0    | 0    | 0    | 741        | 2964  | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1687M, PVMEM - 1778M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1687M, PVMEM - 1778M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition BoothAlgo (started at Sat Dec 24 08:49:07 2022)
warning PLC2012: The port 'start' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 3.127952e+07
Report 'placement': Placement Report
Generated on Sat Dec 24 08:49:11 2022
  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |======================================================================== 14
65  |======================================================== 11
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 4 sec (CPU time: 4 sec; MEM: RSS - 184M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 08:49:11 2022)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.3 (0.9 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Ground width | 1700 (100.00%)   | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
info Found 853 movable and 0 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 38 cut rows, with average utilization 64.9373%, utilization with cell bloats 64.9373%.
info DP116: Legalizer has initial 853 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 853 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 2 illegal movable cells.
info DP117: Iteration 2 (without drc) has 1 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 853, cells moved: 853, total movement: 573.354, max movement: 2.77779, average movement: 0.672161.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 853. First few cells with largest displacements:
info DP110: 2.78 rows, from {41984 366905, N} to {10000 360000, FS}, cell l8_reg[25].
info DP110: 2.74 rows, from {214479 338744, N} to {182900 332000, FS}, cell inst2/my_reg2_reg[12].
info DP110: 2.67 rows, from {369895 368076, N} to {401400 374000, N}, cell inst1/my_reg_reg[25].
info DP110: 2.66 rows, from {40879 451633, N} to {10000 458000, N}, cell l8_reg[22].
info DP110: 2.62 rows, from {88119 325461, N} to {118300 332000, FS}, cell inst1/my_reg_reg[0].
info DP111: Legalization summary: total movable cells: 853, cells moved: 853, total movement: 573.354, max movement: 2.77779, average movement: 0.672161.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 853                 | 853         | 573.354                | 2.77779      | 0.672161         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 1 sec; MEM: RSS - 191M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 130 pins (out of 130).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 400
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 292
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 400
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 198
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 200
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 198
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 70
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 69
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 35
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 34
info Checking partition 'BoothAlgo' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 400
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 292
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 400
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 198
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 200
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 198
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 70
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 69
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 35
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 34
info Check pin placement
    Total pins: 130
info Check completed.
    Total violations: 4
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 2     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 2     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 56    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 4     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 76    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 0     | Passed  | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 38    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 38    | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 1     | Warning | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 0     | Passed  | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 3     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 3     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/floorplan.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Sat Dec 24 08:49:12 2022
Total number of error messages:  0

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 5 sec (CPU time: 6 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 400 horizontal track starting at 900 with step 1400
info UI49: creating 292 vertical track starting at 1450 with step 1900
info UI49: creating 400 horizontal track starting at 900 with step 1400
info UI49: creating 198 vertical track starting at 2550 with step 2800
info UI49: creating 200 horizontal track starting at 2300 with step 2800
info UI49: creating 198 vertical track starting at 2550 with step 2800
info UI49: creating 70 horizontal track starting at 2700 with step 8000
info UI49: creating 69 vertical track starting at 2950 with step 8000
info UI49: creating 35 horizontal track starting at 10700 with step 16000
info UI49: creating 34 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI34: no objects were found for 'reset'
error TA_CMDS1611: No valid start-points are specified for the -from argument.
error UI26: Script file '/home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc' execution failed (and stopped) at line 26 (can't read "transition": no such variable).
warning TA_CMDS34: Reading the constraint file stopped prematurely on an error. Some legal constraints may have been skipped.
info UI33: performed read constraints of /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/import.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 853 movable and 0 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                                                  Net Errors                                                                  
 Name                        Count Status  Description 
 floating                    138   Warning Net is not connected to a driver pin 
 floating_power              0     Passed  Power net is not connected to a driver pin 
 floating_ground             0     Passed  Ground net is not connected to a driver pin 
 multiple_drivers            0     Passed  Net has more than one driver 
 multiple_drivers_inout      0     Passed  Net has multiple inout only drivers 
 many_multiple_drivers_inout 0     Passed  Net has more than 128 inout drivers, which may cause excessive run time. Please investigate and fix. 
 loop                        0     Passed  Net has a loop 
 flat_net_error              0     Passed  Flat net internal error 
 no_supply_net               0     Passed  No supply net for logic pin 
 bad_supply_net              0     Passed  Supply net is not power/ground or wrong polarity 
 unnamed_nets                0     Passed  Unnamed nets count. 
 no_type_nets                0     Passed  Net is not a power/ground or signal net. 

                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        233   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 4     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       76    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 4     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  76    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  0     Passed  Cell row is missing M1 rail. 
 row_missing_m2_rail                  38    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        0     Passed  The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       38    Warning The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              1     Warning The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             0     Passed  The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    3     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   3     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Sat Dec 24 08:49:13 2022
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 BoothAlgo        -  -   1844.44   2840.35        1844.44      64.9373               59.4 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Sat Dec 24 08:49:13 2022
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Sat Dec 24 08:49:13 2022
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Sat Dec 24 08:49:13 2022
  
              USER CONSTRAINTS              
              MODE default MODE new_mode Total 
 create_clock 0            1             1 
 set_load     0            1             1 
 Total        0            2             2 

NRF warning: There are 137 dont_modify nets and they won't be optimized
NRF info: Design has 64.9373 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 194M, CVMEM - 1687M, PVMEM - 1992M)
Report 'messages': Messages Report
Generated on Sat Dec 24 08:49:14 2022
  
------------------------------------------------------------------------------------------------------
|                                           Error Messages                                           |
|-------------+--------------------+-----------------------------------------------------------------|
| Message ID  | Number of messages | Message text (of first message)                                 | 
|-------------+--------------------+-----------------------------------------------------------------|
| TA_CMDS1611 | 1                  | No valid start-points are specified for the -from argument.     | 
|-------------+--------------------+-----------------------------------------------------------------|
| UI26        | 1                  | Script file '/home/vlsi/Desktop/Lab5_2022/constraints/demo_a    | 
|             |                    | dder_func.sdc' execution failed (and stopped) at line 26 (can't | 
|             |                    | read "transition": no such variable).                           | 
------------------------------------------------------------------------------------------------------

Total number of error messages:  2
  
-------------------------------------------------------------------------------------------------------
|                                          Warning Messages                                           |
|------------+--------------------+-------------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.        | 
|------------+--------------------+-------------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                              | 
|------------+--------------------+-------------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is   | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                     | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.              | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                            | 
|------------+--------------------+-------------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value            | 
|            |                    | 'true'.                                                           | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB78      | 2                  | Removed 4 floating nets in hier 'carrySaveAdder__0_400'. To       | 
|            |                    | keep the floating nets, please use 'read_verilog -keep_float      | 
|            |                    | ing_nets true'.                                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB10      | 3                  | 33 unconnected input pins in hier 'carrySaveAdder__0_400'.        | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB29      | 1                  | After linking, there are 137 dont_modify and 137 driverless       | 
|            |                    | nets.                                                             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of       | 
|            |                    | '4'                                                               | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VSS has been set into 1400a.                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'.   | 
|------------+--------------------+-------------------------------------------------------------------|
| PLC2012    | 2                  | The port 'start' is not fixed.                                    | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top          | 
|            |                    | partition has been specified.                                     | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of            | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.         | 
|------------+--------------------+-------------------------------------------------------------------|
| TA_CMDS34  | 1                  | Reading the constraint file stopped prematurely on an error. Some | 
|            |                    | legal constraints may have been skipped.                          | 
-------------------------------------------------------------------------------------------------------

Total number of warning messages:  43
info UI33: performed source of flow_scripts/0_import.tcl for 10 sec (CPU time: 10 sec; MEM: RSS - 194M, CVMEM - 1687M, PVMEM - 1992M)
Nitro-SoC> start
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 853 movable and 0 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 2500a -yb_area 0a -xr_area 3900a -yt_area 560000a -filter "@net_name == VDD && @length == 560000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 179016a -xr_area 402039a -yt_area 431116a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 203935a -xr_area 402039a -yt_area 456035a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 228855a -xr_area 402039a -yt_area 480955a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 253774a -xr_area 402039a -yt_area 505874a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 278693a -xr_area 402039a -yt_area 530793a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 303612a -xr_area 402039a -yt_area 555712a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 328532a -xr_area 402039a -yt_area 580632a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 353451a -xr_area 402039a -yt_area 605551a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 378370a -xr_area 402039a -yt_area 630470a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 403290a -xr_area 402039a -yt_area 655390a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 428209a -xr_area 402039a -yt_area 680309a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 453128a -xr_area 402039a -yt_area 705228a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 478047a -xr_area 402039a -yt_area 730147a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 502967a -xr_area 402039a -yt_area 755067a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 527886a -xr_area 402039a -yt_area 779986a
Nitro-SoC> zoom_to -target area -xl_area 152070a -yb_area 552805a -xr_area 402039a -yt_area 804905a
Nitro-SoC> zoom_to -target area -xl_area 176815a -yb_area 558083a -xr_area 376790a -yt_area 759762a
Nitro-SoC> zoom_to -target area -xl_area 176815a -yb_area 538480a -xr_area 376790a -yt_area 740159a
Nitro-SoC> zoom_to -target area -xl_area 176815a -yb_area 518877a -xr_area 376790a -yt_area 720556a
Nitro-SoC> zoom_to -target area -xl_area 176815a -yb_area 499274a -xr_area 376790a -yt_area 700953a
Nitro-SoC> zoom_to -target area -xl_area 176815a -yb_area 479670a -xr_area 376790a -yt_area 681349a
Nitro-SoC> zoom_to -target area -xl_area 176815a -yb_area 460067a -xr_area 376790a -yt_area 661746a
Nitro-SoC> zoom_to -target area -xl_area 235800a -yb_area 511551a -xr_area 317708a -yt_area 594157a
Nitro-SoC> zoom_to -target area -xl_area 235800a -yb_area 503521a -xr_area 317708a -yt_area 586127a
Nitro-SoC> zoom_to -target area -xl_area 235800a -yb_area 495492a -xr_area 317708a -yt_area 578098a
Nitro-SoC> zoom_to -target area -xl_area 256806a -yb_area 515696a -xr_area 298741a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 280008a -yb_area 515696a -xr_area 321943a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 280704a -yb_area 515696a -xr_area 322639a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 301050a -yb_area 515696a -xr_area 342985a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 513002a -yb_area 515696a -xr_area 554937a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 542057a -yb_area 515696a -xr_area 583992a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 542754a -yb_area 515696a -xr_area 584689a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 542058a -yb_area 515696a -xr_area 583993a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 518786a -yb_area 515696a -xr_area 560721a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 518090a -yb_area 515696a -xr_area 560025a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 515930a -yb_area 515696a -xr_area 557865a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 515163a -yb_area 515696a -xr_area 557098a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 514466a -yb_area 515696a -xr_area 556401a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 513700a -yb_area 515696a -xr_area 555635a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 507220a -yb_area 515696a -xr_area 549155a -yt_area 557989a
Nitro-SoC> zoom_to -target area -xl_area 507220a -yb_area 519877a -xr_area 549155a -yt_area 562170a
Nitro-SoC> zoom_to -target area -xl_area 507220a -yb_area 524057a -xr_area 549155a -yt_area 566350a
Nitro-SoC> zoom_to -target area -xl_area 507220a -yb_area 528238a -xr_area 549155a -yt_area 570531a
Nitro-SoC> zoom_to -target area -xl_area 507220a -yb_area 532418a -xr_area 549155a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 506454a -yb_area 532418a -xr_area 548389a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 486109a -yb_area 532418a -xr_area 528044a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 485412a -yb_area 532418a -xr_area 527347a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 483252a -yb_area 532418a -xr_area 525187a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 452037a -yb_area 532418a -xr_area 493972a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 451271a -yb_area 532418a -xr_area 493206a -yt_area 574711a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 478450a -yb_area 559300a -xr_area 479150a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -9890a -dy -4530a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 449877a -yb_area 532418a -xr_area 491812a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 385288a -yb_area 532418a -xr_area 427223a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 385984a -yb_area 532418a -xr_area 427919a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 414272a -yb_area 532418a -xr_area 456207a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 420125a -yb_area 532418a -xr_area 462060a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 421518a -yb_area 532418a -xr_area 463453a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 420823a -yb_area 532418a -xr_area 462758a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 405564a -yb_area 532418a -xr_area 447499a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 404867a -yb_area 532418a -xr_area 446802a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 402707a -yb_area 532418a -xr_area 444642a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 385288a -yb_area 532418a -xr_area 427223a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 384522a -yb_area 532418a -xr_area 426457a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 359160a -yb_area 532418a -xr_area 401095a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 356930a -yb_area 532418a -xr_area 398865a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 332265a -yb_area 532418a -xr_area 374200a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 327945a -yb_area 532418a -xr_area 369880a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 311223a -yb_area 532418a -xr_area 353158a -yt_area 574711a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 338100a -yb_area 0a -xr_area 339500a -yt_area 560000a -filter "@net_name == VSS && @length == 560000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -1950a -dy -700a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 337850a -yb_area 559300a -xr_area 338550a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -3620a -dy -3480a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 311250a -yb_area 559300a -xr_area 311950a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 6760a -dy -2300a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 309350a -yb_area 559300a -xr_area 310050a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -3340a -dy -2720a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 286550a -yb_area 559300a -xr_area 287250a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep false
Nitro-SoC> move_objects -objects [get_selection] -dx 3410a -dy -210a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 284650a -yb_area 559300a -xr_area 285350a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 4180a -dy -4600a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 310526a -yb_area 532418a -xr_area 352461a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 301817a -yb_area 532418a -xr_area 343752a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 301051a -yb_area 532418a -xr_area 342986a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 300354a -yb_area 532418a -xr_area 342289a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 299587a -yb_area 532418a -xr_area 341522a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 282169a -yb_area 532418a -xr_area 324104a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 281472a -yb_area 532418a -xr_area 323407a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 280705a -yb_area 532418a -xr_area 322640a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 250954a -yb_area 532418a -xr_area 292889a -yt_area 574711a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 256150a -yb_area 559300a -xr_area 256850a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 3760a -dy -700a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 254250a -yb_area 559300a -xr_area 254950a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 7040a -dy -1880a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 252350a -yb_area 559300a -xr_area 253050a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -2860a -dy -3340a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 50a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 50a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 250257a -yb_area 532418a -xr_area 292192a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 248794a -yb_area 532418a -xr_area 290729a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 247331a -yb_area 532418a -xr_area 289266a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 246634a -yb_area 532418a -xr_area 288569a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 245868a -yb_area 532418a -xr_area 287803a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 245171a -yb_area 532418a -xr_area 287106a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 236461a -yb_area 532418a -xr_area 278396a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 224826a -yb_area 532418a -xr_area 266761a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 224129a -yb_area 532418a -xr_area 266064a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 219739a -yb_area 532418a -xr_area 261674a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 217579a -yb_area 532418a -xr_area 259514a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 215419a -yb_area 532418a -xr_area 257354a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 202320a -yb_area 532418a -xr_area 244255a -yt_area 574711a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 197250a -yb_area 559300a -xr_area 197950a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -4250a -dy -3270a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 5000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 201624a -yb_area 532418a -xr_area 243559a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 186365a -yb_area 532418a -xr_area 228300a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 184205a -yb_area 532418a -xr_area 226140a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 179885a -yb_area 532418a -xr_area 221820a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 176192a -yb_area 532418a -xr_area 218127a -yt_area 574711a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 168900a -yb_area 0a -xr_area 170300a -yt_area 560000a -filter "@net_name == VSS && @length == 560000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -1950a -dy -2370a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 168900a -yb_area 0a -xr_area 170300a -yt_area 560000a -filter "@net_name == VSS && @length == 560000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -2090a -dy -2090a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 168750a -yb_area 559300a -xr_area 169450a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -3200a -dy -3000a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 170650a -yb_area 559300a -xr_area 171350a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 5990a -dy -1110a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 5000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 175495a -yb_area 532418a -xr_area 217430a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 166089a -yb_area 532418a -xr_area 208024a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 164626a -yb_area 532418a -xr_area 206561a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 163860a -yb_area 532418a -xr_area 205795a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 161003a -yb_area 532418a -xr_area 202938a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 160236a -yb_area 532418a -xr_area 202171a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 157380a -yb_area 532418a -xr_area 199315a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 154453a -yb_area 532418a -xr_area 196388a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 148670a -yb_area 532418a -xr_area 190605a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 140658a -yb_area 532418a -xr_area 182593a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 137035a -yb_area 532418a -xr_area 178970a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 136268a -yb_area 532418a -xr_area 178203a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 132645a -yb_area 532418a -xr_area 174580a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 113066a -yb_area 532418a -xr_area 155001a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 111603a -yb_area 532418a -xr_area 153538a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 102894a -yb_area 532418a -xr_area 144829a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 102197a -yb_area 532418a -xr_area 144132a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 93487a -yb_area 532418a -xr_area 135422a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 88401a -yb_area 532418a -xr_area 130336a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 87704a -yb_area 532418a -xr_area 129639a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 83315a -yb_area 532418a -xr_area 125250a -yt_area 574711a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 88950a -yb_area 559300a -xr_area 89650a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 3210a -dy -3140a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 87050a -yb_area 559300a -xr_area 87750a -yt_area 560000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> clear_selection
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of clear_selection
info UI49: performed undo of clear_selection
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 82618a -yb_area 532418a -xr_area 124553a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 67359a -yb_area 532418a -xr_area 109294a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 65199a -yb_area 532418a -xr_area 107134a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 62970a -yb_area 532418a -xr_area 104905a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 61576a -yb_area 532418a -xr_area 103511a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 52867a -yb_area 532418a -xr_area 94802a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 23812a -yb_area 532418a -xr_area 65747a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 532418a -xr_area 59197a -yt_area 574711a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 529284a -xr_area 59197a -yt_area 571577a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 299773a -xr_area 59197a -yt_area 342066a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 291969a -xr_area 59197a -yt_area 334262a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 290018a -xr_area 59197a -yt_area 332311a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 124679a -xr_area 59197a -yt_area 166972a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 120777a -xr_area 59197a -yt_area 163070a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area -9516a -xr_area 59197a -yt_area 32777a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area -27075a -xr_area 59197a -yt_area 15218a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area -25126a -xr_area 59197a -yt_area 17167a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 167a -xr_area 59197a -yt_area 42460a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 4069a -xr_area 59197a -yt_area 46362a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 6020a -xr_area 59197a -yt_area 48313a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area 1841a -xr_area 59197a -yt_area 44134a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area -2270a -xr_area 59197a -yt_area 40023a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area -6381a -xr_area 59197a -yt_area 35912a
Nitro-SoC> zoom_to -target area -xl_area 17262a -yb_area -10492a -xr_area 59197a -yt_area 31801a
Nitro-SoC> zoom_to -target area -xl_area 18028a -yb_area -10423a -xr_area 59963a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 47013a -yb_area -10423a -xr_area 88948a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 53562a -yb_area -10423a -xr_area 95497a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 55026a -yb_area -10423a -xr_area 96961a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 76068a -yb_area -10423a -xr_area 118003a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 87703a -yb_area -10423a -xr_area 129638a -yt_area 31870a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 88950a -yb_area 0a -xr_area 89650a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 3000a -dy -630a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 88400a -yb_area -10423a -xr_area 130335a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 105122a -yb_area -10423a -xr_area 147057a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 106516a -yb_area -10423a -xr_area 148451a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 107282a -yb_area -10423a -xr_area 149217a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 137034a -yb_area -10423a -xr_area 178969a -yt_area 31870a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 144050a -yb_area 0a -xr_area 144750a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 210a -dy -1950a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 138497a -yb_area -10423a -xr_area 180432a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 152989a -yb_area -10423a -xr_area 194924a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 157379a -yb_area -10423a -xr_area 199314a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 158076a -yb_area -10423a -xr_area 200011a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 161002a -yb_area -10423a -xr_area 202937a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 161699a -yb_area -10423a -xr_area 203634a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 166785a -yb_area -10423a -xr_area 208720a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 176191a -yb_area -10423a -xr_area 218126a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 183507a -yb_area -10423a -xr_area 225442a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 185667a -yb_area -10423a -xr_area 227602a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 189987a -yb_area -10423a -xr_area 231922a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 190753a -yb_area -10423a -xr_area 232688a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 191450a -yb_area -10423a -xr_area 233385a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 195840a -yb_area -10423a -xr_area 237775a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 202319a -yb_area -10423a -xr_area 244254a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 203086a -yb_area -10423a -xr_area 245021a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 210332a -yb_area -10423a -xr_area 252267a -yt_area 31870a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 227650a -yb_area 0a -xr_area 228350a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -1530a -dy -2790a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 211029a -yb_area -10423a -xr_area 252964a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 221202a -yb_area -10423a -xr_area 263137a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 224825a -yb_area -10423a -xr_area 266760a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 228448a -yb_area -10423a -xr_area 270383a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 230677a -yb_area -10423a -xr_area 272612a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 231374a -yb_area -10423a -xr_area 273309a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 234300a -yb_area -10423a -xr_area 276235a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 235764a -yb_area -10423a -xr_area 277699a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 235764a -yb_area -10423a -xr_area 277699a -yt_area 31870a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 254250a -yb_area 0a -xr_area 254950a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -700a -dy -3070a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 280850a -yb_area 0a -xr_area 281550a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -2160a -dy -2020a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 288450a -yb_area 0a -xr_area 289150a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 4880a -dy 70a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 286550a -yb_area 0a -xr_area 287250a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -560a -dy -2510a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 236460a -yb_area -10423a -xr_area 278395a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 250256a -yb_area -10423a -xr_area 292191a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 255342a -yb_area -10423a -xr_area 297277a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 256039a -yb_area -10423a -xr_area 297974a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 256806a -yb_area -10423a -xr_area 298741a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 257502a -yb_area -10423a -xr_area 299437a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 271298a -yb_area -10423a -xr_area 313233a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 278544a -yb_area -10423a -xr_area 320479a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 281471a -yb_area -10423a -xr_area 323406a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 282168a -yb_area -10423a -xr_area 324103a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 284397a -yb_area -10423a -xr_area 326332a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 307599a -yb_area -10423a -xr_area 349534a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 308296a -yb_area -10423a -xr_area 350231a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 311919a -yb_area -10423a -xr_area 353854a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 312685a -yb_area -10423a -xr_area 354620a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 313382a -yb_area -10423a -xr_area 355317a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 314149a -yb_area -10423a -xr_area 356084a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 314845a -yb_area -10423a -xr_area 356780a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 315542a -yb_area -10423a -xr_area 357477a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 316308a -yb_area -10423a -xr_area 358243a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 319235a -yb_area -10423a -xr_area 361170a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 321395a -yb_area -10423a -xr_area 363330a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 323555a -yb_area -10423a -xr_area 365490a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 324251a -yb_area -10423a -xr_area 366186a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 326481a -yb_area -10423a -xr_area 368416a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 328641a -yb_area -10423a -xr_area 370576a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 330801a -yb_area -10423a -xr_area 372736a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 332961a -yb_area -10423a -xr_area 374896a -yt_area 31870a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 368250a -yb_area 0a -xr_area 368950a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -1050a -dy -2440a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 500a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 333727a -yb_area -10423a -xr_area 375662a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 348220a -yb_area -10423a -xr_area 390155a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 351843a -yb_area -10423a -xr_area 393778a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 352609a -yb_area -10423a -xr_area 394544a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 371491a -yb_area -10423a -xr_area 413426a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 377275a -yb_area -10423a -xr_area 419210a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 379434a -yb_area -10423a -xr_area 421369a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 381594a -yb_area -10423a -xr_area 423529a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 383058a -yb_area -10423a -xr_area 424993a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 386681a -yb_area -10423a -xr_area 428616a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 401243a -yb_area -10423a -xr_area 443178a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 401940a -yb_area -10423a -xr_area 443875a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 419358a -yb_area -10423a -xr_area 461293a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 422285a -yb_area -10423a -xr_area 464220a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 444024a -yb_area -10423a -xr_area 485959a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 445487a -yb_area -10423a -xr_area 487422a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 460746a -yb_area -10423a -xr_area 502681a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 465066a -yb_area -10423a -xr_area 507001a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 507916a -yb_area -10423a -xr_area 549851a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 507220a -yb_area -10423a -xr_area 549155a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 494818a -yb_area -10423a -xr_area 536753a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 485412a -yb_area -10423a -xr_area 527347a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 483252a -yb_area -10423a -xr_area 525187a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 481092a -yb_area -10423a -xr_area 523027a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 465067a -yb_area -10423a -xr_area 507002a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 443328a -yb_area -10423a -xr_area 485263a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 417896a -yb_area -10423a -xr_area 459831a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 417200a -yb_area -10423a -xr_area 459135a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 415040a -yb_area -10423a -xr_area 456975a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 396158a -yb_area -10423a -xr_area 438093a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 394694a -yb_area -10423a -xr_area 436629a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 373652a -yb_area -10423a -xr_area 415587a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 362017a -yb_area -10423a -xr_area 403952a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 359160a -yb_area -10423a -xr_area 401095a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 357697a -yb_area -10423a -xr_area 399632a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 327179a -yb_area -10423a -xr_area 369114a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 300354a -yb_area -10423a -xr_area 342289a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 283632a -yb_area -10423a -xr_area 325567a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 282935a -yb_area -10423a -xr_area 324870a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 277849a -yb_area -10423a -xr_area 319784a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 266979a -yb_area -10423a -xr_area 308914a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 266213a -yb_area -10423a -xr_area 308148a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 264750a -yb_area -10423a -xr_area 306685a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 243011a -yb_area -10423a -xr_area 284946a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 241548a -yb_area -10423a -xr_area 283483a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 221203a -yb_area -10423a -xr_area 263138a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 219043a -yb_area -10423a -xr_area 260978a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 213259a -yb_area -10423a -xr_area 255194a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 208173a -yb_area -10423a -xr_area 250108a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 199464a -yb_area -10423a -xr_area 241399a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 193611a -yb_area -10423a -xr_area 235546a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 192914a -yb_area -10423a -xr_area 234849a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 184205a -yb_area -10423a -xr_area 226140a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 173335a -yb_area -10423a -xr_area 215270a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 160236a -yb_area -10423a -xr_area 202171a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 147904a -yb_area -10423a -xr_area 189839a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 134875a -yb_area -10423a -xr_area 176810a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 129022a -yb_area -10423a -xr_area 170957a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 115226a -yb_area -10423a -xr_area 157161a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 112369a -yb_area -10423a -xr_area 154304a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 107980a -yb_area -10423a -xr_area 149915a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 105820a -yb_area -10423a -xr_area 147755a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 102894a -yb_area -10423a -xr_area 144829a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 99270a -yb_area -10423a -xr_area 141205a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 95647a -yb_area -10423a -xr_area 137582a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 91327a -yb_area -10423a -xr_area 133262a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 88401a -yb_area -10423a -xr_area 130336a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 86241a -yb_area -10423a -xr_area 128176a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 70982a -yb_area -10423a -xr_area 112917a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 66593a -yb_area -10423a -xr_area 108528a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 60810a -yb_area -10423a -xr_area 102745a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 55723a -yb_area -10423a -xr_area 97658a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 47780a -yb_area -10423a -xr_area 89715a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 42694a -yb_area -10423a -xr_area 84629a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 36841a -yb_area -10423a -xr_area 78776a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 28132a -yb_area -10423a -xr_area 70067a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 16566a -yb_area -10423a -xr_area 58501a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 8553a -yb_area -10423a -xr_area 50488a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area -10423a -xr_area 46168a -yt_area 31870a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area -7566a -xr_area 46168a -yt_area 34727a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 31313a -xr_area 46168a -yt_area 73606a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 76044a -xr_area 46168a -yt_area 118337a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 338651a -xr_area 46168a -yt_area 380944a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 363943a -xr_area 46168a -yt_area 406236a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 361993a -xr_area 46168a -yt_area 404286a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 469014a -xr_area 46168a -yt_area 511307a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 472916a -xr_area 46168a -yt_area 515209a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 579867a -xr_area 46168a -yt_area 622160a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 628501a -xr_area 46168a -yt_area 670794a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 612964a -xr_area 46168a -yt_area 655257a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 554576a -xr_area 46168a -yt_area 596869a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 519599a -xr_area 46168a -yt_area 561892a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 490405a -xr_area 46168a -yt_area 532698a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 470966a -xr_area 46168a -yt_area 513259a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 472916a -xr_area 46168a -yt_area 515209a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 505942a -xr_area 46168a -yt_area 548235a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 535136a -xr_area 46168a -yt_area 577429a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 537087a -xr_area 46168a -yt_area 579380a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 539038a -xr_area 46168a -yt_area 581331a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 540988a -xr_area 46168a -yt_area 583281a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 542939a -xr_area 46168a -yt_area 585232a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 544890a -xr_area 46168a -yt_area 587183a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 542940a -xr_area 46168a -yt_area 585233a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 537088a -xr_area 46168a -yt_area 579381a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 535137a -xr_area 46168a -yt_area 577430a
Nitro-SoC> zoom_to -target area -xl_area 4233a -yb_area 533186a -xr_area 46168a -yt_area 575479a
Nitro-SoC> zoom_to -target area -xl_area 5626a -yb_area 533254a -xr_area 47561a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 31754a -yb_area 533254a -xr_area 73689a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 33217a -yb_area 533254a -xr_area 75152a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 60112a -yb_area 533254a -xr_area 102047a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 60809a -yb_area 533254a -xr_area 102744a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 62969a -yb_area 533254a -xr_area 104904a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 96413a -yb_area 533254a -xr_area 138348a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 97110a -yb_area 533254a -xr_area 139045a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 97806a -yb_area 533254a -xr_area 139741a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 113065a -yb_area 533254a -xr_area 155000a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 116688a -yb_area 533254a -xr_area 158623a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 121775a -yb_area 533254a -xr_area 163710a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 124701a -yb_area 533254a -xr_area 166636a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 131250a -yb_area 533254a -xr_area 173185a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 136267a -yb_area 533254a -xr_area 178202a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 144977a -yb_area 533254a -xr_area 186912a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 149366a -yb_area 533254a -xr_area 191301a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 150063a -yb_area 533254a -xr_area 191998a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 163859a -yb_area 533254a -xr_area 205794a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 179884a -yb_area 533254a -xr_area 221819a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 192913a -yb_area 533254a -xr_area 234848a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 202319a -yb_area 533254a -xr_area 244254a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 208869a -yb_area 533254a -xr_area 250804a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 209635a -yb_area 533254a -xr_area 251570a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 223431a -yb_area 533254a -xr_area 265366a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 224128a -yb_area 533254a -xr_area 266063a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 225591a -yb_area 533254a -xr_area 267526a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 227751a -yb_area 533254a -xr_area 269686a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 228448a -yb_area 533254a -xr_area 270383a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 230677a -yb_area 533254a -xr_area 272612a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 232141a -yb_area 533254a -xr_area 274076a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 235764a -yb_area 533254a -xr_area 277699a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 238620a -yb_area 533254a -xr_area 280555a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 243010a -yb_area 533254a -xr_area 284945a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 255342a -yb_area 533254a -xr_area 297277a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 270601a -yb_area 533254a -xr_area 312536a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 272761a -yb_area 533254a -xr_area 314696a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 273458a -yb_area 533254a -xr_area 315393a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 274225a -yb_area 533254a -xr_area 316160a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 293107a -yb_area 533254a -xr_area 335042a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 295963a -yb_area 533254a -xr_area 337898a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 298123a -yb_area 533254a -xr_area 340058a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 305439a -yb_area 533254a -xr_area 347374a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 306136a -yb_area 533254a -xr_area 348071a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 306833a -yb_area 533254a -xr_area 348768a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 314149a -yb_area 533254a -xr_area 356084a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 315542a -yb_area 533254a -xr_area 357477a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 316308a -yb_area 533254a -xr_area 358243a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 315543a -yb_area 533254a -xr_area 357478a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 303977a -yb_area 533254a -xr_area 345912a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 301817a -yb_area 533254a -xr_area 343752a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 300354a -yb_area 533254a -xr_area 342289a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 301816a -yb_area 533254a -xr_area 343751a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 320628a -yb_area 533254a -xr_area 362563a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 331567a -yb_area 533254a -xr_area 373502a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 332961a -yb_area 533254a -xr_area 374896a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 333727a -yb_area 533254a -xr_area 375662a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 334424a -yb_area 533254a -xr_area 376359a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 336654a -yb_area 533254a -xr_area 378589a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 338814a -yb_area 533254a -xr_area 380749a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 343900a -yb_area 533254a -xr_area 385835a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 349683a -yb_area 533254a -xr_area 391618a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 354769a -yb_area 533254a -xr_area 396704a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 357696a -yb_area 533254a -xr_area 399631a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 359856a -yb_area 533254a -xr_area 401791a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 365639a -yb_area 533254a -xr_area 407574a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 367868a -yb_area 533254a -xr_area 409803a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 371491a -yb_area 533254a -xr_area 413426a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 380898a -yb_area 533254a -xr_area 422833a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 391070a -yb_area 533254a -xr_area 433005a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 399013a -yb_area 533254a -xr_area 440948a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 400476a -yb_area 533254a -xr_area 442411a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 406329a -yb_area 533254a -xr_area 448264a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 408489a -yb_area 533254a -xr_area 450424a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 411415a -yb_area 533254a -xr_area 453350a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 412112a -yb_area 533254a -xr_area 454047a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 410650a -yb_area 533254a -xr_area 452585a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 372886a -yb_area 533254a -xr_area 414821a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 371492a -yb_area 533254a -xr_area 413427a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 370726a -yb_area 533254a -xr_area 412661a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 367103a -yb_area 533254a -xr_area 409038a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 348221a -yb_area 533254a -xr_area 390156a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 338815a -yb_area 533254a -xr_area 380750a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 330105a -yb_area 533254a -xr_area 372040a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 329339a -yb_area 533254a -xr_area 371274a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 327945a -yb_area 533254a -xr_area 369880a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 319236a -yb_area 533254a -xr_area 361171a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 317006a -yb_area 533254a -xr_area 358941a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 274226a -yb_area 533254a -xr_area 316161a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 272762a -yb_area 533254a -xr_area 314697a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 274225a -yb_area 533254a -xr_area 316160a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 324251a -yb_area 533254a -xr_area 366186a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 325018a -yb_area 533254a -xr_area 366953a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 325715a -yb_area 533254a -xr_area 367650a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 326481a -yb_area 533254a -xr_area 368416a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 336654a -yb_area 533254a -xr_area 378589a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 343900a -yb_area 533254a -xr_area 385835a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 344597a -yb_area 533254a -xr_area 386532a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 345363a -yb_area 533254a -xr_area 387298a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 346060a -yb_area 533254a -xr_area 387995a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 348986a -yb_area 533254a -xr_area 390921a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 349683a -yb_area 533254a -xr_area 391618a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 353306a -yb_area 533254a -xr_area 395241a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 375115a -yb_area 533254a -xr_area 417050a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 377971a -yb_area 533254a -xr_area 419906a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 379434a -yb_area 533254a -xr_area 421369a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 390304a -yb_area 533254a -xr_area 432239a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 403403a -yb_area 533254a -xr_area 445338a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 432457a -yb_area 533254a -xr_area 474392a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 443327a -yb_area 533254a -xr_area 485262a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 446253a -yb_area 533254a -xr_area 488188a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 447647a -yb_area 533254a -xr_area 489582a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 481788a -yb_area 533254a -xr_area 523723a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 482484a -yb_area 533254a -xr_area 524419a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 497743a -yb_area 533254a -xr_area 539678a -yt_area 575547a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 531235a -xr_area 539610a -yt_area 573528a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 509845a -xr_area 539610a -yt_area 552138a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 507894a -xr_area 539610a -yt_area 550187a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 505943a -xr_area 539610a -yt_area 548236a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 467064a -xr_area 539610a -yt_area 509357a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 447624a -xr_area 539610a -yt_area 489917a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 445673a -xr_area 539610a -yt_area 487966a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 424283a -xr_area 539610a -yt_area 466576a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 406725a -xr_area 539610a -yt_area 449018a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 400942a -xr_area 539610a -yt_area 443235a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 377601a -xr_area 539610a -yt_area 419894a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 371748a -xr_area 539610a -yt_area 414041a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 361993a -xr_area 539610a -yt_area 404286a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 354259a -xr_area 539610a -yt_area 396552a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 352308a -xr_area 539610a -yt_area 394601a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 338652a -xr_area 539610a -yt_area 380945a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 336701a -xr_area 539610a -yt_area 378994a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 327016a -xr_area 539610a -yt_area 369309a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 317262a -xr_area 539610a -yt_area 359555a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 311409a -xr_area 539610a -yt_area 353702a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 305626a -xr_area 539610a -yt_area 347919a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 286117a -xr_area 539610a -yt_area 328410a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 284166a -xr_area 539610a -yt_area 326459a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 272530a -xr_area 539610a -yt_area 314823a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 270579a -xr_area 539610a -yt_area 312872a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 268628a -xr_area 539610a -yt_area 310921a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 251140a -xr_area 539610a -yt_area 293433a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 245287a -xr_area 539610a -yt_area 287580a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 241385a -xr_area 539610a -yt_area 283678a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 235532a -xr_area 539610a -yt_area 277825a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 231700a -xr_area 539610a -yt_area 273993a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 218044a -xr_area 539610a -yt_area 260337a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 204457a -xr_area 539610a -yt_area 246750a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 179165a -xr_area 539610a -yt_area 221458a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 177214a -xr_area 539610a -yt_area 219507a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 173312a -xr_area 539610a -yt_area 215605a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 171361a -xr_area 539610a -yt_area 213654a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 169410a -xr_area 539610a -yt_area 211703a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 159725a -xr_area 539610a -yt_area 202018a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 153873a -xr_area 539610a -yt_area 196166a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 151922a -xr_area 539610a -yt_area 194215a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 134433a -xr_area 539610a -yt_area 176726a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 120777a -xr_area 539610a -yt_area 163070a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 118826a -xr_area 539610a -yt_area 161119a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 116875a -xr_area 539610a -yt_area 159168a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 107190a -xr_area 539610a -yt_area 149483a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 95485a -xr_area 539610a -yt_area 137778a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 83849a -xr_area 539610a -yt_area 126142a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 58557a -xr_area 539610a -yt_area 100850a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 43019a -xr_area 539610a -yt_area 85312a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 35215a -xr_area 539610a -yt_area 77508a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 27412a -xr_area 539610a -yt_area 69705a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 11874a -xr_area 539610a -yt_area 54167a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 6021a -xr_area 539610a -yt_area 48314a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area 2120a -xr_area 539610a -yt_area 44413a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area -3733a -xr_area 539610a -yt_area 38560a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area -21222a -xr_area 539610a -yt_area 21071a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area -25125a -xr_area 539610a -yt_area 17168a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area -32859a -xr_area 539610a -yt_area 9434a
Nitro-SoC> zoom_to -target area -xl_area 497675a -yb_area -34809a -xr_area 539610a -yt_area 7484a
Nitro-SoC> zoom_to -target area -xl_area 491195a -yb_area -34741a -xr_area 533130a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 472383a -yb_area -34741a -xr_area 514318a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 240851a -yb_area -34741a -xr_area 282786a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 237158a -yb_area -34741a -xr_area 279093a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 98574a -yb_area -34741a -xr_area 140509a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 97807a -yb_area -34741a -xr_area 139742a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 91327a -yb_area -34741a -xr_area 133262a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area 2004a -yb_area -34741a -xr_area 43939a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area -156a -yb_area -34741a -xr_area 41779a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -34741a -xr_area 41082a -yt_area 7552a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 7552a -xr_area 41082a -yt_area 49845a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 6021a -xr_area 41082a -yt_area 48314a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -1782a -xr_area 41082a -yt_area 40511a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -5614a -xr_area 41082a -yt_area 36679a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -15369a -xr_area 41082a -yt_area 26924a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -17320a -xr_area 41082a -yt_area 24973a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -19271a -xr_area 41082a -yt_area 23022a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -21222a -xr_area 41082a -yt_area 21071a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area -17322a -xr_area 41082a -yt_area 24971a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 17726a -xr_area 41082a -yt_area 60019a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 19607a -xr_area 41082a -yt_area 61900a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 21558a -xr_area 41082a -yt_area 63851a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 27411a -xr_area 41082a -yt_area 69704a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 39116a -xr_area 41082a -yt_area 81409a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 56605a -xr_area 41082a -yt_area 98898a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 60507a -xr_area 41082a -yt_area 102800a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 72142a -xr_area 41082a -yt_area 114435a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 81897a -xr_area 41082a -yt_area 124190a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 83848a -xr_area 41082a -yt_area 126141a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 91582a -xr_area 41082a -yt_area 133875a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 99385a -xr_area 41082a -yt_area 141678a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 116874a -xr_area 41082a -yt_area 159167a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 120776a -xr_area 41082a -yt_area 163069a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 122727a -xr_area 41082a -yt_area 165020a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 153872a -xr_area 41082a -yt_area 196165a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 157773a -xr_area 41082a -yt_area 200066a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 159724a -xr_area 41082a -yt_area 202017a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 173311a -xr_area 41082a -yt_area 215604a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 183066a -xr_area 41082a -yt_area 225359a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 196652a -xr_area 41082a -yt_area 238945a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 210309a -xr_area 41082a -yt_area 252602a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 212190a -xr_area 41082a -yt_area 254483a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 219994a -xr_area 41082a -yt_area 262287a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 223895a -xr_area 41082a -yt_area 266188a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 225846a -xr_area 41082a -yt_area 268139a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 255040a -xr_area 41082a -yt_area 297333a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 260823a -xr_area 41082a -yt_area 303116a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 262774a -xr_area 41082a -yt_area 305067a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 264725a -xr_area 41082a -yt_area 307018a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 268627a -xr_area 41082a -yt_area 310920a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 270578a -xr_area 41082a -yt_area 312871a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 299772a -xr_area 41082a -yt_area 342065a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 290018a -xr_area 41082a -yt_area 332311a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 313359a -xr_area 41082a -yt_area 355652a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 327015a -xr_area 41082a -yt_area 369308a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 328966a -xr_area 41082a -yt_area 371259a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 363943a -xr_area 41082a -yt_area 406236a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 365894a -xr_area 41082a -yt_area 408187a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 395088a -xr_area 41082a -yt_area 437381a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 404773a -xr_area 41082a -yt_area 447066a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 414528a -xr_area 41082a -yt_area 456821a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 445672a -xr_area 41082a -yt_area 487965a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 447623a -xr_area 41082a -yt_area 489916a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 455357a -xr_area 41082a -yt_area 497650a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 457308a -xr_area 41082a -yt_area 499601a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 467063a -xr_area 41082a -yt_area 509356a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 470965a -xr_area 41082a -yt_area 513258a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 478699a -xr_area 41082a -yt_area 520992a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 480650a -xr_area 41082a -yt_area 522943a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 484551a -xr_area 41082a -yt_area 526844a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 502040a -xr_area 41082a -yt_area 544333a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 505942a -xr_area 41082a -yt_area 548235a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 507893a -xr_area 41082a -yt_area 550186a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 529283a -xr_area 41082a -yt_area 571576a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 552624a -xr_area 41082a -yt_area 594917a
Nitro-SoC> zoom_to -target area -xl_area -853a -yb_area 540989a -xr_area 41082a -yt_area 583282a
Nitro-SoC> write_db -file db/import.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/import.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 236M, CVMEM - 1693M, PVMEM - 1992M)
Nitro-SoC> source flow_scripts/1_place.tcl

#####################################################
## Nitro Reference Flow : Place Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from import stage, prepares for    ##
## and then runs run_place_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 236M, CVMEM - 1693M, PVMEM - 1992M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 236M, CVMEM - 1693M, PVMEM - 1992M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for place
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for place
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 853 movable and 0 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 236M, CVMEM - 1693M, PVMEM - 1992M)
Nitro-SoC> # config_shell -echo false
NRF info: Saving design MCMM scenarios
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for place
NRF info: In place hold corners will be used in clock optimization. Disabling hold corner: corner_0_0
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for place
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
info Use corner 'corner_0_0'
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # config_default_value -command compile_scan -argument cross_chain_optimization -value false
Nitro-SoC> # config_place_detail -name min_filler_space -value $MGC_min_filler_space
Nitro-SoC> # fk_msg -type info Reading OCV from scr/ocv.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading OCV from scr/ocv.tcl
Nitro-SoC> # config_shell -echo false
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1992M)
Nitro-SoC> # config_shell -table_lines vertical_lines
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
Nitro-SoC> # config_optimize -dont_create_assign
Nitro-SoC> # fk_msg -type info "Deriving Clock NDR from technology."
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Deriving Clock NDR from technology.
Nitro-SoC> # get_layers -type metal
Nitro-SoC> # fk_msg Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # setup_clock_ndr_shield -ndr_width_multiplier 1 -ndr_space_multiplier 2 -ndr_layers metal7 metal8 -top_route_layer metal8
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_shell -echo false
NRF info: Cts Top Layer Already Specified
------------------------
| Clock Routing Layers |
|--------+-------------|
| Bottom | Top         | 
|--------+-------------|
| metal7 | metal8      | 
------------------------

NRF info: Applying non-default rules on the clock routes
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
NRF info: Created non-default rule MGC_CLK_NDR_1.0w2.0s for the  trunk clock nets.
NRF info: Configured nondefault rule MGC_CLK_NDR_1.0w2.0s from height 2 up to height
-----------------------------------------------------------------------------------------------
|              trunk Clock Nets NDR MGC_CLK_NDR_1.0w2.0s  Configuration (micro)               |
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| layer  | pitch  | min_width | ndr_width | min_spacing | requested_spacing | applied_spacing | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal7 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal8 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
-----------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1723M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1723M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1723M, PVMEM - 1992M)
NRF info: Assigned non-default rule MGC_CLK_NDR_1.0w2.0s on 2 clock nets.
-----------------------------------------------------------------------------------------------------------------
|                                      Ndr 'MGC_CLK_NDR_1.0w2.0s' lib vias                                      |
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
|                      | via1 | via2            | via3 | via4            | via5          | via6 | via7          | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Total NDR vias       | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Illegal NDR vias     | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR vias         | -    | -               | -    | -               | -             | -    | -             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing vias         | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal vias           | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR minarea vias | -    | north,south,ver | -    | north,south,ver | west,east,hor | -    | west,east,hor | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing minarea vias | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal minarea vias   | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
-----------------------------------------------------------------------------------------------------------------

Report 'MGC_CLK_NDR_1.0w2.0s': Nondefault rule: MGC_CLK_NDR_1.0w2.0s
Generated on Sat Dec 24 08:59:04 2022
  
---------------------------------------------------------------------------------------------------------------------------
|                                       Ndr layer properties: MGC_CLK_NDR_1.0w2.0s                                        |
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                              | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                        | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing (hard)               | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 1.2000 | 1.2000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire spacing to              | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire    | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Via  spacing to              |        |        |        |        |        |        |        |        |        |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing threshold (angstrom) | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000   | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Use layer                    | 0      | 0      | 0      | 0      | 0      | 0      | 1      | 1      | 0      | 0       | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single vias                  | 0      | 3      | 0      | 3      | 3      | 0      | 3      | 0      | 0      |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Multi  vias                  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |         | 
---------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # set_rcd_models -stage pre_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # fk_msg -type info Reading configs from scr/config.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading configs from scr/config.tcl
Nitro-SoC> # config_shell -echo false
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1723M, PVMEM - 1992M)
Nitro-SoC> # config_optimize -allow_reroute true -nondef_rule "" 
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_clockdata_optimize -name hold_corners -value corner_0_0
Nitro-SoC> # config_flows -preserve_rcd true
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # set_max_length -length_threshold $MGC_maxLengthParam 
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg "Max Length Set to [report_max_length]"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # config_shell -echo false
NRF info: Setting max transition constraint as 0.2 of clock period
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 255M, CVMEM - 1723M, PVMEM - 1992M)
NRF info: Setting max tran in mode new_mode on clock sysclk_new_mode (period - 4000 ps) data paths to 800.0 ps.
Nitro-SoC> # fk_msg -type warning Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # fk_msg -type warning MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.2n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # config_shell -echo false
lib_cell              ideal_transition (n)   in corner corner_0_0
CLKBUF_X3             0.2310                
CLKBUF_X2             0.2460                
CLKBUF_X1             0.2480                
info UI33: performed Get informations about the repeaters used in CTS for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1723M, PVMEM - 1992M)
info UI33: performed report_clock for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1723M, PVMEM - 1992M)
NRF info: Collecting Ideal Clock Transition data...
NRF info: Analyzing Ideal Clock Transition data...
NRF info: 	"CTS Repeaters" mode: true
NRF info: 	Default ideal clock transition: 248.0p
NRF warning: No data for combination Clock:sysclk_new_mode  Mode:new_mode  Corner:corner_0_0
NRF info: Setting 248.0p default ideal clock transition
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 20             | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 20             | 20             | 
------------------------------------------------------------

Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1723M, PVMEM - 1992M)
Nitro-SoC> # run_place_timing -effort $MGC_flow_effort  -skip_precondition $MGC_skip_precondition -messages verbose 
Nitro-SoC> # create_property -name rpt_flow_args -object_type root -storage sparse -data_type string -hidden true -persistent true -init false >> /dev/null
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # get_root
Nitro-SoC> # set_property -name rpt_flow_args -object root -value {2 effort medium} {6 messages verbose} {11 skip_preconditioning true}
Nitro-SoC> # config_flows -action is_user_defined -optimize_layers
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_application -cpus 4


info RPT: Running run_place_timing with the following parameters
incremental        : false
flow               : ipo
effort             : medium
preconditioning    : skipped
reorder_scan       : true
iplace_max_util    : 70
area_opt           : false
tns_local_opt      : false
optimize_layers    : false
cpus               : 4
messages           : verbose
Nitro-SoC> # config_shell -echo_script false
info RPT: 4 threads will be used by run_place_timing
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # get_top_partition
info RPT: design variable does not exist, using top_partition BoothAlgo
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo_script false
info RPT: Init started Sat Dec 24 08:59:05 EET 2022

info RPT: Running init
Nitro-SoC> # config_place_timing -category user_defined
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                   Current Parameter Values for 'config_place_timing'                                                   |
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name             | Description                                               | Value   | Default | Modified | Value_type | Enum                        | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages         | Verbosity of placer output: debug, normal, quiet, verbose | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort | Effort for power: high, low, medium, none                 | low     | none    | true     | N/A        | high low medium none        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_place_detail -category user_defined
--------------------------------------------------------------------------------------------------------------------
|                             User-Defined Parameter Values for 'config_place_detail'                              |
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| Name              | Description                                                 | Value | Default | User Defined | 
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| min_filler_space* | If 2 adjacent cells are on the same row and do not abut,    | 1     | 1       | true         | 
|                   | the gap between them must be more than or equal this value. |       |         |              | 
|                   | The unit is site. The valid values are 1, 2, 3, or 4.       |       |         |              | 
--------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Flow is adjusted for LOW-POWER
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name pass2_optimization_effort
Nitro-SoC> # config_place_timing -name turbo2
Nitro-SoC> # config_place_timing -name congestion_effort
info RPT: IPO: Congestion effort is set to low
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats false
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_prects_corners -mode set
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_timing -create_io_path_groups true
Nitro-SoC> # config_shell -echo false
info RPT: Saving properties of path groups
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
Nitro-SoC> # config_timing -estimated_delay false
info RPT: Preserving rcd models settings (set before invoking the flow using set_rcd_models)
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # check_floorplan -check row_orient_vs_pg_rails
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------
|                                      Floorplan Errors                                      |
|------------------------+-------+--------+--------------------------------------------------|
| Name                   | Count | Status | Description                                      | 
|------------------------+-------+--------+--------------------------------------------------|
| row_orient_vs_pg_rails | 0     | Passed | The row orientation does not match the PG rails. | 
----------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1784M, PVMEM - 1992M)
Nitro-SoC> # get_objects -type error -filter @name==row_orient_vs_pg_rails
Nitro-SoC> # factorize_pin_offsets -monitor true
Monitoring of offsets is now enabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1784M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: init complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Seed placement started Sat Dec 24 08:59:05 EET 2022

info RPT: Running seed
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
info RPT: Running preplace
Nitro-SoC> # config_scan_chains -enable false
Nitro-SoC> # get_objects scan_spec
Nitro-SoC> # config_scan_chains -enable true
warning RPT-SCAN_SPEC_CHECK: Scan spec was not found. Scan chains will be preserved

Nitro-SoC> # remove_routing -route_type detail_route -net_type clock signal
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # ipo_vt_expert -create
info UI32: performing ipo vt expert  (started at Sat Dec 24 08:59:05 2022)
info IPO: Collecting all lib cells
info IPO: Selected 128 lib cells
info IPO: Using corner_0_0 for leakage power estimation
info IPO: Reference lib cell is XOR2_X2 with leakage power 7.25935e-05
info IPO: Using leakage times driver resistance product normalized by pin count for classification
info IPO: Total number of points is 125 with log-value ranging from -1.6367 to 0.48801
info IPO: Average density of points is 58.8316
info IPO: Number of unclassified lib cells is 3
info IPO: Unsupervised clustering: Agglomerative clustering by value and size
info IPO: Proximity clustering with contrast factor 2
info IPO: Difference in values of neighboring points is ranging from 5.45445e-05 to 0.15654
info IPO: Max contrast factor is 64.4536
info IPO: Using contrast factor 2. Value range for repeaters is 0.301161. Threshold difference is 0.00485744
info IPO: Target number of clusters is 1000
info IPO: Number of remaining clusters is 66
info IPO: Total 66 groups. The smallest has 1 members and the largest has 12
info IPO: Satisfy repeater inclusion requirement for bottom groups 
info IPO: Total 34 groups. The smallest has 1 members and the largest has 48
info IPO: Satisfy min separation constraint of 1
info IPO: Total 4 groups. The smallest has 1 members and the largest has 74
info IPO: Marge smallest clusters with contrast factor 2
info IPO: Number of remaining groups 4, Average group size is 31.25. Group size threshold is 15.625
info IPO: Number of remaining groups 3, Average group size is 41.6667. Group size threshold is 20.8333
info IPO: Number of remaining groups 2, Average group size is 62.5. Group size threshold is 31.25
info IPO: Total 2 groups. The smallest has 48 members and the largest has 77
info IPO: Created 2 leakage groups
info IPO: Cluster#0 (0, 47) has 48 elements.
info IPO: Cluster#1 (48, 124) has 77 elements.
info IPO: Leakage density threshold  0<->1 is 2.74523e-05
info IPO: Created VT class 0 with 48 elements
info IPO: Created VT class 1 with 77 elements
info UI33: performed ipo vt expert for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1815M, PVMEM - 1992M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control -value true
Nitro-SoC> # set_config -name ref_flows/enable_leakage_control -value true
info RPT: Pre-conditioning mode is 'none' 
info RPT: No netlist pre-conditioning
info RPT: preplace complete
info RPT: Running seedplace
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -val 128 root
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info RPT: LCP: Found no large cells in this design.
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Seed placement mode is 'ipo' 
Nitro-SoC> # unplace_objects -cell_types std_cells -skip_physical true
Unplaced 853 cell(s) (out of 853 cell(s)) in partition BoothAlgo
info RPT: SeedPlaceIpo
Nitro-SoC> # get_objects root
Nitro-SoC> # get_property -name auto_ideal_fanout_threshold root
Nitro-SoC> # config_place_timing -name fanout_limit
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 1024 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 08:59:06 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | BoothAlgo        | -  | -   | 1844.44   | 2840.35        | 1844.44      | 64.9373               | 59.4                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1815M, PVMEM - 1992M)
Nitro-SoC> # place_timing -effort none
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                  Current Parameter Values for 'config_place_timing'                                                                   |
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name                                          | Description                                                 | Value   | Default | Modified | Value_type | Enum                        | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low     | none    | true     | N/A        | high low medium none        | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false   | false   | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true    | false   | true     | N/A        |                             | 
|                                               | nets only, in order to avoid nondeterminism associated with |         |         |          |            |                             | 
|                                               | ta version of wire cap                                      |         |         |          |            |                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is TURBO_WL_SPREAD (turbo)
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Removing route channels
PLX-INFO: Cell bloat attributes have been reset
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition BoothAlgo (started at Sat Dec 24 08:59:06 2022)
info PLC1: Partition rectangle for BoothAlgo: 0 0 554800 560000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 38        | 10678      | 0            | 0           | 853            | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 543900 542000
info PLC5: Placement Row-cut box: 10000 10000 543900 542000
info PLC6: Number of rows: 38
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 543900 542000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

INFO: computing region placeable area centroids.
info =================================================================================
info PLACING CELLS using 4 cores  for 853 cells.
info PLX: 100%
info PLX: WMetric=25.012052 #=17 RunTime=0 
info PLX: WMetric=23.625538 #=29 RunTime=0 
info PLX: WMetric=22.311234 #=50 RunTime=0 
info PLX: WMetric=21.390003 #=67 RunTime=0 
info PLX: WMetric=20.548384 #=80 RunTime=0 
info PLX: WMetric=19.891868 #=93 RunTime=0 
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 217 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.124 WMetric=34.1 #=224 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.104 WMetric=32.7 #=300 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.166 WMetric=29.2 #=418 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.228 WMetric=23.7 #=547 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.788 WMetric=22.0 #=639 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.765 WMetric=22.4 #=657 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.717 WMetric=23.4 #=678 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.705 WMetric=24.3 #=704 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.675 WMetric=25.0 #=726 RunTime=0 Mem=[ 2G 133M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 217 cells.
info PLX: 100%
info PLX: FGS (   5.0,   6.0, 2.0) SMetric=0.591 WMetric=26.6 #=32 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.460 WMetric=28.7 #=71 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.277 WMetric=30.7 #=144 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.132 WMetric=31.5 #=243 RunTime=0 Mem=[ 2G 133M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.194040e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 316 cells.
info PLX: 100%
info PLX: FGS (  11.0,  12.0, 2.0) SMetric=0.413 WMetric=21.8 #=31 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   6.0,   6.0, 2.0) SMetric=0.650 WMetric=23.8 #=57 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.574 WMetric=26.5 #=104 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.304 WMetric=29.1 #=163 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.129 WMetric=30.0 #=255 RunTime=0 Mem=[ 2G 133M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.078012e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 853 cells.
info PLX: 100%
info PLX: FGS (  11.0,  12.0, 2.0) SMetric=0.363 WMetric=24.2 #=32 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   6.0,   6.0, 2.0) SMetric=0.560 WMetric=26.1 #=58 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.561 WMetric=28.0 #=95 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.451 WMetric=30.1 #=152 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.158 WMetric=31.4 #=219 RunTime=0 Mem=[ 2G 133M]
info UNBLOATED SPREAD RMS ON 2x2  = 5.571315e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Sat Dec 24 08:59:09 2022
  
--------------------------------------------------------------------------
|  Placement Bounding Box Statistics [BoothAlgo] length units: angstrom  |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 47836.1926  | 919            | 43961461.0000 | 87075.1352  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 29894.1675  | 573            | 17129358.0000 | 35030.1894  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 45943.4148  | 135            | 6202361.0000  | 19635.8667  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 44700.6842  | 133            | 5945191.0000  | 17986.2891  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 72683.0952  | 21             | 1526345.0000  | 21780.3867  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 230845.7193 | 57             | 13158206.0000 | 268803.4679 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |================================================================== 12
65  |======================================================================== 13
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 2 sec (CPU time: 2 sec; MEM: RSS - 363M, CVMEM - 1815M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name congestion_effort -value low
info RPT: seedplace complete
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: seed complete
Nitro-SoC> # get_config -name config_auto_learning -param apply_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_config -name config_auto_learning -param apply_density_screens
Nitro-SoC> # config_shell -echo_script false
info RPT: Global placement started Sat Dec 24 08:59:09 EET 2022

info RPT: Running gplace
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Global placement mode is 'ipo' 
info RPT: PlaceIpo
info RPT: IPO: In-place optimization
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 08:59:09 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | BoothAlgo        | -  | -   | 1844.44   | 2840.35        | 1844.44      | 64.9373               | 59.4                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1815M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_place_timing -name ipo_target_utilization -value 69.82795534355
info RPT: IPO: Target design utilization is 69.82795534355 %
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -value true
info RPT: Running gdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Sat Dec 24 08:59:09 2022)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:760m:916k] @ TA update
		Sized cells 2
		Moved cells 2
		Added buffers 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1784M, PVMEM - 2181M)
info RPT: gdrc complete
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -reset
Nitro-SoC> # ipo_sweep_boundary
info UI32: performing ipo conditioning of boundary nets  (started at Sat Dec 24 08:59:09 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo conditioning of boundary nets for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1784M, PVMEM - 2181M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:09 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1784M, PVMEM - 2181M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 08:59:09 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | BoothAlgo        | -  | -   | 1847.64   | 2840.35        | 1847.64      | 65.0496               | 59.4                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1784M, PVMEM - 2181M)
info RPT: IPO: Drc fixed. Design utilization is 65.0496 %
info RPT: Running gplace_size
Nitro-SoC> # ipo_sweep_size -target 0.01
info UI32: performing ipo global sizing  (started at Sat Dec 24 08:59:09 2022)
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1784M, PVMEM - 2181M)
info RPT: gplace_size complete
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 323M, CVMEM - 1784M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1815M, PVMEM - 2181M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
-----------------------
CTS Offset Manager Info
-----------------------
Reference Corner corner_0_0 Step 34
Scaling Factors : corner_0_0:1 
-----------------------
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1815M, PVMEM - 2181M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1815M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running gplace_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 1 sec; MEM: RSS - 325M, CVMEM - 1815M, PVMEM - 2181M)
info RPT: gplace_size_dt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:13 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1815M, PVMEM - 2181M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 08:59:13 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | BoothAlgo        | -  | -   | 1847.64   | 2840.35        | 1847.64      | 65.0496               | 59.4                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1815M, PVMEM - 2181M)
info RPT: IPO: Placement utilization at gplace is 65.0496 %
Nitro-SoC> # create_property -name rpt_gplace_plc_util -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_gplace_plc_util -object BoothAlgo -value 65.0496
Nitro-SoC> # config_place_timing -name max_utilization
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -obj BoothAlgo -name max_layer
Nitro-SoC> # get_objects tech
Nitro-SoC> # get_property -obj {} -name max_layer
Nitro-SoC> # get_layers -type metal
info RPT: IPO: Timing driven placement
Nitro-SoC> # config_place_timing -name from_state -value seed
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -value true
Nitro-SoC> # place_timing -turbo true
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                         Current Parameter Values for 'config_place_timing'                                                                         |
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| Name                                          | Description                                                 | Value     | Default   | Modified | Value_type | Enum                                 | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose   | normal    | true     | N/A        | debug normal quiet verbose           | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| from_state                                    | Placement states: seed, response                            | seed      | initial   | true     | N/A        | cluster final initial response seed  | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low       | none      | true     | N/A        | high low medium none                 | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false     | false     | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| ipo_target_utilization                        | Target utilization of rpt-flow                              | 69.827955 | -1.000000 | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true      | false     | true     | N/A        |                                      | 
|                                               | nets only, in order to avoid nondeterminism associated with |           |           |          |            |                                      | 
|                                               | ta version of wire cap                                      |           |           |          |            |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| use_high_spread_effort_for_response           | High spread effort during response placement                | true      | false     | true     | N/A        |                                      | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is MIN_TNS2_WL_SPREAD_FAST (turbo)
PLX-INFO: Congestion response with 1 pass
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Detect 0 soft placement blockages and fix 0 cells under
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition BoothAlgo (started at Sat Dec 24 08:59:13 2022)
info PLC1: Partition rectangle for BoothAlgo: 0 0 554800 560000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 38        | 10678      | 854          | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 543900 542000
info PLC5: Placement Row-cut box: 10000 10000 543900 542000
info PLC6: Number of rows: 38
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 543900 542000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 2 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 215 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.104 WMetric=32.9 TMetric=2.948e-01 #=218 RunTime=0 Mem=[ 2G 469M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.092 WMetric=30.9 TMetric=2.874e-01 #=350 RunTime=1 Mem=[ 2G 469M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.162 WMetric=28.2 TMetric=2.615e-01 #=438 RunTime=1 Mem=[ 2G 469M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.209 WMetric=24.2 TMetric=2.388e-01 #=514 RunTime=1 Mem=[ 2G 469M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.718 WMetric=23.0 TMetric=2.263e-01 #=604 RunTime=1 Mem=[ 2G 469M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.662 WMetric=23.4 TMetric=2.386e-01 #=628 RunTime=2 Mem=[ 2G 469M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.638 WMetric=24.1 TMetric=2.510e-01 #=661 RunTime=2 Mem=[ 2G 469M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.549 WMetric=25.0 TMetric=2.515e-01 #=684 RunTime=2 Mem=[ 2G 469M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.479 WMetric=25.9 TMetric=2.551e-01 #=705 RunTime=2 Mem=[ 2G 469M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 215 cells.
info PLX: 100%
info PLX: FGS (   5.0,   6.0, 2.0) SMetric=0.432 WMetric=27.4 TMetric=2.657e-01 #=72 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.405 WMetric=28.8 TMetric=2.626e-01 #=173 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.253 WMetric=30.3 TMetric=2.509e-01 #=291 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.132 WMetric=30.9 TMetric=2.447e-01 #=402 RunTime=2 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.214657e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 320 cells.
info PLX: 100%
info PLX: FGS (  11.0,  12.0, 2.0) SMetric=0.478 WMetric=23.6 TMetric=9.016e-02 #=82 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   6.0,   6.0, 2.0) SMetric=0.666 WMetric=24.9 TMetric=9.200e-02 #=155 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.512 WMetric=27.2 TMetric=9.325e-02 #=245 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.284 WMetric=29.4 TMetric=9.102e-02 #=385 RunTime=2 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.114 WMetric=30.1 TMetric=9.035e-02 #=501 RunTime=3 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.096286e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 854 cells.
info PLX: 100%
info PLX: FGS (  11.0,  12.0, 2.0) SMetric=0.325 WMetric=25.0 TMetric=7.017e-02 #=74 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   6.0,   6.0, 2.0) SMetric=0.475 WMetric=28.6 TMetric=7.031e-02 #=155 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.439 WMetric=29.8 TMetric=7.039e-02 #=235 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.413 WMetric=30.9 TMetric=6.725e-02 #=357 RunTime=3 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.116 WMetric=31.8 TMetric=6.595e-02 #=500 RunTime=5 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 4.044763e-02
info =================================================================================
Small partition; changing hier depth to 1


GRCB: Performing global routing and computing cell bloats

GRCB STEP 1: Length
GRCB: Run time 0  seconds

GRCB STEP 2: Congestion

GRCB: Total routable nets: 499
GRCB: Run time 0  seconds

GRCB STEP 3: Cell Bloats
GRCB: Maximum utilization is 0.9
GRCB: GR Congestion 0 | 1
GRCB: e-Congestion 0 (0) @ 0.9
GRCB: n-Congestion 2 (4) @ 0.9
GRCB: Utilization 65%; Placeable area 2840.3; Cell area 1847.6; Area available for bloating 708.68
GRCB: Congested area 2% 
GRCB: maxBloat = 2.5
GRCB: Total number of local terms 1266 (0, 0)
GRCB: No congestion found. No bloating will be done
GRCB: Run time 0  seconds

info PLC37: Congestion analysis took 0h:0m:0s.
info There are no cell bloat attributes. No cell bloating will be done
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 1 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 854 cells.
info PLX: 100%
info PLX: FGS (   6.0,   6.0, 2.0) SMetric=0.460 WMetric=28.7 TMetric=7.030e-02 #=68 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.419 WMetric=29.9 TMetric=7.037e-02 #=145 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.411 WMetric=30.9 TMetric=6.718e-02 #=264 RunTime=2 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.121 WMetric=31.8 TMetric=6.595e-02 #=400 RunTime=4 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 4.238182e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Sat Dec 24 08:59:36 2022
  
--------------------------------------------------------------------------
|  Placement Bounding Box Statistics [BoothAlgo] length units: angstrom  |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 48408.3652  | 920            | 44535696.0000 | 86880.9943  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 30616.7544  | 574            | 17574017.0000 | 34787.8631  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 44037.3333  | 135            | 5945040.0000  | 19769.2905  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 44932.7143  | 133            | 5976051.0000  | 18879.1743  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 82960.4286  | 21             | 1742169.0000  | 19621.4597  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 233305.5965 | 57             | 13298419.0000 | 266482.5174 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |================================================================== 12
65  |======================================================================== 13
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 23 sec (CPU time: 37 sec; MEM: RSS - 329M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -reset
Nitro-SoC> # config_place_timing -name from_state -reset
Nitro-SoC> # config_place_timing -name congestion_effort -value low
Nitro-SoC> # config_place_timing -name do_large_cell_halo_policy
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: gplace complete
Nitro-SoC> # config_shell -echo_script false
info RPT: HFNS started Sat Dec 24 08:59:36 EET 2022

info RPT: Running hfns
info RPT: Hfns mode is 'ipo' 
info RPT: HfnsIpo
info RPT: Running hfns_delete
Nitro-SoC> # ipo_delete_repeaters
info UI32: performing ipo deleting repeaters  (started at Sat Dec 24 08:59:36 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Deleted buffers 1
info UI33: performed ipo deleting repeaters for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1784M, PVMEM - 2639M)
info RPT: hfns_delete complete
info RPT: Running hdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Sat Dec 24 08:59:36 2022)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:760m:916k] @ TA update
		Added buffers 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1784M, PVMEM - 2639M)
info RPT: hdrc complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:37 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1784M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 08:59:37 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | BoothAlgo        | -  | -   | 1848.17   | 2840.35        | 1848.17      | 65.0684               | 59.4                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1784M, PVMEM - 2639M)
info RPT: IPO: Drc fixed. Design utilization is 65.0684 %
Nitro-SoC> # config_place_timing -name ipo_target_utilization
info RPT: Running hfns_size
Nitro-SoC> # ipo_sweep_size -target 0.03759555000000006
info UI32: performing ipo global sizing  (started at Sat Dec 24 08:59:37 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1784M, PVMEM - 2639M)
info RPT: hfns_size complete
info RPT: IPO: Starting VR engine to activate VR-timer
Nitro-SoC> # ipo_vr_server -start true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:38 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1784M, PVMEM - 2639M)
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 382M, CVMEM - 1784M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running hfns_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: hfns_size_dt complete
Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 1 sec (CPU time: 1 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: Running hfns_pipelines
info RPT: Running Pipeline optimization
Nitro-SoC> # ipo_optimize -tns -convergent f -clock f -pipelines t -add f -move f -size f
info UI32: performing ipo tns pipeline optimization  (started at Sat Dec 24 08:59:42 2022)
info IPO: Running IPO optimization with 1 loop, 1 sweep, and 60000 max targets
info UI33: performed ipo tns pipeline optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: hfns_pipelines complete
Nitro-SoC> # ipo_sweep_size -critical
info UI32: performing ipo critical sizing  (started at Sat Dec 24 08:59:42 2022)
info UI33: performed ipo critical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 08:59:42 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | BoothAlgo        | -  | -   | 1848.17   | 2840.35        | 1848.17      | 65.0684               | 59.4                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: IPO: Design utilization at hfns stage is 65.0684 %
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 128 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # get_nets -flat -filter @is_auto_ideal && !@is_clock && @is_signal && !@is_user_ideal && !@is_dont_modify
Nitro-SoC> # place_detail -follow_drc_for 
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 08:59:42 2022)

All Parameters are Set to Default Values for 'config_place_detail'

---------------------------------------------------------------------------------------------------------------------------
|                                     Non-default Parameter Values for 'place_detail'                                     |
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| Name           | Description                                                     | Value | Default       | User Defined | 
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| follow_drc_for | Indicates that DRC with the specified routes should be followed | { }   | { pre_route } | true         | 
|                | during detailed placement. legal values (zero or more):         |       |               |              | 
|                | {detail_route, pre_route} default value: { pre_route }          |       |               |              | 
---------------------------------------------------------------------------------------------------------------------------

follow_drc_for 
info Found 854 movable and 0 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 38 cut rows, with average utilization 65.0684%, utilization with cell bloats 65.0684%.
info DP116: Legalizer has initial 854 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 854 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 1 illegal movable cells.
info DP117: Iteration 2 (without drc) has 0 illegal movable cells.
info Optimize displacement: 853 (99.9%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 853. First few cells with largest displacements:
info DP110: 2.65 rows, from {41061 282001, N} to {10000 276000, FS}, cell l8_reg[28].
info DP110: 2.61 rows, from {479721 327329, N} to {511600 332000, FS}, cell inst2/my_reg_reg[24].
info DP110: 2.61 rows, from {73759 284933, N} to {42300 290000, N}, cell inst2/my_reg2_reg[31].
info DP110: 2.53 rows, from {215045 14836, N} to {245600 10000, N}, cell inst2/my_reg_reg[8].
info DP110: 2.53 rows, from {157358 382197, FS} to {127800 388000, FS}, cell inst2/my_reg2_reg[13].
info DP111: Legalization summary: total movable cells: 854, cells moved: 853, total movement: 571.969, max movement: 2.64729, average movement: 0.670538.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 854                 | 853         | 571.969                | 2.64729      | 0.670538         | 
------------------------------------------------------------------------------------------------

info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:42 2022)
IPO-INFO: VR-server is running. Stopping VR-server
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization -reset
info RPT: Running scan1
info RPT: Running groute1
Nitro-SoC> # ipo_flip_cell
info UI32: performing ipo flipping cells  (started at Sat Dec 24 08:59:42 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo flipping cells for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1784M, PVMEM - 2639M)
Nitro-SoC> # route_global -flow turbo
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition BoothAlgo (started at Sat Dec 24 08:59:42 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


All Parameters are Set to Default Values for 'config_route_global'

Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 400
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 292
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 400
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 198
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 200
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 198
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 70
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 69
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = medium
Timing effort     = medium

Start global routing with  4  CPUs 

Built 507 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did     507 of     507 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (1 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 08:59:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.714286    | 0.333333  | 0.714286    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.114501    | 0.0875332   | 0.0394909 | 0.0574454   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 2.38793e+07 | 2.74541e+07 | 2253      | 5.13334e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 08:59:44 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 5.13   | 0.32   | 2.53   | 1.76   | 0.05   | 0.14   | 0.00   | 0.16   | 0.16   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 6.26   | 49.31  | 34.36  | 0.98   | 2.75   | 0.08   | 3.16   | 3.11   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 937.00 | 53.00  | 507.00 | 298.00 | 4.00   | 16.00  | 1.00   | 24.00  | 34.00  | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 2.25   | 1.26   | 0.68   | 0.08   | 0.08   | 0.06   | 0.06   | 0.05   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 55.84  | 30.05  | 3.60   | 3.51   | 2.53   | 2.44   | 2.04   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 08:59:44 2022)

Congestion ratio stats: min = 0.05, max = 0.29, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 1 sec (CPU time: 1 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: groute1 complete
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # get_tdro_congestion_score
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 08:59:44 2022)

Congestion ratio stats: min = 0.05, max = 0.29, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Congestion metric is 0.0
Nitro-SoC> # create_property -name rpt_hfns_grp4 -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_hfns_grp4 -object BoothAlgo -value 0.0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 08:59:44 2022)

Congestion ratio stats: min = 0.05, max = 0.29, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: hfns complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Optimization1 started Sat Dec 24 08:59:44 EET 2022

info RPT: Running pass1
info RPT: Pass1 optimization mode is 'ipo' 
info RPT: Pass1OptIpo
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name optimize_max_util -value 100 -objects BoothAlgo
Nitro-SoC> # update_cell_density_map -rect_size 16
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
info RPT: Running drc1
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing with timer  (started at Sat Dec 24 08:59:44 2022)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing with timer for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: drc1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:44 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1815M, PVMEM - 2639M)
info RPT: Running gtns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode global -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Sat Dec 24 08:59:44 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 08:59:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 854   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.11       | 
| Inverters      | 37    | 4.33       | 
| Registers      | 237   | 27.75      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.68      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 854   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1848.17                | 65.06           | 
| Buffers, Inverters | 21.546                 | 0.75            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 08:59:44 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1815M, PVMEM - 2639M)
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1815M, PVMEM - 2639M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

info OPT6: cpu [0h:0m:0s] memory [1g:791m:428k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1815M, PVMEM - 2639M)
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 08:59:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 854   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.11       | 
| Inverters      | 37    | 4.33       | 
| Registers      | 237   | 27.75      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.68      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 854   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1848.17                | 65.06           | 
| Buffers, Inverters | 21.546                 | 0.75            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in global mode for 1 sec (CPU time: 1 sec; MEM: RSS - 383M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: gtns1 complete
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1815M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:45 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # debug_opt -enable_prects_usq_for_tns true
info RPT: Running ltns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode local -effort medium -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 08:59:46 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 08:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 854   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.11       | 
| Inverters      | 37    | 4.33       | 
| Registers      | 237   | 27.75      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.68      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 854   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1848.17                | 65.06           | 
| Buffers, Inverters | 21.546                 | 0.75            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 08:59:46 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17

INFO :: Running optimization in MEDIUM effort level

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

info OPT6: cpu [0h:0m:0s] memory [1g:791m:428k]
info OPT225: Completed optimization in local mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1815M, PVMEM - 2639M)
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 08:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 854   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.11       | 
| Inverters      | 37    | 4.33       | 
| Registers      | 237   | 27.75      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.68      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 854   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1848.17                | 65.06           | 
| Buffers, Inverters | 21.546                 | 0.75            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1815M, PVMEM - 2639M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: ltns1 complete
info RPT: Effort for area reduction is set by PLX::_area_opt_effort_pass1_ variable (high)
Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Running area1
info RPT: Running power optimization power_opt1
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1030152
info LP: The total power for corner_0_0 corner: 1030152
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sat Dec 24 08:59:46 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   770241 |    223448 |  |  993689 |   36463 |  | 1030152 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   770241 |    160011 |  |  930253 |   36463 |  |  966716 |   93.84 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    20771 |      2274 |  |   23046 |     231 |  |   23276 |    2.26 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   749470 |    157737 |  |  907207 |   36233 |  |  943439 |   91.58 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   110257 |    105664 |  |  215922 |   17820 |  |  233742 |   22.69 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   639212 |     52073 |  |  691285 |   18412 |  |  709698 |   68.89 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     63437 |  |   63437 |         |  |   63437 |    6.16 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     32684 |  |   32684 |         |  |   32684 |    3.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     32684 |  |   32684 |         |  |   32684 |    3.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     30752 |  |   30752 |         |  |   30752 |    2.99 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 08:59:46 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 08:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 854   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.11       | 
| Inverters      | 37    | 4.33       | 
| Registers      | 237   | 27.75      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.68      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 854   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1848.17                | 65.06           | 
| Buffers, Inverters | 21.546                 | 0.75            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 08:59:46 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-187.2 LEAKAGE:0.036463 DYNAMIC:0.993689 AREA:1848.17

info OPT10: optimized 2 targets
SLEW:0 CAP:-187.2 LEAKAGE:0.036396 DYNAMIC:0.993564 AREA:1847.37

info OPT9: total 2 nets optimized
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

info OPT6: cpu [0h:0m:0s] memory [1g:760m:928k]
SLEW:0 CAP:-187.2 LEAKAGE:0.036396 DYNAMIC:0.993564 AREA:1847.37

info OPT10: optimized 1 targets
SLEW:0 CAP:-187.2 LEAKAGE:0.036396 DYNAMIC:0.993563 AREA:1847.37

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

info OPT6: cpu [0h:0m:0s] memory [1g:760m:928k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1805M, PVMEM - 2639M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-187.2 LEAKAGE:0.036396 DYNAMIC:0.993563 AREA:1847.37

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 08:59:48 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 854   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.11       | 
| Inverters      | 37    | 4.33       | 
| Registers      | 237   | 27.75      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.68      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 854   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1847.37                | 65.04           | 
| Buffers, Inverters | 20.748                 | 0.73            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 381M, CVMEM - 1836M, PVMEM - 2639M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sat Dec 24 08:59:48 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   770155 |    223408 |  |  993563 |   36396 |  | 1029959 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   770155 |    159973 |  |  930128 |   36396 |  |  966523 |   93.84 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    20771 |      2274 |  |   23046 |     231 |  |   23276 |    2.26 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   749383 |    157699 |  |  907082 |   36165 |  |  943247 |   91.58 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   110171 |    105626 |  |  215797 |   17753 |  |  233550 |   22.68 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   639212 |     52073 |  |  691285 |   18412 |  |  709697 |   68.91 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     63435 |  |   63435 |         |  |   63435 |    6.16 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     32684 |  |   32684 |         |  |   32684 |    3.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     32684 |  |   32684 |         |  |   32684 |    3.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     30751 |  |   30751 |         |  |   30751 |    2.99 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name apply_clock_offsets_for_power
info RPT: area1 complete
info RPT: Running lwns1
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets true -congestion true -messages verbose
info UI32: performing ipo wns optimization  (started at Sat Dec 24 08:59:48 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 2 loops, 10 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is no-DP | GR-sever
info IPO: IpoStrategy Convergent mode is ON
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IpoRouteTopology: Layers for routing optimization are not found
info IPO: Best repeater per layer
info IPO: Created IPO_NDR_metal4_
info IPO: Created IPO_NDR_metal5_
info IPO: Created IPO_NDR_metal6_
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.156 um/ps, C=  82.6 ( 12.4) fF, T=  88.7 ps, E=  33.9 ps, L= 440 um @ metal5 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.119 um/ps, C=  82.7 ( 12.4) fF, T=  89.7 ps, E=  34.4 ps, L= 440 um @ metal6 A=6.65 um2, BUF_X16}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 507 nets   (1 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:791m:440k] @ GR optimize
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Optimization
info IPO: Legalization 1
info IPO: Stopping GR-server

info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 507 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ GR optimize
info IPO: Starting new GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:791m:440k] @ IPO strategy
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: lwns1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:49 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report 'temp' was removed
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 08:59:49 2022)

Congestion ratio stats: min = 0.05, max = 0.29, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: pass1 complete
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -name rpt_hfns_grp4 -object BoothAlgo
info RPT: Congestion metric at hfns stage was 0.0. It will be used for convergence decision.
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo_script false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info UI78: report 'tmp' was removed
info RPT: Target level for core timing (0p >= -50p) is satisfied.
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Target level for congestion ( NEGLIGIBLE ) is satisfied.
Nitro-SoC> # config_place_timing -name group_registers
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
info RPT: Final started Sat Dec 24 08:59:49 EET 2022

info RPT: Running final
Nitro-SoC> # ipo_vr_server -advanced_cdm true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:49 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: Running iowns
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets false -congestion false -messages verbose
info UI32: performing ipo wns optimization  (started at Sat Dec 24 08:59:49 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 1 loop, 20 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: No timing violations
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: iowns complete
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info UI78: report 'tmp' was removed
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: Running copt
Nitro-SoC> # get_path_groups -filter @is_special==false && @is_active==true && @is_visible==true && @weight>0 && @is_qor==true
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_messages -message_id UI33 -max_message 0 -reset
Nitro-SoC> # ipo_optimize -convergent true -clock_offsets true -congestion false -messages verbose
info UI32: performing ipo convergent wns optimization  (started at Sat Dec 24 08:59:49 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 4 loops, 5 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
Info IPO-advanced CDM: Utilization is adjusted in 27 bins (with avg = 0.00954 and max = 0.01)
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is DP-server-preserved-wires | GR-sever-repair
info IPO: IpoStrategy Convergent mode is ON
info IPO: Changed maximum utilization to 95 %
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IpoRouteTopology: Layers for routing optimization are not found
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.156 um/ps, C=  82.6 ( 12.4) fF, T=  88.7 ps, E=  33.9 ps, L= 440 um @ metal5 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.119 um/ps, C=  82.7 ( 12.4) fF, T=  89.7 ps, E=  34.4 ps, L= 440 um @ metal6 A=6.65 um2, BUF_X16}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: DP server is enabled
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info Found 854 movable and 0 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 38 cut rows, with average utilization 65.0403%, utilization with cell bloats 65.0403%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 854, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 854                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Legalize placement
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = low
Timing effort     = low

Start repair & refine global routing with  4  CPUs 

Built 507 nets   (0 seconds elapsed)

Will perform 'repair' routing on 10 nets: 
         10 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 10 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:791m:440k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Optimization
info IPO: Legalization 1
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Legalize placement
info IPO: Routing legalization
info IPO: ServerRepair: Using VR-Agent to get dirty nets
info IPO: ServerRepair: Received 0 nets
INFO: Removed stale global wiring from 0 nets 
INFO: Will repair route 0 nets: 
	0 without global wiring
	0 with open pins
	0 with superflous wiring
	0 with wiring crossing blocked gcell edges
INFO: GR Server found no nets needing repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Legalize routing
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Final legalization
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Final legalization
info IPO: Congestion is 0.00000
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  4  CPUs 

Built 507 nets   (0 seconds elapsed)

Will perform 'repair' routing on 10 nets: 
         10 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 10 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:791m:440k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:791m:440k] @ IPO strategy
info UI33: performed ipo convergent wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # get_path_groups _self_loop_ -quiet
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: copt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 08:59:50 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 08:59:50 2022)

Congestion ratio stats: min = 0.05, max = 0.29, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: final complete
info RPT: Stopping after final
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats true
Nitro-SoC> # factorize_pin_offsets -monitor false
Monitoring of offsets is now disabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1836M, PVMEM - 2639M)
info RPT: Restoring corners
Nitro-SoC> # config_prects_corners -mode reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 1 sec (CPU time: 1 sec; MEM: RSS - 387M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report '_app_info_' was removed
Nitro-SoC> # config_shell -echo_script false
info RPT: SUMMARY
STAGE                          ELAPSED %  UTIL %     WNS|COREWNS ps  CORETNS ns GRWL       CONG      
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Init                           0          64.9      
Seed placement                 9          64.9      
Global placement               60         65.0      
HFNS                           18         65.1             0|0       0          5.13       0.00000   
Optimization1                  12         65.0             0|0       0          5.13       0.00000   
Final                          1          65.0             0|0       0          5.13       NEGLIGIBLE
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Total time                     0:0:45
Normalized cpu (3.0GHz)        0:0:39
warning    SCAN_SPEC_CHECK
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_place_timing -name net_delay_model
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # write_db -data design -file dbs/place.db
Nitro-SoC> # save_db -directory dbs/place.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/place.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sat Dec 24 08:59:52 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 08:59:52 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1836                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 386                                                          | 
| CPU time (minutes)       | 4.5                                                          | 
| Elapsed time (minutes)   | 11.42                                                        | 
| Load Averages            | 1.84 1.50 0.98                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 1393                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_1393                                                  | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 08:59:52 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/place_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 08:59:52 2022
  
---------------------------------------------------------
| MCMM variability report for design 'BoothAlgo' (nano) |
|-------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts           | 
---------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1836M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:52 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1836M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1836M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 08:59:52 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1836M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1836M, PVMEM - 2639M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 08:59:52 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/place_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 08:59:52 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/place_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 08:59:53 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/place_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 08:59:53 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/place_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 08:59:53 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/place_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 08:59:53 2022
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        770315    223409   993724   36396  1030120  100.00 | 
|                                                                         | 
| Power of all cells   770315    159973   930288   36396   966683   93.84 | 
|   Clock cells         20771      2274    23046     231    23276    2.26 | 
|   Data cells         749507    157699   907206   36165   943371   91.58 | 
|     Combinational    110171    105626   215797   17753   233550   22.67 | 
|     Registers        639212     52073   691285   18412   709697   68.89 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets               63437    63437            63437    6.16 | 
|   Clock nets                    32684    32684            32684    3.17 | 
|     Clock leaves                32684    32684            32684    3.17 | 
|   Data nets                     30752    30752            30752    2.99 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1836M, PVMEM - 2639M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 08:59:54 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param store_setup_violations
info UI33: performed source of flow_scripts/1_place.tcl for 53 sec (CPU time: 1 min 5 sec; MEM: RSS - 389M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 854 movable and 0 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 390M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> write_db -file db/place.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/place.db'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> report_placement
Report 'placement': Placement Report
Generated on Sat Dec 24 09:01:32 2022
  
--------------------------------------------------------------------------
|  Placement Bounding Box Statistics [BoothAlgo] length units: angstrom  |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 52179.0489  | 920            | 48004725.0000 | 88371.3874  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 33962.3693  | 574            | 19494400.0000 | 34827.9926  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 45781.4815  | 135            | 6180500.0000  | 20769.6272  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 50876.8797  | 133            | 6766625.0000  | 18412.0950  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 79939.2857  | 21             | 1678725.0000  | 19348.7283  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 243587.2807 | 57             | 13884475.0000 | 269626.6950 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  71
Pin Count Statistics, Avg:  3.15326
Pin Count Statistics, Sum:  2901
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 985     | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 854     | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 38      | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 1847.37 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 1847.37 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 20.748  | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 2840.35 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 65.04   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 59.46   | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 38        | 10678      | 854          | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 9 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> source flow_scripts/2_clock.tcl

#####################################################
## Nitro Reference Flow : Clock Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from place stage, prepares for     ##
## and then runs run_clock_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for clock
NRF info: Verifying user input for clock
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 854 movable and 0 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script true
Info: Tcl var '::cts_intrinsic_repeater_delay_new' set to 'true' : Compute intrinsic repeater delay using the same method than the ideal slew routine
Nitro-SoC> # config_event_handler -append -command compile_cts -event start_command -script {
	set ::cts_vr_cdm_overlap_free true
	RCTU::Cts::AddHalo
}
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_name_rules -cell CLOCK
Nitro-SoC> # config_name_rules -net CLOCK
Nitro-SoC> # config_timing -use_annotated_cts_offsets false
Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # fk_msg "Applying NRF non-default GR settings"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Applying NRF non-default GR settings
Nitro-SoC> # config_route_global -name gr_full_timing_update_thresh -value 0.0
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for clock
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for clock
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # source scr/ocv.tcl
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # set_crpr_spec -crpr_threshold $MGC_crpr_threshold
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # get_lib_cells $MGC_DLY_cells
Nitro-SoC> # set_property -name is_dont_use -value true -objects [get_lib_cells $MGC_DLY_cells]
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # get_lib_cells $MGC_DLY_cells 
Nitro-SoC> # config_flows -hold_opt_cell_list [ get_lib_cells $MGC_DLY_cells ]
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.2n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # update_timing -stage mark_clocks
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # get_pins -leaf -filter is_clock && is_out
Nitro-SoC> # get_cells -of clk_gate_A_reg__0/GCK clk_gate_f8_reg/GCK inst2/clk_gate_my_reg_reg/GCK inst1/clk_gate_my_reg2_reg/GCK -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # get_lib_cells -of clk_gate_A_reg__0 clk_gate_f8_reg inst2/clk_gate_my_reg_reg inst1/clk_gate_my_reg2_reg
Nitro-SoC> # get_equiv_lib_cells -lib_cell CLKGATETST_X1
Nitro-SoC> # add_to_collection CLKGATETST_X1 -add CLKGATETST_X1 CLKGATETST_X2 CLKGATETST_X4 CLKGATETST_X8
Nitro-SoC> # get_lib_cells * -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # add_to_collection  -add CLKGATETST_X8
Nitro-SoC> # add_to_collection CLKGATETST_X8 -add CLKGATETST_X4
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 -add CLKGATETST_X2
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 -add CLKGATETST_X1
Nitro-SoC> # fk_msg -type info Usage of dont_use libcells: false
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Usage of dont_use libcells: false
Nitro-SoC> # get_lib_cells CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # filter_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 -expression !@is_dont_use
Nitro-SoC> # fk_msg -type info CG Pruning enabled: true
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: CG Pruning enabled: true
Nitro-SoC> # prune_cts_cells -type clock_gates CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type info Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type warning No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # report_cts_spec -quiet -name CTS

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
warning CTS604: no cts specs found
Nitro-SoC> # get_report_value -name CTS -table config_cts_report -row opt_clock_gates
Nitro-SoC> # config_cts -opt_clock_gates latency move 
Nitro-SoC> # config_cts
--------------------------------------------------------------------------
|                         config_cts properties                          |
|----------------------------------------+-------------------------------|
| Name                                   | Value                         | 
|----------------------------------------+-------------------------------|
| name                                   | config_cts                    | 
|----------------------------------------+-------------------------------|
| max_transition                         | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_leaf_transition                    | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_capacitance                        | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_wire_capacitance                   | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_length                             | 4000000                       | 
|----------------------------------------+-------------------------------|
| max_fanout                             | 64                            | 
|----------------------------------------+-------------------------------|
| max_skew                               | 0.2000                        | 
|----------------------------------------+-------------------------------|
| max_net_skew                           | 0.1000                        | 
|----------------------------------------+-------------------------------|
| min_delay                              | -2147483.6480                 | 
|----------------------------------------+-------------------------------|
| max_delay                              | 2147483.6470                  | 
|----------------------------------------+-------------------------------|
| opt_clock_gates                        | latency move                  | 
|----------------------------------------+-------------------------------|
| cell_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| port_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| net_name_prefix                        | CTS                           | 
|----------------------------------------+-------------------------------|
| use_inverters                          | false                         | 
|----------------------------------------+-------------------------------|
| buffers                                | CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 | 
|----------------------------------------+-------------------------------|
| inverters                              | none                          | 
|----------------------------------------+-------------------------------|
| lib_cell_list                          | all_available                 | 
|----------------------------------------+-------------------------------|
| corner                                 | corner_0_0                    | 
|----------------------------------------+-------------------------------|
| verbosity                              | 1                             | 
|----------------------------------------+-------------------------------|
| use_regular_timer_for_report_and_check | false                         | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner                    | true                          | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner_percent            | 30                            | 
|----------------------------------------+-------------------------------|
| useful_skew                            | false                         | 
|----------------------------------------+-------------------------------|
| minimize_level_skew                    | false                         | 
|----------------------------------------+-------------------------------|
| min_layer                              | metal7                        | 
|----------------------------------------+-------------------------------|
| max_layer                              | metal8                        | 
|----------------------------------------+-------------------------------|
| mvcts_physical_feedthrough             | false                         | 
|----------------------------------------+-------------------------------|
| mvcts_promote_physical_feedthrough     | false                         | 
|----------------------------------------+-------------------------------|
| enable_port_clock_leaves               | false                         | 
|----------------------------------------+-------------------------------|
| enable_branchpoint_optimization        | true                          | 
|----------------------------------------+-------------------------------|
| strict_cts_repeater_lists              | false                         | 
|----------------------------------------+-------------------------------|
| enable_multi_cpu_mode                  | true                          | 
|----------------------------------------+-------------------------------|
| low_effort                             | false                         | 
|----------------------------------------+-------------------------------|
| turbo                                  | false                         | 
|----------------------------------------+-------------------------------|
| congestion_aware                       | false                         | 
--------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name refine_cts -value $MGC_clock_refine_cts
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 5              | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 5              | 20             | 
------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name preserve_rcd_models -value true
Nitro-SoC> # config_clock_timing -name enable_optimize_clock_tree -value $MGC_enable_clock_data_opt
Nitro-SoC> # config_clock_timing -name dont_prune_corners
Nitro-SoC> # get_corners $current_excluded_corners_for_pruning
Nitro-SoC> # get_corners $::MGC_activeCorners(clock:ref)
Nitro-SoC> # add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value [add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]]
Nitro-SoC> # config_optimize -buffer_removal_max_length_limit $MGC_maxLengthParam
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # run_clock_timing -cpus $MGC_cpus
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
Nitro-SoC> # config_application -cpu 2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_last_stage -data_type string -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value 
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_clock_opt_ran -data_type bool -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_clock_opt_ran -value false
Nitro-SoC> # config_shell -echo_script false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_modes
Nitro-SoC> # get_corners -of_object new_mode
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # fk_msg Adjusting TNS range
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Adjusting TNS range
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_path_groups -filter is_qor==true
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Nitro-SoC> # get_property -name tns_range **default**
Nitro-SoC> # group_path -name **default** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **async**
Nitro-SoC> # group_path -name **async** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **clock_gating**
Nitro-SoC> # group_path -name **clock_gating** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **inputs**
Nitro-SoC> # group_path -name **inputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **outputs**
Nitro-SoC> # group_path -name **outputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **feedthroughs**
Nitro-SoC> # group_path -name **feedthroughs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range sysclk_new_mode
Nitro-SoC> # group_path -name sysclk_new_mode -tns_range 10000
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg Preserving USER-Specified RCD settings
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Preserving USER-Specified RCD settings
Nitro-SoC> # set_rcd_models -mode report_only
Parasitic models:
Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_derate
----------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | R- clock | R+ clock | R- data | R+ data | Cc- clock | Cc+ clock | Cc- data | Cc+ data | Cg- clock | Cg+ clock | Cg- data | Cg+ data | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| slow       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| fast       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| corner_0_0 | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
----------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_config -name config_optimize -param preserve_congestion -properties is_modified
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 09:02:10 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1744                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1215                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 344                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 4.67                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 13.73                                                        | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.67 1.14 0.91                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 1393                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_1393                                                  | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 09:02:10 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.714286    | 0.333333  | 0.714286    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.114501    | 0.0875332   | 0.0394894 | 0.0574439   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 2.38793e+07 | 2.74541e+07 | 2253      | 5.13334e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 09:02:13 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 985     | 
|-----------------------+---------|
| Net count             | 2135    | 
|-----------------------+---------|
| Hier count            | 132     | 
|-----------------------+---------|
| Area (sq micron)      | 1847.37 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 65.04   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1744M, PVMEM - 2639M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_init
Nitro-SoC> # fk_msg entering context cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: entering context cts
Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:02:13 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # route_global -flow turbo -repair -timing_effort none -congestion_effort none
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition BoothAlgo (started at Sat Dec 24 09:02:13 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

Built 507 nets   (0 seconds elapsed)

Will perform 'repair' routing on 10 nets: 
         10 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 10 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 09:02:13 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.666667    | 0.714286    | 0.333333  | 0.714286    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.114501    | 0.0875332   | 0.0394894 | 0.0574439   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 2.38793e+07 | 2.74541e+07 | 2253      | 5.13334e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 09:02:13 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 5.13   | 0.32   | 2.53   | 1.76   | 0.05   | 0.14   | 0.00   | 0.16   | 0.16   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 6.26   | 49.31  | 34.36  | 0.98   | 2.75   | 0.08   | 3.16   | 3.11   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 937.00 | 53.00  | 507.00 | 298.00 | 4.00   | 16.00  | 1.00   | 24.00  | 34.00  | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 2.25   | 1.26   | 0.68   | 0.08   | 0.08   | 0.06   | 0.06   | 0.05   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 55.84  | 30.05  | 3.60   | 3.51   | 2.53   | 2.44   | 2.04   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:13 2022)

Congestion ratio stats: min = 0.05, max = 0.29, mean = 0.15 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # fk_msg Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '0.1' to '3'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '1' to '0.03'.
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '15' to '6'.
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock sysclk_new_mode
Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # fk_msg Disabling CRPR
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Disabling CRPR
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name crpr -object slow
Nitro-SoC> # set_analysis_corner slow -crpr none
Nitro-SoC> # get_property -name crpr -object fast
Nitro-SoC> # set_analysis_corner fast -crpr none
Nitro-SoC> # get_property -name crpr -object corner_0_0
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr none
Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # fk_msg Initial Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Initial Timing
Nitro-SoC> # report_path_group -viol -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:02:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 1 sec (CPU time: 1 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:02:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'BoothAlgo' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7720 | 0.0000 | 0       | 0.0850 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:02:15 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # fk_msg Prunned MCMM Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Prunned MCMM Timing
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:02:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:02:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1774M, PVMEM - 2639M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'BoothAlgo' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7720 | 0.0000 | 0       | 0.0850 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # fk_msg cts_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_opt_off
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_opt_off
Nitro-SoC> # get_pins -filter cts_pin_delay_offset!=""
info UI34: no objects were found for '*/*'
Nitro-SoC> # fk_msg No cts pin offsets. Skipping
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: No cts pin offsets. Skipping
Nitro-SoC> # fk_msg cts_opt_off complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_opt_off complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_opt_off
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_mcmm
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_mcmm
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg cts_mcmm complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_mcmm complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_mcmm
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_cts
Nitro-SoC> # fk_msg Configuring the timer for CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for CTS
Nitro-SoC> # set_rcd_models -stage cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for Extraction & Timing during CTS...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock sysclk_new_mode
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # fk_msg cts_time_cts complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_cts complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_cts
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_compile
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_compile
Nitro-SoC> # config_shell -echo_script false
RCT info: Cleaning up NRF-generated pre-existing NDR/Shield rules on clock nets before CTS Buffering. Custom rules, if any,  are kept.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1744M, PVMEM - 2639M)
RCT info: NDR/Shield rules cleaned for 2 nets
Nitro-SoC> # get_cts_specs
info UI34: no objects were found for '*'
Nitro-SoC> # remove_objects 
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
Nitro-SoC> # fk_msg Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # config_messages -message_id CTS604 -max_message 0
Nitro-SoC> # report_cts_spec -name spec_report -quiet

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
Nitro-SoC> # config_messages -message_id CTS604 -max_message 10
Nitro-SoC> # get_report_value -name spec_report -table config_cts_report -row 11 -col 0
Nitro-SoC> # config_cts -opt_clock_gates timing move
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value false
Nitro-SoC> # current_design
Nitro-SoC> # config_clock_timing -name enable_compile_cts_mode_corner_pruning
Nitro-SoC> # config_cts -pruning_mode_corner true
Nitro-SoC> # report_application -name _rct_pid -quiet
Nitro-SoC> # get_report_value -name _rct_pid -table application_status -row process_id
Nitro-SoC> # analyze_clocks -outfile scr/BoothAlgo_auto_cts_spec.tcl
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> # source scr/BoothAlgo_auto_cts_spec.tcl
Nitro-SoC> # get_clocks  sysclk_new_mode  
Nitro-SoC> # get_pins -of [get_clocks  sysclk_new_mode  ]
Nitro-SoC> # create_cts_spec -name cts_sysclk_new_mode \
  -balance_roots false \
  -root_pins [get_pins -of [get_clocks  sysclk_new_mode  ]]
Nitro-SoC> # check_cts_constraints -write_repair scr/cts_repair_1393_1671865335.tcl -cts_spec { cts_sysclk_new_mode }

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 111um clock net has a latency lower bound of 12ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 111um clock net has a latency lower bound of 3ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1723M)
warning CTS684: The CTS spec 'config_cts' does not have shield rules.
warning CTS684: The CTS spec 'cts_sysclk_new_mode' does not have non-default rules and shield rules.
warning CTS611: Pin inst1/clk_gate_my_reg2_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin inst2/clk_gate_my_reg_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin write_en_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin write_en2_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin clk_gate_f8_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin clk_gate_A_reg__0/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin A_reg[31]/CK has a set maximum transition constraint tighter than the CTS constraint.
Info IPO-advanced CDM: Utilization is adjusted in 27 bins (with avg = 0.00954 and max = 0.01)
warning CTS611: Pin clk_gate_f8_reg/GCK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[9]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[8]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[7]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[6]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[5]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[4]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[3]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[31]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[30]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[2]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[29]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin f8_reg[28]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'regFile'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'regFile__0_18'. This is not the top hierarchy. Continuing with current timing graph.
--------------------------------------------------------------------------------------------------------------
|                                                 CTS Errors                                                 |
|--------------------------+-------+---------+---------------------------------------------------------------|
| Name                     | Count | Status  | Description                                                   | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| no_cts_routing_rules     | 1     | Warning | No shield or routing rules are defined                        | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| tight_pin_max_transition | 241   | Warning | Pin specific set_max_transition present which is tighter than | 
|                          |       |         | the CTS constraint                                            | 
--------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------
| Written repairs in file scr/cts_repair_1393_1671865335.tcl |
|----------------+--------+----------------------------------|
| Error ID       | Number | Repair description               | 
|----------------+--------+----------------------------------|
| None were done |        |                                  | 
--------------------------------------------------------------

info CTS407: CTS constraints check came up with '0' information, '243' warning and '0' error messages.
info UI33: performed check CTS constraints and design conformity for 1 sec (CPU time: 1 sec; MEM: RSS - 424M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # read_constraints -context scr/cts_repair_1393_1671865335.tcl
info Reading constraint file scr/cts_repair_1393_1671865335.tcl
info Applicable mode(s) : All
info Applicable corner(s) : All
info Clock suffix : 
warning TA_CMDS7401: No clock suffix defined for lib_clocks option.
info UI33: performed read constraints of scr/cts_repair_1393_1671865335.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # compile_cts -cts_spec { cts_sysclk_new_mode }
info Executing <start_command_event> handler for <compile_cts> command
Info: Tcl var '::cts_vr_cdm_overlap_free' set to 'true' : Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
info End execution of <start_command_event> handler for <compile_cts> command
info UI32: performing clock tree synthesis  (started at Sat Dec 24 09:02:18 2022)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info CTS545: Running Multi-Core Clock Tree Synthesis using 2 cpus.
Report 'cts': shield and NDR report
Generated on Sat Dec 24 09:02:18 2022
  
--------------------------------------------------
|       config_cts_nondefault_rule_report        |
|-------------+-----------+----------------------|
| from_height | to_height | rule_name            | 
|-------------+-----------+----------------------|
| 2           |           | MGC_CLK_NDR_1.0w2.0s | 
--------------------------------------------------

info CTS520: Branch point optimization enabled.
info CTS556: Branch point optimization will NOT use data-path slack information.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 111um clock net has a latency lower bound of 12ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 111um clock net has a latency lower bound of 3ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1723M)
info CTS531: BPO will be used on 0 drivers with geo-clustering only and 0 drivers with H-tree and geo-clustering, out of 5 drivers analyzed.
info Found 237 movable and 0 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CTS297: Check Cell Legality: CPU time(0 seconds)  Heap(1753M)
info CTS115: Removing buffer/inverter trees.
info CTS148: Removing buffer/inverter tree(s) under cts spec root 'clk'.
info CTS145: Removing buffer/inverter tree with root pin 'inst1/clk_gate_my_reg2_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'inst2/clk_gate_my_reg_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk_gate_A_reg__0/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk_gate_f8_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk'.
info CTS146: Removed #buffers(0) #inverters(0).
info CTS179:  Synthesizing clock network for cts spec 'cts_sysclk_new_mode' with root pin 'clk'.

Info IPO-advanced CDM: Utilization is adjusted in 27 bins (with avg = 0.00954 and max = 0.01)
info CTS105:   Synthesizing net with driver pin 'inst1/clk_gate_my_reg2_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS650: Inverters list for covering specs 'cts_sysclk_new_mode' pruned. List before pruning is (6) 'INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1'; after is (4) 'INV_X32 INV_X16 INV_X8 INV_X4'.
info CTS562: The intrinsic repeater delay is 237 in scenario [new_mode/corner_0_0/default].
info CTS135:     #+ve leaves(64) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'inst1/clk_gate_my_reg2_reg'.
info CTS132:     Min leaf(inst1/my_reg_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(inst1/my_reg2_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1400) rise skew(0.0040) fall latency(0.1510) fall skew(0.0040) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1400) rise skew(0.0040) fall latency(0.1510) fall skew(0.0040).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1400) rise skew(0.0040) fall latency(0.1510) fall skew(0.0040).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1400) rise skew(0.0040) fall latency(0.1510) fall skew(0.0040).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1400) rise skew(0.0040) fall latency(0.1510) fall skew(0.0040).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(2 seconds) Total heap(1784M)
info CTS105:   Synthesizing net with driver pin 'inst2/clk_gate_my_reg_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS286: Moved clock gate inst2/clk_gate_my_reg_reg from (357700, 276000) to (361500, 248000).
info CTS135:     #+ve leaves(64) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'inst2/clk_gate_my_reg_reg'.
info CTS132:     Min leaf(inst2/my_reg_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(inst2/my_reg2_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1480) rise skew(0.0050) fall latency(0.1600) fall skew(0.0050) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0050) fall latency(0.1600) fall skew(0.0050).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0050) fall latency(0.1600) fall skew(0.0050).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0050) fall latency(0.1600) fall skew(0.0050).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1480) rise skew(0.0050) fall latency(0.1600) fall skew(0.0050).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(2 seconds) Total heap(1784M)
info CTS105:   Synthesizing net with driver pin 'clk_gate_f8_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS286: Moved clock gate clk_gate_f8_reg from (336800, 248000) to (361500, 178000).
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'clk_gate_f8_reg'.
info CTS132:     Min leaf(f8_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(f8_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0960) rise skew(0.0010) fall latency(0.1040) fall skew(0.0010) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0960) rise skew(0.0010) fall latency(0.1040) fall skew(0.0010).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0960) rise skew(0.0010) fall latency(0.1040) fall skew(0.0010).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0960) rise skew(0.0010) fall latency(0.1040) fall skew(0.0010).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0960) rise skew(0.0010) fall latency(0.1040) fall skew(0.0010).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(1 seconds) Total heap(1784M)
info CTS105:   Synthesizing net with driver pin 'clk_gate_A_reg__0/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(70) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'clk_gate_A_reg__0'.
info CTS132:     Min leaf(q0_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(A_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0910) rise skew(0.0040) fall latency(0.0990) fall skew(0.0040) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0040) fall latency(0.0990) fall skew(0.0040).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0040) fall latency(0.0990) fall skew(0.0040).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0040) fall latency(0.0990) fall skew(0.0040).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0910) rise skew(0.0040) fall latency(0.0990) fall skew(0.0040).
info CTS137:     Inserted #buffers(2) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(3 seconds) Total heap(1784M)
info CTS105:   Synthesizing net with driver pin 'clk'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(7) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS153:     Not moving/sizing 'BoothAlgo' as it is not a standard cell.
info CTS132:     Min leaf(write_en_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(inst2/clk_gate_my_reg_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1860) rise skew(0.0050) fall latency(0.2550) fall skew(0.0050).
info CTS153:     Not moving/sizing 'BoothAlgo' as it is not a standard cell.
info CTS153:     Not moving/sizing 'BoothAlgo' as it is not a standard cell.
info CTS153:     Not moving/sizing 'BoothAlgo' as it is not a standard cell.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920) height(5).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2670) rise skew(0.0780) fall latency(0.3040) fall skew(0.0920).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0780) fall latency(0.3030) fall skew(0.0920).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2660) rise skew(0.0780) fall latency(0.3030) fall skew(0.0920).
info CTS137:     Inserted #buffers(3) #inverters(0).
info CTS519:     Local height 3.
info CTS151:     Elapsed CPU time(2 seconds) Total heap(1784M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS558: Buffering excluding TA: 8 seconds (CPU time: 11 seconds).
info CTS297: Buffering: CPU time(11 seconds)  Heap(1723M)
info CTS185: Setting 'is_def_clock' property on all clock nets.
info CTS116: Generating reports.
Report 'nitro_compile_cts': CTS Report
Generated on Sat Dec 24 09:02:29 2022
active mode(s):  new_mode 
used corner(s):  corner_0_0 
cts report for specs:  cts_sysclk_new_mode 
number of root pins:  1
number of skew groups:  0
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                  timing summary for root pin clk                                                  |
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| mode name | corner name | skew group name | skew group size | rise latency | rise skew | fall latency | fall skew | leaves number | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  | corner_0_0  | default         | 233             | 0.2640       | 0.0760    | 0.2990       | 0.0880    | 233           | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  |             | Excluded        | 0               |              |           |              |           | 233           | 
-------------------------------------------------------------------------------------------------------------------------------------

  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                 critical leaves for root pin clk                                                                                                  |
|-----------+-------------+-----------------+---------------------------------------------+---------------------------------------------+---------------------------------------------+---------------------------------------------|
| mode name | corner name | skew group name | min rise latency leaf                       | max rise latency leaf                       | min fall latency leaf                       | max fall latency leaf                       | 
|-----------+-------------+-----------------+---------------------------------------------+---------------------------------------------+---------------------------------------------+---------------------------------------------|
| new_mode  | corner_0_0  | default         | { A_reg[31]/CK ... } (List has 10 elements) | { f8_reg[0]/CK ... } (List has 10 elements) | { A_reg[31]/CK ... } (List has 10 elements) | { f8_reg[0]/CK ... } (List has 10 elements) | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------
|                  summary for root pin clk                  |
|---------------------------------+--------------------------|
| pin name                        | clk                      | 
|---------------------------------+--------------------------|
| spec name(s)                    | cts_sysclk_new_mode      | 
|---------------------------------+--------------------------|
| clock name(s)                   | sysclk_new_mode          | 
|---------------------------------+--------------------------|
| max leaf level                  | 5                        | 
|---------------------------------+--------------------------|
| level skew                      | 1                        | 
|---------------------------------+--------------------------|
| mode name                       | new_mode                 | 
|---------------------------------+--------------------------|
| corner name                     | corner_0_0               | 
|---------------------------------+--------------------------|
| skew group name                 | default                  | 
|---------------------------------+--------------------------|
| rise latency                    | 0.2640                   | 
|---------------------------------+--------------------------|
| average rise latency            | 0.2560                   | 
|---------------------------------+--------------------------|
| std deviation rise latency      | 0.0090                   | 
|---------------------------------+--------------------------|
| rise skew                       | 0.0760                   | 
|---------------------------------+--------------------------|
| fall latency                    | 0.2990                   | 
|---------------------------------+--------------------------|
| average fall latency            | 0.2920                   | 
|---------------------------------+--------------------------|
| std deviation fall latency      | 0.0100                   | 
|---------------------------------+--------------------------|
| fall skew                       | 0.0880                   | 
|---------------------------------+--------------------------|
| skew violation                  | 0                        | 
|---------------------------------+--------------------------|
| wire/gate variation pct         | 200                      | 
|---------------------------------+--------------------------|
| average rise leaf slew          | 0.0830                   | 
|---------------------------------+--------------------------|
| std deviation rise leaf slew    | 0.0230                   | 
|---------------------------------+--------------------------|
| average fall leaf slew          | 0.0820                   | 
|---------------------------------+--------------------------|
| std deviation fall leaf slew    | 0.0230                   | 
|---------------------------------+--------------------------|
| farthest leaf                   | inst1/my_reg2_reg[19]/CK | 
|---------------------------------+--------------------------|
| distance to farthest leaf       | 938150.0000              | 
|---------------------------------+--------------------------|
| estimated critical leaf         | inst1/my_reg2_reg[19]/CK | 
|---------------------------------+--------------------------|
| distance to critical leaf       | 938150.0000              | 
|---------------------------------+--------------------------|
| estimated delay lower bound     | 0.0560                   | 
|---------------------------------+--------------------------|
| rise latency min leaf           | write_en2_reg/CK         | 
|---------------------------------+--------------------------|
| rise latency max leaf           | f8_reg[0]/CK             | 
|---------------------------------+--------------------------|
| fall latency min leaf           | write_en2_reg/CK         | 
|---------------------------------+--------------------------|
| fall latency max leaf           | f8_reg[0]/CK             | 
|---------------------------------+--------------------------|
| buffer count                    | 8                        | 
|---------------------------------+--------------------------|
| inverter count                  | 0                        | 
|---------------------------------+--------------------------|
| repeater area                   | 9.576                    | 
|---------------------------------+--------------------------|
| clock gate area                 | 30.856                   | 
|---------------------------------+--------------------------|
| total area                      | 40.432                   | 
|---------------------------------+--------------------------|
| num of trees                    | 5                        | 
|---------------------------------+--------------------------|
| trees covered by multiple specs | 0                        | 
|---------------------------------+--------------------------|
| wire length                     | 16450224.0000            | 
|---------------------------------+--------------------------|
| num of missing routes           | 0                        | 
|---------------------------------+--------------------------|
| num of slew violators           | 1                        | 
|---------------------------------+--------------------------|
| num of cap violators            | 0                        | 
|---------------------------------+--------------------------|
| num of explicit leaves          | 0                        | 
|---------------------------------+--------------------------|
| num of implicit leaves          | 0                        | 
|---------------------------------+--------------------------|
| num of excluded leaves          | 0                        | 
|---------------------------------+--------------------------|
| num of total leaves             | 233                      | 
|---------------------------------+--------------------------|
| positive polarity leaves        | 233                      | 
|---------------------------------+--------------------------|
| negative polarity leaves        | 0                        | 
|---------------------------------+--------------------------|
| both polarity leaves            | 0                        | 
|---------------------------------+--------------------------|
| total capacitance               | 5.6e+02                  | 
|---------------------------------+--------------------------|
| total pin capacitance           | 2.6e+02                  | 
|---------------------------------+--------------------------|
| total wire capacitance          | 3.0e+02                  | 
|---------------------------------+--------------------------|
| leaf pin capacitance            | 2.2e+02                  | 
|---------------------------------+--------------------------|
| leaf wire capacitance           | 2.7e+02                  | 
|---------------------------------+--------------------------|
| total power                     | 1064                     | 
|---------------------------------+--------------------------|
| total wire-length violation     | 0                        | 
--------------------------------------------------------------

slew violators for root pin clk:  { clk }
cap violators for root pin clk:  { }
wire_length violators for root pin clk:  { }
missing_route violators for root pin clk:  { }
  
---------------------------------------------
|  wire-length violators for root pin clk   |
|-----+------------+------------+-----------|
| pin | wirelength | constraint | violation | 
---------------------------------------------

  
-----------------------------------------------------------
| leaf level histogram for root pin clk for mode new_mode |
|---------+-----------------------------------------------|
| level 4 | 131                                           | 
|---------+-----------------------------------------------|
| level 5 | 102                                           | 
-----------------------------------------------------------

  
-------------------------------------------
| rise latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 188   | 0                       | 
|-------+-------+-------------------------|
| 188   | 195.6 | 3                       | 
|-------+-------+-------------------------|
| 195.6 | 203.2 | 0                       | 
|-------+-------+-------------------------|
| 203.2 | 210.8 | 0                       | 
|-------+-------+-------------------------|
| 210.8 | 218.4 | 0                       | 
|-------+-------+-------------------------|
| 218.4 | 226   | 0                       | 
|-------+-------+-------------------------|
| 226   | 233.6 | 0                       | 
|-------+-------+-------------------------|
| 233.6 | 241.2 | 0                       | 
|-------+-------+-------------------------|
| 241.2 | 248.8 | 3                       | 
|-------+-------+-------------------------|
| 248.8 | 256.4 | 69                      | 
|-------+-------+-------------------------|
| 256.4 | 264   | 142                     | 
|-------+-------+-------------------------|
| 264   | +inf  | 16                      | 
-------------------------------------------

  
-------------------------------------------
| fall latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 211   | 0                       | 
|-------+-------+-------------------------|
| 211   | 219.8 | 3                       | 
|-------+-------+-------------------------|
| 219.8 | 228.6 | 0                       | 
|-------+-------+-------------------------|
| 228.6 | 237.4 | 0                       | 
|-------+-------+-------------------------|
| 237.4 | 246.2 | 0                       | 
|-------+-------+-------------------------|
| 246.2 | 255   | 0                       | 
|-------+-------+-------------------------|
| 255   | 263.8 | 0                       | 
|-------+-------+-------------------------|
| 263.8 | 272.6 | 0                       | 
|-------+-------+-------------------------|
| 272.6 | 281.4 | 0                       | 
|-------+-------+-------------------------|
| 281.4 | 290.2 | 64                      | 
|-------+-------+-------------------------|
| 290.2 | 299   | 150                     | 
|-------+-------+-------------------------|
| 299   | +inf  | 16                      | 
-------------------------------------------

  
---------------------------------------------
| rise leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 3                           | 
|------+------+-----------------------------|
| 25   | 50   | 0                           | 
|------+------+-----------------------------|
| 50   | 75   | 102                         | 
|------+------+-----------------------------|
| 75   | 100  | 0                           | 
|------+------+-----------------------------|
| 100  | 125  | 128                         | 
|------+------+-----------------------------|
| 125  | 150  | 0                           | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
---------------------------------------------
| fall leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 3                           | 
|------+------+-----------------------------|
| 25   | 50   | 0                           | 
|------+------+-----------------------------|
| 50   | 75   | 102                         | 
|------+------+-----------------------------|
| 75   | 100  | 64                          | 
|------+------+-----------------------------|
| 100  | 125  | 64                          | 
|------+------+-----------------------------|
| 125  | 150  | 0                           | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
----------------------------------------------------------------------------------------------
|                             cell density report for cts cells                              |
|------------------------+-------------------------------------------------------------------|
| partition              | BoothAlgo                                                         | 
|------------------------+-------------------------------------------------------------------|
| hot spot utilization % | 63.31                                                             | 
|------------------------+-------------------------------------------------------------------|
| hot spot center        | (56000, 336000)                                                   | 
|------------------------+-------------------------------------------------------------------|
| hot spot cells         | inst2/my_reg2_reg[27] inst1/my_reg2_reg[26] l8_reg[27]            | 
|                        | inst2/my_reg2_reg[31] inst2/my_reg2_reg[26] inst2/my_reg2_reg[25] | 
|                        | inst1/my_reg2_reg[31] l8_reg[26] inst1/my_reg2_reg[27]            | 
|                        | inst1/my_reg_reg[0] inst1/my_reg2_reg[25] inst2/my_reg2_reg[28]   | 
|                        | inst1/my_reg2_reg[13] f8_reg[0] l8_reg[31] inst1/my_reg2_reg[24]  | 
|                        | l8_reg[25] inst1/my_reg2_reg[14] l8_reg[28] inst2/my_reg_reg[1]   | 
|                        | l8_reg[14]                                                        | 
----------------------------------------------------------------------------------------------

  
-------------------------------------------------------------
|        GR congestion report for cts_compiled nets         |
|----------------+-------------+-----------+----------------|
| partition name | wirelength  | overflows | overflows as % | 
|----------------+-------------+-----------+----------------|
| BoothAlgo      | 1.40388e+07 | 2         | 0.0998004      | 
-------------------------------------------------------------

route channels on clock nets:  { CTS_COARSE_BLKG_BoothAlgo_L7_L8_X832200_Y840000 CTS_LAYER_L7_L8 }
info CTS297: Report: CPU time(0 seconds)  Heap(1723M)

info UI33: performed clock tree synthesis for 11 sec (CPU time: 14 sec; MEM: RSS - 391M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # remove_timing -type context
info UI33: performed source of scr/BoothAlgo_auto_cts_spec.tcl for 13 sec (CPU time: 16 sec; MEM: RSS - 336M, CVMEM - 1713M, PVMEM - 2639M)
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value true
Nitro-SoC> # fk_msg cts_compile complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_compile complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_compile
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_legalize
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_legalize
Nitro-SoC> # collect_clock_nets
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # get_pins -leaf -of CTS_n_tid1_147 CTS_n_tid0_6 CTS_n_tid1_7 CTS_n_tid0_8 CTS_n_tid1_9 CTS_n_tid1_153 inst1/clk_CTS_1_PP_0 clk CTS_n_tid0_137 inst2/CTS_n_tid1_2 inst2/CTS_n_tid1_3 inst1/CTS_n_tid0_2 inst1/CTS_n_tid0_3 -filter @direction==out
Nitro-SoC> # get_cells -leaf -of CTS_L3_c_tid1_113/Z CTS_L4_c_tid0_7/Z CTS_L4_c_tid1_8/Z CTS_L4_c_tid0_9/Z clk_gate_f8_reg/GCK CTS_L2_c_tid1_119/Z inst1/CTS_L1_c_tid1_47/Z clk_gate_A_reg__0/GCK inst2/CTS_L3_c_tid1_3/Z inst2/clk_gate_my_reg_reg/GCK inst1/CTS_L3_c_tid0_3/Z inst1/clk_gate_my_reg2_reg/GCK -filter !@is_macro && @type!=pad && logic_type!='flip-flop'
Nitro-SoC> # config_shell -echo_script false
RCT info: Found 0 objects of type cell meeting the criteria @is_physical==true&&@is_fixed==true
Nitro-SoC> # get_cells -filter is_physical && is_fixed
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name placed -value unplaced 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg -type info Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # place_detail -cells_only CTS_L3_c_tid1_113 CTS_L4_c_tid0_7 CTS_L4_c_tid1_8 CTS_L4_c_tid0_9 clk_gate_f8_reg CTS_L2_c_tid1_119 inst1/CTS_L1_c_tid1_47 clk_gate_A_reg__0 inst2/CTS_L3_c_tid1_3 inst2/clk_gate_my_reg_reg inst1/CTS_L3_c_tid0_3 inst1/clk_gate_my_reg2_reg
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 09:02:29 2022)

All Parameters are Set to Default Values for 'config_place_detail'

--------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                     |
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| Name       | Description                                               | Value                | Default | User Defined | 
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 12 objects] |         | true         | 
|            | be legalized.                                             |                      |         |              | 
--------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 12 movable and 0 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 38 cut rows, with average utilization 1.42349%, utilization with cell bloats 1.42349%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 12, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 12                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # place_detail -cells_only CTS_L3_c_tid1_113 CTS_L4_c_tid0_7 CTS_L4_c_tid1_8 CTS_L4_c_tid0_9 clk_gate_f8_reg CTS_L2_c_tid1_119 inst1/CTS_L1_c_tid1_47 clk_gate_A_reg__0 inst2/CTS_L3_c_tid1_3 inst2/clk_gate_my_reg_reg inst1/CTS_L3_c_tid0_3 inst1/clk_gate_my_reg2_reg
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 09:02:30 2022)

All Parameters are Set to Default Values for 'config_place_detail'

--------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                     |
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| Name       | Description                                               | Value                | Default | User Defined | 
|------------+-----------------------------------------------------------+----------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 12 objects] |         | true         | 
|            | be legalized.                                             |                      |         |              | 
--------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 12 movable and 0 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 38 cut rows, with average utilization 1.42349%, utilization with cell bloats 1.42349%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 12, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 12                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_cells CTS_L3_c_tid1_113 CTS_L4_c_tid0_7 CTS_L4_c_tid1_8 CTS_L4_c_tid0_9 clk_gate_f8_reg CTS_L2_c_tid1_119 inst1/CTS_L1_c_tid1_47 clk_gate_A_reg__0 inst2/CTS_L3_c_tid1_3 inst2/clk_gate_my_reg_reg inst1/CTS_L3_c_tid0_3 inst1/clk_gate_my_reg2_reg
Nitro-SoC> # set_property -name placed -value fixed CTS_L3_c_tid1_113 CTS_L4_c_tid0_7 CTS_L4_c_tid1_8 CTS_L4_c_tid0_9 clk_gate_f8_reg CTS_L2_c_tid1_119 inst1/CTS_L1_c_tid1_47 clk_gate_A_reg__0 inst2/CTS_L3_c_tid1_3 inst2/clk_gate_my_reg_reg inst1/CTS_L3_c_tid0_3 inst1/clk_gate_my_reg2_reg
Nitro-SoC> # fk_msg -type info Removing CTS instance-based halo constraints
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Removing CTS instance-based halo constraints
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 09:02:30 2022)

All Parameters are Set to Default Values for 'config_place_detail'

info Found 850 movable and 12 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 50 cut rows, with average utilization 65.4095%, utilization with cell bloats 65.4095%.
info DP116: Legalizer has initial 20 illegal movable cells and 9 illegal fixed cells.
info DP128: Legalizer has 20 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 3 illegal movable cells.
info DP117: Iteration 2 (without drc) has 2 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 862, cells moved: 42, total movement: 35.7643, max movement: 2.08571, average movement: 0.851531.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 42. First few cells with largest displacements:
info DP110: 2.09 rows, from {340600 206000, N} to {355800 192000, FS}, cell inst2/my_reg_reg[12].
info DP110: 1.95 rows, from {382400 220000, S} to {369100 234000, N}, cell i_0_1_57.
info DP110: 1.76 rows, from {365300 248000, FS} to {340600 248000, FS}, cell A_reg[22].
info DP110: 1.68 rows, from {350100 220000, FS} to {340600 206000, N}, cell write_en_reg.
info DP110: 1.68 rows, from {382400 234000, N} to {372900 248000, FS}, cell i_0_1_58.
info DP111: Legalization summary: total movable cells: 850, cells moved: 42, total movement: 35.7643, max movement: 2.08571, average movement: 0.851531.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 850                 | 42          | 35.7643                | 2.08571      | 0.851531         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 1 sec; MEM: RSS - 337M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_legalize complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_legalize complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_legalize
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_route
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_route
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages 
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {}
-------------------------------
| Start run_route_timing flow |
|-----------------+-----------|
| Argument        | Value     | 
|-----------------+-----------|
| cpus            | 0         | 
|-----------------+-----------|
| messages        | default   | 
|-----------------+-----------|
| timing_mode     | si        | 
|-----------------+-----------|
| preserve_clocks | auto      | 
|-----------------+-----------|
| save_db_stages  |           | 
|-----------------+-----------|
| stop_after      | false     | 
|-----------------+-----------|
| start_from      | false     | 
|-----------------+-----------|
| resume          | false     | 
|-----------------+-----------|
| skip_stages     |           | 
|-----------------+-----------|
| run_stages      |           | 
|-----------------+-----------|
| mode            | clock     | 
|-----------------+-----------|
| trial           | false     | 
|-----------------+-----------|
| dump_qor_stages |           | 
|-----------------+-----------|
| user_params     |           | 
-------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 330M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:32 2022)

Congestion ratio stats: min = 0.05, max = 0.35, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 330M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '0'

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 13
Clocks to global route : 0
Clocks to track route  : 13
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing track routing on '13' clock nets ...

info UI30: performing track routing on partition BoothAlgo (started at Sat Dec 24 09:02:32 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 13   | 258  | 
|-------------------+------+------|
| To be routed :    | 13   | 258  | 
|-------------------+------+------|
|   - signal        | 13   | 258  | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Reading nets: 15% 23% 30% 46% 53% 61% 76% 84% 92% 100%
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 3 4 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
Result=end(begin): viols=1(136), notes=29(20)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 1.8G

Run(2) ...
Result=end(begin): viols=0(1), notes=20(23)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(3) ...
Result=end(begin): viols=0(0), notes=18(19)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Total: 1336 vias and 998 wires with length 2.022 (0.005 in non-prefer direction)
info UI33: performed track routing for 4 sec (CPU time: 5 sec; MEM: RSS - 344M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 337M)

RRT info: Performing final routing on all (13) clock nets ...

info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:02:36 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 13   | 258  | 
|-------------------+------+------|
| To be routed :    | 13   | 258  | 
|-------------------+------+------|
|   - signal        | 13   | 258  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 352M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 337M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_route complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_route complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_route
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_pco
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_pco
Nitro-SoC> # config_clock_timing -name align_virtual_clocks
Nitro-SoC> # fk_msg Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # align_virtual_clocks -method fast
info CTS643: No Virtual Clocks Constraining IO Ports Found
warning UI705: 'align_virtual_clocks -method' specified value was ignored.
info UI33: performed Virtual Clock Alignment for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # set_propagated_clock sysclk_new_mode
Nitro-SoC> # fk_msg cts_time_pco complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_pco complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_pco
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_gr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_gr
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition BoothAlgo (started at Sat Dec 24 09:02:38 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Ignoring 5 CTS route-channels 
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Deleted global routing from 13 nets with detailed wiring. 
Removed stale global wiring from 1 nets.
Built 512 nets   (0 seconds elapsed)

Will perform 'repair' routing on 35 nets: 
         21 without global routing
         10 with open pins  
          2 with antenna wires
          2 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (2 seconds elapsed)

Repair Routed 35 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 09:02:40 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 09:02:40 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.97   | 0.21   | 2.09   | 1.63   | 0.02   | 0.02   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 5.23   | 52.71  | 41.10  | 0.53   | 0.43   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 744.00 | 36.00  | 425.00 | 280.00 | 1.00   | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 1.67   | 1.09   | 0.57   | 0.00   | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 65.15  | 34.37  | 0.24   | 0.24   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:40 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 2 sec (CPU time: 2 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:40 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # fk_msg cts_gr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_gr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_gr
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_refine
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_refine
Nitro-SoC> # config_clock_timing -name refine_cts
Nitro-SoC> # fk_msg cts_refine complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_refine complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 09:02:40 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 371                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 5.25                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 14.22                                                        | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.09 1.19 0.94                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 1393                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_1393                                                  | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 09:02:40 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 09:02:40 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 993     | 
|-----------------------+---------|
| Net count             | 2144    | 
|-----------------------+---------|
| Hier count            | 132     | 
|-----------------------+---------|
| Area (sq micron)      | 1871.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 65.9    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_refine
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_analysis_corner slow -crpr setup_hold
Nitro-SoC> # set_analysis_corner fast -crpr setup_hold
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr setup_hold
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # fk_msg Dominant Scenarios Per Context
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Dominant Scenarios Per Context
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # fk_msg setup : new_mode:corner_0_0:late
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup : new_mode:corner_0_0:late
Nitro-SoC> # fk_msg Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # get_timing_endpoints -setup -type negative_slack
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed get_timing_endpoints for 1 sec (CPU time: 2 sec; MEM: RSS - 383M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # config_clock_timing -name optimize_effort_level -value low
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg run_clock_timing : effort level set to low
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: run_clock_timing : effort level set to low
Nitro-SoC> # config_clock_timing -name skip_dominant_scenario_pruning
Nitro-SoC> # set_ds -dominant_scenarios new_mode:corner_0_0:late
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   |            | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage setup MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage setup MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:02:42 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # fk_msg setup_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_reg_lock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_reg_lock
Nitro-SoC> # set_clock_network -allow_reg size
Nitro-SoC> # config_shell -echo false

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 


All Clock networks set for partition BoothAlgo.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg setup_reg_lock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_reg_lock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_reg_lock
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_long_net
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_long_net
Nitro-SoC> # config_clock_timing -name enable_long_net_fixing_in_setup
Nitro-SoC> # ipo_sweep_drc -max_radius 1000u
info UI32: performing ipo drc fixing  (started at Sat Dec 24 09:02:42 2022)
Info IPO-advanced CDM: Utilization is adjusted in 40 bins (with avg = 0.00844 and max = 0.0175)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # fk_msg setup_long_net complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_long_net complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_long_net
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_global
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_global
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 115
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # optimize -mode global -obj wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Sat Dec 24 09:02:43 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:43 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:43 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 115% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84


WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT24: optimize_max_util is set to 115% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in global mode for 1 sec (CPU time: 2 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns -effort fast
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 09:02:44 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:45 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 115% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

INFO :: Running optimization in FAST effort level

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT24: optimize_max_util is set to 115% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_global complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_global complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_global
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_area
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_area
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg Optimizing for Power
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Optimizing for Power
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 953888
info LP: The total power for corner_0_0 corner: 953888
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:02:45 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   651484 |    265166 |  |  916650 |   37238 |  | 953888 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   651484 |    169997 |  |  821482 |   37238 |  | 858719 |   90.02 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    51251 |     12299 |  |   63549 |    1072 |  |  64622 |    6.77 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   600233 |    157699 |  |  757932 |   36165 |  | 794097 |   83.25 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   110192 |    105626 |  |  215818 |   17753 |  | 233570 |   24.49 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   490042 |     52073 |  |  542114 |   18412 |  | 560527 |   58.76 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     95168 |  |   95168 |         |  |  95168 |    9.98 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     63852 |  |   63852 |         |  |  63852 |    6.69 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     58256 |  |   58256 |         |  |  58256 |    6.11 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     31317 |  |   31317 |         |  |  31317 |    3.28 | 
------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:02:45 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:45 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:72k]
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT9: total 2 nets optimized
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:72k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1744M, PVMEM - 2639M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:02:46 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   651484 |    265166 |  |  916650 |   37238 |  | 953888 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   651484 |    169997 |  |  821482 |   37238 |  | 858719 |   90.02 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    51251 |     12299 |  |   63549 |    1072 |  |  64622 |    6.77 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   600233 |    157699 |  |  757932 |   36165 |  | 794097 |   83.25 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   110192 |    105626 |  |  215818 |   17753 |  | 233570 |   24.49 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   490042 |     52073 |  |  542114 |   18412 |  | 560527 |   58.76 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     95168 |  |   95168 |         |  |  95168 |    9.98 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     63852 |  |   63852 |         |  |  63852 |    6.69 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     58256 |  |   58256 |         |  |  58256 |    6.11 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     31317 |  |   31317 |         |  |  31317 |    3.28 | 
------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 09:02:46 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:46 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition BoothAlgo.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1774M, PVMEM - 2639M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_area complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_area complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_area
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 09:02:47 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:47 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84


WNS:0 TNS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916650 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_conv
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_conv
Nitro-SoC> # fk_msg Skipping stage setup_conv due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage setup_conv due to low effort execution
Nitro-SoC> # fk_msg setup_conv complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_conv complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 09:02:47 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 372                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 5.37                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 14.33                                                        | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.31 1.24 0.96                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 1393                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_1393                                                  | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'BoothAlgo' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 09:02:47 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

warning UI1254: Congest map on partition 'BoothAlgo' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 09:02:47 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 993     | 
|-----------------------+---------|
| Net count             | 2144    | 
|-----------------------+---------|
| Hier count            | 132     | 
|-----------------------+---------|
| Area (sq micron)      | 1871.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 65.9    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_conv
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_ds -remove
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage hold MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage hold MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:02:47 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1744M, PVMEM - 2639M)
Nitro-SoC> # fk_msg hold_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_sweep
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_sweep
Nitro-SoC> # fk_msg Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # fk_msg hold_sweep complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_sweep complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_sweep
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_setup
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_setup
Nitro-SoC> # fk_msg Skipping stage hold_setup due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_setup due to low effort execution
Nitro-SoC> # fk_msg hold_setup complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_setup complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_setup
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 09:02:47 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1067  | 100        | 
| Orphaned        | 139   | 13.02      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 578   | 54.17      | 
| 2 Fanouts       | 136   | 12.74      | 
| 3-30 Fanouts    | 205   | 19.21      | 
| 30-127 Fanouts  | 9     | 0.84       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:48 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 1 sec (CPU time: 1 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_incr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_incr
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_slack -wns -min
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_timing_endpoints -hold -type negative_slack
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 09:02:49 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:49 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition BoothAlgo.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1774M, PVMEM - 2639M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 09:02:50 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:50 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:50 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_incr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_incr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_incr
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_legalize_clock
Nitro-SoC> # fk_msg Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # fk_msg hold_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_legalize_clock complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 09:02:51 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 372                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 5.43                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 14.4                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.31 1.24 0.96                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 1393                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_1393                                                  | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'BoothAlgo' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 09:02:51 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

warning UI1254: Congest map on partition 'BoothAlgo' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 09:02:51 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 993     | 
|-----------------------+---------|
| Net count             | 2144    | 
|-----------------------+---------|
| Hier count            | 132     | 
|-----------------------+---------|
| Area (sq micron)      | 1871.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 65.9    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg  Stage converge MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage converge MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:02:51 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg converge_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_vclk_bal
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_vclk_bal
Nitro-SoC> # config_clock_timing -name balance_virtual_clocks
Nitro-SoC> # fk_msg Balancing virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Balancing virtual clocks
Nitro-SoC> # get_clocks -filter is_virtual
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # fk_msg converge_vclk_bal complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_vclk_bal complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_vclk_bal
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_clock_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_clock_opt
Nitro-SoC> # fk_msg Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # fk_msg converge_clock_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_clock_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_clock_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_hold
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_hold
Nitro-SoC> # fk_msg Skipping stage converge_hold due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_hold due to low effort execution
Nitro-SoC> # fk_msg converge_hold complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_hold complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_hold
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_legalize_clock
Nitro-SoC> # get_objects -type root
Nitro-SoC> # get_property -objects root -name rct_clock_opt_ran
Nitro-SoC> # set_clock_network -allow_tree fix -allow_reg move -nets clear_dont_modify clear_dont_route
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 Move during legalization

Clearing dont_modify property from 16 clock nets
Clearing dont_route property from 16 clock nets

All Clock networks set for partition BoothAlgo.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 09:02:51 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 850 movable and 12 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 50 cut rows, with average utilization 65.4095%, utilization with cell bloats 65.4095%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 233 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 850, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 850                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages  -user_params -clock_effort low
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {-clock_effort low}
warning UI1291: The size of '-column_names' does not equal to the number of columns in '-values' arg.
-----------------------------------
|   Start run_route_timing flow   |
|-----------------+---------------|
| Argument        | Value         | 
|-----------------+---------------|
| cpus            | 0             | 
|-----------------+---------------|
| messages        | default       | 
|-----------------+---------------|
| timing_mode     | si            | 
|-----------------+---------------|
| preserve_clocks | auto          | 
|-----------------+---------------|
| save_db_stages  |               | 
|-----------------+---------------|
| stop_after      | false         | 
|-----------------+---------------|
| start_from      | false         | 
|-----------------+---------------|
| resume          | false         | 
|-----------------+---------------|
| skip_stages     |               | 
|-----------------+---------------|
| run_stages      |               | 
|-----------------+---------------|
| mode            | clock         | 
|-----------------+---------------|
| trial           | false         | 
|-----------------+---------------|
| dump_qor_stages |               | 
|-----------------+---------------|
| user_params     | -clock_effort | 
-----------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:52 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
RRT warning: User-specified value 'low' for option 'clock_effort' overrides previous 'medium'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '0'
info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:02:52 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 13   | 258  | 
|-------------------+------+------|
| To be routed :    | 13   | 258  | 
|-------------------+------+------|
|   - signal        | 13   | 258  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 376M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition BoothAlgo (started at Sat Dec 24 09:02:54 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 512 nets   (0 seconds elapsed)

Will perform 'repair' routing on 13 nets: 
         13 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 13 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 09:02:54 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 09:02:54 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.97   | 0.21   | 2.09   | 1.63   | 0.02   | 0.02   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 5.23   | 52.71  | 41.10  | 0.53   | 0.43   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 744.00 | 36.00  | 425.00 | 280.00 | 1.00   | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 1.67   | 1.09   | 0.57   | 0.00   | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 65.15  | 34.37  | 0.24   | 0.24   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:54 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:54 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # set_clock_network -allow_reg fix -allow_tree_elements fix -nets dont_route dont_modify
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization

16 Clock nets are marked 'dont_modify'
16 Clock nets are marked 'dont_route'

All Clock networks set for partition BoothAlgo.

Nitro-SoC> # fk_msg converge_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_legalize_clock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_pro_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_pro_opt
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects BoothAlgo -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective HOLD -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective TNS -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective HOLD -margin 5
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_SLEW -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_CAP -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # optimize -mode post_route -obj wns tns hold drc -post_route_driven_by white_space
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:02:54 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:02:54 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_WNS | NA        | 15.0%     | 15.0%          | 15.0%         | --        | 5.0%       | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_TNS | 0         | NA        | 0              | 0             | --        | 0          | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                            |
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|              | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_SLEW | 0         | 1.0%      | NA             | 0             | --        | 0          | --         | --            | 
-------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                           |
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|             | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_CAP | 0         | 1.0%      | 0              | NA            | --        | 0          | --         | --            | 
------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                          |
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|          | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_HOLD | 0         | --        | --             | --            | 0         | NA         | --         | --            | 
---------------------------------------------------------------------------------------------------------------------------


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.916776 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=72.1187%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:02:55 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |========================================================================= 5
65  |=========================================== 3
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_cost -reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # route_global -flow turbo -repair -enforce_max_length false
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition BoothAlgo (started at Sat Dec 24 09:02:55 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 512 nets   (0 seconds elapsed)

Will perform 'repair' routing on 13 nets: 
         13 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 13 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 09:02:55 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 09:02:55 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.97   | 0.21   | 2.09   | 1.63   | 0.02   | 0.02   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 5.23   | 52.71  | 41.10  | 0.53   | 0.43   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 744.00 | 36.00  | 425.00 | 280.00 | 1.00   | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 1.67   | 1.09   | 0.57   | 0.00   | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 65.15  | 34.37  | 0.24   | 0.24   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:02:55 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects BoothAlgo -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg converge_pro_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_pro_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_pro_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_tie_ins
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_tie_ins
Nitro-SoC> # config_clock_timing -name add_tie_cells
Nitro-SoC> # fk_msg Tie Insertion Skipped
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Tie Insertion Skipped
Nitro-SoC> # fk_msg converge_tie_ins complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_tie_ins complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 09:02:55 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 377                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 5.5                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 14.47                                                        | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.36 1.25 0.96                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 1393                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_1393                                                  | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 09:02:55 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 09:02:55 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 993     | 
|-----------------------+---------|
| Net count             | 2144    | 
|-----------------------+---------|
| Hier count            | 132     | 
|-----------------------+---------|
| Area (sq micron)      | 1871.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 65.9    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_tie_ins
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # group_path -name **feedthroughs** -reset_tns_range true
Nitro-SoC> # group_path -name **outputs** -reset_tns_range true
Nitro-SoC> # group_path -name **clock_gating** -reset_tns_range true
Nitro-SoC> # group_path -name **default** -reset_tns_range true
Nitro-SoC> # group_path -name sysclk_new_mode -reset_tns_range true
Nitro-SoC> # group_path -name **async** -reset_tns_range true
Nitro-SoC> # group_path -name **inputs** -reset_tns_range true
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
2
Nitro-SoC> # config_application -cpu 2
2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # set_config -name config_optimize -param preserve_congestion -reset
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 09:02:55 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 377                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 5.5                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 14.48                                                        | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.36 1.25 0.96                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 1393                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_1393                                                  | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 09:02:55 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 09:02:55 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 993     | 
|-----------------------+---------|
| Net count             | 2144    | 
|-----------------------+---------|
| Hier count            | 132     | 
|-----------------------+---------|
| Area (sq micron)      | 1871.84 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 65.9    | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # print_table -title run_clock_timing QoR Progress Summary -column_names Stage WNS TNS WHS THS Utilization Congestion {Total Runtime (min)} Memory -values Initial 0.00 0.00 0.00 0.00 65.04 0.000 13.73 1215 CTS 0.00 0.00 0.00 0.00 65.90 0.000 14.22 1245 Setup 0.00 0.00 0.00 0.00 65.90 0.000 14.33 1245 Hold 0.00 0.00 0.00 0.00 65.90 0.000 14.40 1245 Converge 0.00 0.00 0.00 0.00 65.90 0.000 14.47 1245 Final 0.00 0.00 0.00 0.00 65.90 0.000 14.48 1245
--------------------------------------------------------------------------------------------------
|                             run_clock_timing QoR Progress Summary                              |
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Stage    | WNS  | TNS  | WHS  | THS  | Utilization | Congestion | Total Runtime (min) | Memory | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Initial  | 0.00 | 0.00 | 0.00 | 0.00 | 65.04       | 0.000      | 13.73               | 1215   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| CTS      | 0.00 | 0.00 | 0.00 | 0.00 | 65.90       | 0.000      | 14.22               | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Setup    | 0.00 | 0.00 | 0.00 | 0.00 | 65.90       | 0.000      | 14.33               | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Hold     | 0.00 | 0.00 | 0.00 | 0.00 | 65.90       | 0.000      | 14.40               | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Converge | 0.00 | 0.00 | 0.00 | 0.00 | 65.90       | 0.000      | 14.47               | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Final    | 0.00 | 0.00 | 0.00 | 0.00 | 65.90       | 0.000      | 14.48               | 1245   | 
--------------------------------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name optimize_effort_level
=================================
Optimization Effort Used :    low
=================================
For better QoR at the expense of runtime a higher effort
level can be enforced with "config_clock_timing -name optimize_effort_level"
Nitro-SoC> # config_name_rules -cell c
Nitro-SoC> # config_name_rules -net n
Nitro-SoC> # write_db -data design -file dbs/clock.db
Nitro-SoC> # save_db -directory dbs/clock.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/clock.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sat Dec 24 09:02:56 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 09:02:56 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 377                                                          | 
| CPU time (minutes)       | 5.52                                                         | 
| Elapsed time (minutes)   | 14.48                                                        | 
| Load Averages            | 1.36 1.25 0.96                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 1393                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_1393                                                  | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 09:02:56 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/clock_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 09:02:56 2022
  
---------------------------------------------------------
| MCMM variability report for design 'BoothAlgo' (nano) |
|-------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts           | 
---------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:02:56 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:02:56 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 170       170             | 
| 0.2500 - 0.4990 1         171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1774M, PVMEM - 2639M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 09:02:56 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/clock_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 09:02:56 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/clock_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 09:02:56 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/clock_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 09:02:56 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/clock_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 09:02:57 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/clock_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:02:57 2022
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        651610    265166   916776   37238  954014  100.00 | 
|                                                                        | 
| Power of all cells   651610    169997   821608   37238  858845   90.02 | 
|   Clock cells         51251     12299    63549    1072   64622    6.77 | 
|   Data cells         600347    157699   758046   36165  794211   83.25 | 
|     Combinational    110192    105626   215818   17753  233570   24.48 | 
|     Registers        490042     52073   542114   18412  560527   58.75 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               95168    95168           95168    9.98 | 
|   Clock nets                    63852    63852           63852    6.69 | 
|     Clock leaves                58256    58256           58256    6.11 | 
|   Data nets                     31317    31317           31317    3.28 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1774M, PVMEM - 2639M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 09:02:57 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_hold_violations
info UI33: performed source of flow_scripts/2_clock.tcl for 49 sec (CPU time: 54 sec; MEM: RSS - 379M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 617 movable and 245 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> zoom_to -target area -xl_area -888a -yb_area 536812a -xr_area 41047a -yt_area 579105a
Nitro-SoC> zoom_to -target area -xl_area -888a -yb_area 532708a -xr_area 41047a -yt_area 575001a
Nitro-SoC> zoom_to -target area -xl_area -888a -yb_area 528604a -xr_area 41047a -yt_area 570897a
Nitro-SoC> zoom_to -target area -xl_area -888a -yb_area 524499a -xr_area 41047a -yt_area 566792a
Nitro-SoC> zoom_to -target area -xl_area -888a -yb_area 520395a -xr_area 41047a -yt_area 562688a
Nitro-SoC> zoom_to -target area -xl_area -888a -yb_area 516291a -xr_area 41047a -yt_area 558584a
Nitro-SoC> zoom_to -target area -xl_area -19135a -yb_area 496173a -xr_area 62763a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 33841a -yb_area 496173a -xr_area 115739a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 40463a -yb_area 496173a -xr_area 122361a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 49177a -yb_area 496173a -xr_area 131075a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 155130a -yb_area 496173a -xr_area 237028a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 156525a -yb_area 496173a -xr_area 238423a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 170292a -yb_area 496173a -xr_area 252190a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 187021a -yb_area 496173a -xr_area 268919a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 256727a -yb_area 496173a -xr_area 338625a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 257424a -yb_area 496173a -xr_area 339322a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 258993a -yb_area 496173a -xr_area 340891a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 364249a -yb_area 496173a -xr_area 446147a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 370000a -yb_area 496173a -xr_area 451898a -yt_area 578775a
Nitro-SoC> zoom_to -target area -xl_area 441798a -yb_area 496173a -xr_area 523696a -yt_area 578775a
Nitro-SoC> write_db -file db/clock.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/clock.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1774M, PVMEM - 2639M)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 111um clock net has a latency lower bound of 12ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 111um clock net has a latency lower bound of 3ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1784M)
info CTS567: Creating Clock Tree Analyzer Cockpit Table.
info CTS574: Processing root pins.
info CTS575: Found 1 root pins.
info CTS568: 1 clock source(s) found.
info CTS576: Found 1 clock source pins.
info CTS564: Loading data for clocks.
Nitro-SoC> source flow_scripts/3_route.tcl

#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 617 movable and 245 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1743M, PVMEM - 2639M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1743M, PVMEM - 2639M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 366M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:04:31 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '915' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:04:31 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
info Found 617 movable and 245 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 09:04:32 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 13         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 13
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (13) clock nets ...

info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:04:32 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   23 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 13   | 258  | 
|-------------------+------+------|
| To be routed :    | 13   | 258  | 
|-------------------+------+------|
|   - signal        | 13   | 258  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 13   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 6    | 
|-----------------------+------|
|   - clock + NDR       | 7    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 367M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Sat Dec 24 09:04:33 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | BoothAlgo                  | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------

  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------

RRT info: Set 'placed' property of '246' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition BoothAlgo (started at Sat Dec 24 09:04:34 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------

gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1120 of 1120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 554804 xStep 57000 colHi 10
 yOrig 0 yHi 560004 yStep 42000 rowHi 14

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'inst1/read_data2[30]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[28]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[24]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[22]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[20]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[31]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[16]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[29]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[27]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[10]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[23]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[8]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[21]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[6]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[17]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[15]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[2]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[11]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[9]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[0]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[30]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[3]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[28]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data2[1]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[24]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[29]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[22]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[27]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[20]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[25]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[16]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[14]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[19]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[17]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[8]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[15]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[6]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[9]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[4]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[7]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[2]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[5]' status: 'gr_small'
info GR11: Skipping net 'inst1/read_data[1]' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_27_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_30_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_23_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_26_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_24_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_22_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_17_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_18_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_16_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_14_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_13_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_12_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_11_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_10_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_9_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_5_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_6_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk2_3_f3/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/fulladder_f2/sum' status: 'gr_small'
info GR11: Skipping net 'subtractor/genblk1_0_fulladder_f1/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_28_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_29_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_26_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_27_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_24_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_25_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_23_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_17_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_16_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_15_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_13_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_11_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_14_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_12_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_9_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_8_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_7_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_6_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_5_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_4_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_3_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_2_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk2_1_f3/sum' status: 'gr_small'
info GR11: Skipping net 'adder/fulladder_f2/sum' status: 'gr_small'
info GR11: Skipping net 'adder/genblk1_0_fulladder_f1/sum' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_0_0/p_0[28]' status: 'gr_small'
Built 512 nets   (0 seconds elapsed)

Will perform 'repair' routing on 13 nets: 
         13 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 13 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 729M 480k Elapsed Time: 464407:4:34 CPU Time: 0:5:50
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 09:04:34 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 504         | 520         | 980       | 2004        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.5         | 0.454545    | 0.192982  | 0.5         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0975161   | 0.068678    | 0.0246463 | 0.0407191   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.85821e+07 | 2.11541e+07 | 1673      | 3.97362e+07 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 09:04:34 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.97   | 0.21   | 2.09   | 1.63   | 0.02   | 0.02   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 5.23   | 52.71  | 41.10  | 0.53   | 0.43   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 744.00 | 36.00  | 425.00 | 280.00 | 1.00   | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 1.67   | 1.09   | 0.57   | 0.00   | 0.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 65.15  | 34.37  | 0.24   | 0.24   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition BoothAlgo (started at Sat Dec 24 09:04:34 2022)

Congestion ratio stats: min = 0.02, max = 0.28, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 403) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 366M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 2  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 4387 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 1 sec (CPU time: 2 sec; MEM: RSS - 366M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 366M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 385M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:37 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:37 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.6850 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:38 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:38 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.6850 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | BoothAlgo      | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------

RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 378M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 12m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 65.9                                | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 4.0                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 1673                                | 
----------------------------------------------------------------


info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 554800 560000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329469 min: 0.000000 avg: 0.138480
info metal2 layer density max: 0.018511 min: 0.000000 avg: 0.004124
info metal3 layer density max: 0.064800 min: 0.000000 avg: 0.010835
info metal4 layer density max: 0.041443 min: 0.000000 avg: 0.007436
info metal5 layer density max: 0.125357 min: 0.000000 avg: 0.062035
info metal6 layer density max: 0.027429 min: 0.000000 avg: 0.003750
info metal7 layer density max: 0.113535 min: 0.000000 avg: 0.031133
info metal8 layer density max: 0.086330 min: 0.000000 avg: 0.025465
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 379M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------

RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 4387 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 379M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 233 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition BoothAlgo.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition BoothAlgo (started at Sat Dec 24 09:04:39 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1067 | 2921 | 
|-----------------------+------+------|
| To be routed :        | 915  | 2659 | 
|-----------------------+------+------|
|   - signal            | 915  | 2659 | 
|-----------------------+------+------|
| To be skipped :       | 152  | 262  | 
|-----------------------+------+------|
|   - marked dont_route | 13   | 258  | 
|-----------------------+------+------|
|   - less 2 pins       | 138  | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 499  | 
|-----------------------+------|
|   - no any wires      | 416  | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 82 core library pins:
 Ideal   :    82 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.1 (0.2 CPU) seconds, used 0 MB
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 14 rows x 10 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 915 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 292X x 400Y
M2:   vertical grid 292X x 400Y
M3: horizontal grid 479X x 400Y
M4:   vertical grid 198X x 400Y
M5: horizontal grid 198X x 200Y
M6:   vertical grid 198X x 260Y
M7: horizontal grid 257X x 70Y
M8:   vertical grid 69X x 70Y
M9: horizontal grid 69X x 35Y
M10:   vertical grid 34X x 35Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1075
Fixed net vias 4300
Core cells 862
Core cells with unique orientation 65: pin objects 837, obstructions 444
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 499 nets with global routing
Detected 416 nets without any routing
Detected 744 wires, 1673 vias
Detected 2659 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed      985 of     4003 tested segments in    56 channels. Unresolved      549 violations and       45 notes
1.001 Changed      224 of     1833 tested segments in    63 channels. Unresolved       97 violations and       19 notes
1.002 Changed       84 of      524 tested segments in    53 channels. Unresolved       40 violations and        9 notes
1.003 Changed       28 of      191 tested segments in    39 channels. Unresolved       14 violations and        9 notes
1.004 Changed       15 of       87 tested segments in    27 channels. Unresolved        4 violations and        8 notes
1.005 Changed        6 of       41 tested segments in    18 channels. Unresolved        1 violations and       10 notes
1.006 Changed        2 of       18 tested segments in    11 channels. Unresolved        0 violations and        9 notes
1.007 Changed        1 of        5 tested segments in     4 channels. Unresolved        0 violations and        8 notes
1.008 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.009 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.010 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.011 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.012 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.013 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.014 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.015 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.016 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.017 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.018 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.019 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.020 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.021 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.022 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.023 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.024 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.025 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.026 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.027 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.028 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.029 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.030 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.031 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.032 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and        8 notes
1.033 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and        9 notes
1.034 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        9 notes
Result=end(begin): viols=0(549), notes=9(45)
Cpu time: 00:00:07, Elapsed time: 00:00:05, Memory: 1.8G

Run(2) ...
2.000 Changed        2 of     1490 tested segments in    39 channels. Unresolved        0 violations and        8 notes
2.001 Changed        1 of       12 tested segments in     9 channels. Unresolved        0 violations and        9 notes
2.002 Changed        1 of        9 tested segments in     8 channels. Unresolved        0 violations and        8 notes
2.003 Changed        0 of        3 tested segments in     2 channels. Unresolved        0 violations and        6 notes
2.004 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        6 notes
Result=end(begin): viols=0(0), notes=6(8)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Write routing ...
M1: 2546 vias and 36 wires with length 0.026 (0.000 in non-prefer direction)
M2: 2776 vias and 2315 wires with length 2.291 (0.007 in non-prefer direction)
M3: 353 vias and 1884 wires with length 2.657 (0.007 in non-prefer direction)
M4: 4 vias and 190 wires with length 0.594 (0.000 in non-prefer direction)
M5: 2 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M6: 0 vias and 1 wires with length 0.006 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 5681 vias and 4427 wires with length 5.575 (0.014 in non-prefer direction)

Total 6 notes:
Note: Offgrid - 5
Note: Fork - 1

Info: Via overhang - 16
info UI33: performed track routing for 6 sec (CPU time: 9 sec; MEM: RSS - 388M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 381M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 5 sec (CPU time: 7 sec; MEM: RSS - 409M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 402M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 409M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 409M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 409M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'BoothAlgo' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1067 | 2921 | 
|-----------------------+------+------|
| To be routed :        | 915  | 2659 | 
|-----------------------+------+------|
|   - signal            | 915  | 2659 | 
|-----------------------+------+------|
| To be skipped :       | 152  | 262  | 
|-----------------------+------+------|
|   - marked dont_route | 13   | 258  | 
|-----------------------+------+------|
|   - less 2 pins       | 138  | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 915  | 
--------------------------------

warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 554800 560000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329469 min: 0.000000 avg: 0.138912
info metal2 layer density max: 0.132819 min: 0.000000 avg: 0.043959
info metal3 layer density max: 0.184829 min: 0.000000 avg: 0.053799
info metal4 layer density max: 0.097429 min: 0.000000 avg: 0.024294
info metal5 layer density max: 0.125600 min: 0.000000 avg: 0.062105
info metal6 layer density max: 0.027429 min: 0.000000 avg: 0.003921
info metal7 layer density max: 0.113535 min: 0.000000 avg: 0.031133
info metal8 layer density max: 0.086330 min: 0.000000 avg: 0.025465
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 1 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:04:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'BoothAlgo' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                          | 
|------------------------+-------------------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 12m                             | 00h 00m                              | 
|------------------------+-------------------------------------+--------------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d 00.0h 00.0m  | 0.00017361111111111112d 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1245                                | 1245                                 | 
|------------------------+-------------------------------------+--------------------------------------|
| logic_utilization  (%) | 65.9                                | 65.9                                 | 
|------------------------+-------------------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| setup_viols            | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| hold_viols             | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| slew_viols             | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| overflow_edges         | 0                                   |                                      | 
|------------------------+-------------------------------------+--------------------------------------|
| overflow_nodes         | 0                                   |                                      | 
|------------------------+-------------------------------------+--------------------------------------|
| wire_len_total  (mm)   | 4.0                                 | 7.6                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| via_count_total        | 1673                                | 7017                                 | 
-------------------------------------------------------------------------------------------------------

RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 11
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 36 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 11
4.00223 | 0
8.00446 | 0
12.0067 | 0
16.0089 | 0
20.0112 | 0
24.0134 | 0
28.0156 | 0
32.0179 | 0
36.0201 | 0
40.0223 | 0
44.0246 | 0
48.0268 |============ 2
52.029  |====== 1
56.0313 |============ 2
60.0335 |============ 2
64.0357 |============================================================= 10
68.0379 |============ 2
72.0402 |======================== 4
76.0424 |============ 2
80.0446 |
        V     get_property -name utilization -object %object%
RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:04:54 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:04:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:04:54 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:04:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 402M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| elapsed_time  (min)    | 00h 12m                            | 00h 00m                             | 00h 00m      | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| cpu_time  (min)        | 0.0031527777777777773d 00.0h00.0m  | 0.00017361111111111112d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| logic_utilization  (%) | 65.9                               | 65.9                                | 65.9         | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                   | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                   | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| slew_viols             | 0                                  | 0                                   | 0            | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| overflow_edges         | 0                                  |                                     |              | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| overflow_nodes         | 0                                  |                                     |              | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| wire_len_total  (mm)   | 4.0                                | 7.6                                 | 7.6          | 
|------------------------+------------------------------------+-------------------------------------+--------------|
| via_count_total        | 1673                               | 7017                                | 7017         | 
--------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:04:56 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:04:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:04:56 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:04:57 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 412M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 12m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 65.9                               | 65.9                                | 65.9         | 65.9                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                  |                                     |              |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                  |                                     |              |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 4.0                                | 7.6                                 | 7.6          | 7.6                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------|
| via_count_total        | 1673                               | 7017                                | 7017         | 7017                               | 
---------------------------------------------------------------------------------------------------------------------------------------------------------

info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 897547
info LP: The total power for corner_0_0 corner: 897547
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:04:59 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   634270 |    226039 |  |  860309 |   37238 |  | 897547 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   634270 |    169997 |  |  804267 |   37238 |  | 841505 |   93.76 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    51046 |     12299 |  |   63345 |    1072 |  |  64417 |    7.18 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   583211 |    157699 |  |  740910 |   36165 |  | 777075 |   86.58 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   109969 |    105626 |  |  215595 |   17753 |  | 233348 |   26.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   473102 |     52073 |  |  525175 |   18412 |  | 543588 |   60.56 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     56042 |  |   56042 |         |  |  56042 |    6.24 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     36413 |  |   36413 |         |  |  36413 |    4.06 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     32451 |  |   32451 |         |  |  32451 |    3.62 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     19629 |  |   19629 |         |  |  19629 |    2.19 | 
------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:04:59 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:04:59 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:04:59 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

info OPT6: cpu [0h:0m:0s] memory [1g:698m:968k]
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT10: optimized 2 targets
SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT9: total 2 nets optimized
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

info OPT6: cpu [0h:0m:0s] memory [1g:698m:972k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1743M, PVMEM - 2639M)
WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:00 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:05:00 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   634270 |    226039 |  |  860309 |   37238 |  | 897547 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   634270 |    169997 |  |  804267 |   37238 |  | 841505 |   93.76 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    51046 |     12299 |  |   63345 |    1072 |  |  64417 |    7.18 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   583211 |    157699 |  |  740910 |   36165 |  | 777075 |   86.58 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   109969 |    105626 |  |  215595 |   17753 |  | 233348 |   26.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   473102 |     52073 |  |  525175 |   18412 |  | 543588 |   60.56 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     56042 |  |   56042 |         |  |  56042 |    6.24 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     36413 |  |   36413 |         |  |  36413 |    4.06 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     32451 |  |   32451 |         |  |  32451 |    3.62 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     19629 |  |   19629 |         |  |  19629 |    2.19 | 
------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:00 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 12m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 1245                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 65.9                               | 65.9                                | 65.9         | 65.9                               | 65.9                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                     |              |                                    |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                     |              |                                    |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 4.0                                | 7.6                                 | 7.6          | 7.6                                | 7.6                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------|
| via_count_total        | 1673                               | 7017                                | 7017         | 7017                               | 7017                               | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:05:02 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:05:02 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 405M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                       | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 12m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 1245                               | 1245                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 65.9                               | 65.9                                | 65.9         | 65.9                               | 65.9                               | 65.9                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                     |              |                                    |                                    |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                     |              |                                    |                                    |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 4.0                                | 7.6                                 | 7.6          | 7.6                                | 7.6                                | 7.6                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 1673                               | 7017                                | 7017         | 7017                               | 7017                               | 7017                               | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:05:05 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:05 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:05:05 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-157.0 WHS:0 THS:0 THDD:-126.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.860309 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:06 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0 | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                       | tr_opt_hold_0                      | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 12m                            | 00h 00m                             | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245         | 1245                               | 1245                               | 1245                               | 1245                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 65.9                               | 65.9                                | 65.9         | 65.9                               | 65.9                               | 65.9                               | 65.9                               | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                   | 0            | 0                                  | 0                                  | 0                                  | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                 | 0.0          | 0.0                                | 0.0                                | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                     |              |                                    |                                    |                                    |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                     |              |                                    |                                    |                                    |                                    | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 4.0                                | 7.6                                 | 7.6          | 7.6                                | 7.6                                | 7.6                                | 7.6                                | 
|------------------------+------------------------------------+-------------------------------------+--------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 1673                               | 7017                                | 7017         | 7017                               | 7017                               | 7017                               | 7017                               | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
info UI54: redirecting output of report_route_nets to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'BoothAlgo' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 09:05:09 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 617 movable and 245 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 132 cut rows, with average utilization 44.5392%, utilization with cell bloats 44.5392%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 617, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 617                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 406M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 09:05:09 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1052       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 13         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 554800 560000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329469 min: 0.000000 avg: 0.138912
info metal2 layer density max: 0.132819 min: 0.000000 avg: 0.043959
info metal3 layer density max: 0.184829 min: 0.000000 avg: 0.053799
info metal4 layer density max: 0.097429 min: 0.000000 avg: 0.024294
info metal5 layer density max: 0.125600 min: 0.000000 avg: 0.062105
info metal6 layer density max: 0.027429 min: 0.000000 avg: 0.003921
info metal7 layer density max: 0.113535 min: 0.000000 avg: 0.031133
info metal8 layer density max: 0.086330 min: 0.000000 avg: 0.025465
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
info UI54: redirecting output of check_lvs -nets $tdro::env::data_nets -name gr_lvs -global -quiet to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'BoothAlgo' (nano)             |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | 0.0390 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 4387 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 407M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 233 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition BoothAlgo.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition BoothAlgo (started at Sat Dec 24 09:05:10 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1067 | 2921 | 
|-----------------------+------+------|
| To be routed :        | 915  | 2659 | 
|-----------------------+------+------|
|   - signal            | 915  | 2659 | 
|-----------------------+------+------|
| To be skipped :       | 152  | 262  | 
|-----------------------+------+------|
|   - marked dont_route | 13   | 258  | 
|-----------------------+------+------|
|   - less 2 pins       | 138  | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 915  | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 915  | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   23 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 82 core library pins:
 Ideal   :    82 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 14 rows x 10 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 915 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 292X x 400Y
M2:   vertical grid 292X x 400Y
M3: horizontal grid 479X x 400Y
M4:   vertical grid 198X x 400Y
M5: horizontal grid 198X x 200Y
M6:   vertical grid 198X x 260Y
M7: horizontal grid 257X x 70Y
M8:   vertical grid 69X x 70Y
M9: horizontal grid 69X x 35Y
M10:   vertical grid 34X x 35Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1075
Fixed net vias 4300
Core cells 862
Core cells with unique orientation 65: pin objects 837, obstructions 444
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 130, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 416 nets with detail routing
Detected 499 nets with mixed global and detail routing
Detected 5171 wires, 7354 vias
Detected 2659 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of     4210 tested segments in    63 channels. Unresolved        0 violations and        8 notes
1.001 Changed        0 of        8 tested segments in     7 channels. Unresolved        0 violations and        8 notes
1.002 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        6 notes
Result=end(begin): viols=0(0), notes=6(8)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
2.000 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
2.001 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
2.002 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
2.003 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        6 notes
Result=end(begin): viols=0(0), notes=6(6)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(3) ...
3.000 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
3.001 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
3.002 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
3.003 Changed        0 of        6 tested segments in     6 channels. Unresolved        0 violations and        6 notes
3.004 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        6 notes
Result=end(begin): viols=0(0), notes=6(6)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Write routing ...
M1: 2546 vias and 36 wires with length 0.026 (0.000 in non-prefer direction)
M2: 2776 vias and 2315 wires with length 2.291 (0.007 in non-prefer direction)
M3: 353 vias and 1884 wires with length 2.657 (0.007 in non-prefer direction)
M4: 4 vias and 190 wires with length 0.594 (0.000 in non-prefer direction)
M5: 2 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M6: 0 vias and 1 wires with length 0.006 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 5681 vias and 4427 wires with length 5.575 (0.014 in non-prefer direction)

Total 6 notes:
Note: Offgrid - 5
Note: Fork - 1

Info: Via overhang - 16
info UI33: performed track routing for 1 sec (CPU time: 1 sec; MEM: RSS - 416M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'BoothAlgo'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 4 sec; MEM: RSS - 415M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   23 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1067 | 2921 | 
|-----------------------+------+------|
| To be routed :        | 915  | 2659 | 
|-----------------------+------+------|
|   - signal            | 915  | 2659 | 
|-----------------------+------+------|
| To be skipped :       | 152  | 262  | 
|-----------------------+------+------|
|   - marked dont_route | 13   | 258  | 
|-----------------------+------+------|
|   - less 2 pins       | 138  | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 915  | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 554800 560000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329469 min: 0.000000 avg: 0.138912
info metal2 layer density max: 0.132819 min: 0.000000 avg: 0.043959
info metal3 layer density max: 0.184829 min: 0.000000 avg: 0.053799
info metal4 layer density max: 0.097429 min: 0.000000 avg: 0.024294
info metal5 layer density max: 0.125600 min: 0.000000 avg: 0.062105
info metal6 layer density max: 0.027429 min: 0.000000 avg: 0.003921
info metal7 layer density max: 0.113535 min: 0.000000 avg: 0.031133
info metal8 layer density max: 0.086330 min: 0.000000 avg: 0.025465
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 409M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0                      | tr_opt_power_0                    | tr_opt_wns_0                      | tr_opt_hold_0                     | tr_opt_tr_1                      | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| elapsed_time  (min)    | 00h 12m                           | 00h 00m                            | 00h 00m      | 00h 00m                           | 00h 00m                           | 00h 00m                           | 00h 00m                           | 00h 00m                          | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| cpu_time  (min)        | 0.0031527777777777773d00.0h 00.0m | 0.00017361111111111112d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 9.027777777777779e-5d00.0h 00.0m | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245         | 1245                              | 1245                              | 1245                              | 1245                              | 1245                             | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| logic_utilization  (%) | 65.9                              | 65.9                               | 65.9         | 65.9                              | 65.9                              | 65.9                              | 65.9                              | 65.9                             | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| setup_viols            | 0                                 | 0                                  | 0            | 0                                 | 0                                 | 0                                 | 0                                 | 0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| hold_viols             | 0                                 | 0                                  | 0            | 0                                 | 0                                 | 0                                 | 0                                 | 0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| slew_viols             | 0                                 | 0                                  | 0            | 0                                 | 0                                 | 0                                 | 0                                 | 0                                | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                | 0.0          | 0.0                               | 0.0                               | 0.0                               | 0.0                               | 0.0                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| overflow_edges         | 0                                 |                                    |              |                                   |                                   |                                   |                                   |                                  | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| overflow_nodes         | 0                                 |                                    |              |                                   |                                   |                                   |                                   |                                  | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| wire_len_total  (mm)   | 4.0                               | 7.6                                | 7.6          | 7.6                               | 7.6                               | 7.6                               | 7.6                               | 7.6                              | 
|------------------------+-----------------------------------+------------------------------------+--------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------|
| via_count_total        | 1673                              | 7017                               | 7017         | 7017                              | 7017                              | 7017                              | 7017                              | 7017                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:05:18 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1067 | 2921 | 
|-------------------+------+------|
| To be routed :    | 929  | 2921 | 
|-------------------+------+------|
|   - signal        | 928  | 2917 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 138  | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 138  | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 928  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 13   | 
--------------------------------

Check opens ...
Longest open in net 'VSS' of length=5600
Total opens=4 (nets=1)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (2/2): opens (4->0), viols (0->0)
Result=end(begin): opens=0(4), viols=0(0)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 2 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 2
Number of changed nets: 2

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 2 sec (CPU time: 2 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:21 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1067 | 2921 | 
|-----------------------+------+------|
| To be routed :        | 915  | 2659 | 
|-----------------------+------+------|
|   - signal            | 915  | 2659 | 
|-----------------------+------+------|
| To be skipped :       | 152  | 262  | 
|-----------------------+------+------|
|   - marked dont_route | 13   | 258  | 
|-----------------------+------+------|
|   - less 2 pins       | 138  | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 915  | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 554800 560000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.329469 min: 0.000000 avg: 0.138922
info metal2 layer density max: 0.132819 min: 0.000000 avg: 0.044011
info metal3 layer density max: 0.184829 min: 0.000000 avg: 0.053808
info metal4 layer density max: 0.097429 min: 0.000000 avg: 0.024294
info metal5 layer density max: 0.125600 min: 0.000000 avg: 0.062105
info metal6 layer density max: 0.027429 min: 0.000000 avg: 0.003921
info metal7 layer density max: 0.113535 min: 0.000000 avg: 0.031133
info metal8 layer density max: 0.086330 min: 0.000000 avg: 0.025465
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'BoothAlgo' (nano)           |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.7800 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:05:22 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1067 | 2921 | 
|-------------------+------+------|
| To be routed :    | 929  | 2921 | 
|-------------------+------+------|
|   - signal        | 928  | 2917 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 138  | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 138  | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 928  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 13   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sat Dec 24 09:05:23 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 411M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 928 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sat Dec 24 09:05:28 2022
  
----------------------------------------------------------------------------------------------------
|                                    DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Checked vias      | 6964  | 2811  | 3022  | 576   | 142   | 135   | 167    | 111   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Replaced vias     | 6040  | 2088  | 2834  | 566   | 141   | 134   | 167    | 110   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Replaced vias (%) | 86.73 | 74.28 | 93.78 | 98.26 | 99.30 | 99.26 | 100.00 | 99.10 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 7.03   | 2.81  | 3.04  | 0.58  | 0.16  | 0.15  | 0.17   | 0.13  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 40.01 | 43.27 | 8.20  | 2.22  | 2.12  | 2.38   | 1.81  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 14.03  | 25.72 | 6.78  | 1.74  | 9.62  | 10.07 | 0.00   | 13.39 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 85.97  | 74.28 | 93.22 | 98.26 | 90.38 | 89.93 | 100.00 | 86.61 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 4 sec (CPU time: 4 sec; MEM: RSS - 426M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 419M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 09:05:29 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 385M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 419M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 5 sec (CPU time: 9 sec; MEM: RSS - 413M, CVMEM - 1743M, PVMEM - 2639M, PRSS - 419M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:35 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
-------------------------------------------------------------------------
|         MCMM variability report for design 'BoothAlgo' (pico)         |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1750.0 | 0.0 | 0       | 34.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 233 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 16 clock nets
Clearing dont_route property from 16 clock nets

All Clock networks set for partition BoothAlgo.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:05:35 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:35 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:05:35 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-125.0 WHS:0 THS:0 THDD:-105.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.869701 AREA:1871.84

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-125.0 WHS:0 THS:0 THDD:-105.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.869701 AREA:1871.84
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-125.0 WHS:0 THS:0 THDD:-105.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.869701 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:36 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI54: redirecting output of report_route_nets to /dev/null
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 09:05:36 2022)
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:36 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 09:05:36 2022
  
---------------------------------------------------------
|                   GR Configuration                    |
|-----------+----------+--------+-----------+-----------|
|           | Mode     | Tracks | Min Layer | Max Layer | 
|-----------+----------+--------+-----------+-----------|
| BoothAlgo | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design BoothAlgo.
info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).

WNS:0 TNS:0 TNDD:-125.0 WHS:0 THS:0 THDD:-105.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.869701 AREA:1871.84

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-125.0 WHS:0 THS:0 THDD:-105.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.869701 AREA:1871.84
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-125.0 WHS:0 THS:0 THDD:-105.0 SLEW:0 CAP:0.0 LEAKAGE:0.037238 DYNAMIC:0.869701 AREA:1871.84

info OPT24: optimize_max_util is set to 100% in partition BoothAlgo (0 density boxes are currently over utilized: max=80.0446%).


info DUM207: optimize: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition BoothAlgo old max-util 100 new max-util 100.
Report 'BoothAlgo': Design Report
Generated on Sat Dec 24 09:05:37 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 131   | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 862   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 9     | 1.04       | 
| Inverters      | 37    | 4.29       | 
| Registers      | 237   | 27.49      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 151   | 17.51      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 862   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1871.84                | 65.9            | 
| Buffers, Inverters | 30.324                 | 1.06            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2840.35                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1054  | 100        | 
| Orphaned        | 139   | 13.18      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 574   | 54.45      | 
| 2 Fanouts       | 135   | 12.8       | 
| 3-30 Fanouts    | 202   | 19.16      | 
| 30-127 Fanouts  | 4     | 0.37       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI54: redirecting output of report_route_nets to /dev/null
info CHK10: Checking placement...
info UI30: performing detailed placement on partition BoothAlgo (started at Sat Dec 24 09:05:37 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 850 movable and 12 fixed cells in partition BoothAlgo
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 50 cut rows, with average utilization 65.4095%, utilization with cell bloats 65.4095%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 233 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 850, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 850                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'BoothAlgo':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 16    | 
|-------------------------------+-------|
| Total Sequential cells        | 233   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------

Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 233 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition BoothAlgo.

info CHK10: Checking placement...
info Found 617 movable and 245 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: BoothAlgo; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition BoothAlgo:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 09:05:38 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1065       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 09:05:38 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1065       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 09:05:38 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1065       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:38 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:38 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
-------------------------------------------------------------------------
|         MCMM variability report for design 'BoothAlgo' (pico)         |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1750.0 | 0.0 | 0       | 34.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   23 with     92 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1067 | 2921 | 
|-------------------+------+------|
| To be routed :    | 928  | 2917 | 
|-------------------+------+------|
|   - signal        | 928  | 2917 | 
|-------------------+------+------|
| To be skipped :   | 139  | 4    | 
|-------------------+------+------|
|   - less 2 pins   | 138  | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 928  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 13   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 554800 560000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.341112 min: 0.000000 avg: 0.142943
info metal2 layer density max: 0.157148 min: 0.000000 avg: 0.055007
info metal3 layer density max: 0.198114 min: 0.000000 avg: 0.058433
info metal4 layer density max: 0.101314 min: 0.000000 avg: 0.026138
info metal5 layer density max: 0.129686 min: 0.000000 avg: 0.063831
info metal6 layer density max: 0.030800 min: 0.000000 avg: 0.005665
info metal7 layer density max: 0.126350 min: 0.000000 avg: 0.036082
info metal8 layer density max: 0.088105 min: 0.000000 avg: 0.026384
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:05:39 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1067 | 2921 | 
|-------------------+------+------|
| To be routed :    | 929  | 2921 | 
|-------------------+------+------|
|   - signal        | 928  | 2917 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 138  | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 138  | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 928  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 13   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sat Dec 24 09:05:40 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
-------------------------------------------------------------------------
|         MCMM variability report for design 'BoothAlgo' (pico)         |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1750.0 | 0.0 | 0       | 34.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 3 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sat Dec 24 09:05:43 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 6964  | 2811 | 3022 | 576  | 142  | 135  | 167  | 111  | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 3     | 2    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.04  | 0.07 | 0.03 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 7.03   | 2.81  | 3.04  | 0.58  | 0.16  | 0.15  | 0.17   | 0.13  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 40.01 | 43.27 | 8.20  | 2.22  | 2.12  | 2.38   | 1.81  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 13.99  | 25.65 | 6.74  | 1.74  | 9.62  | 10.07 | 0.00   | 13.39 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 86.01  | 74.35 | 93.26 | 98.26 | 90.38 | 89.93 | 100.00 | 86.61 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 419M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition BoothAlgo (started at Sat Dec 24 09:05:43 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   23 with     70 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1067 | 2921 | 
|-------------------+------+------|
| To be routed :    | 929  | 2921 | 
|-------------------+------+------|
|   - signal        | 928  | 2917 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 138  | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 138  | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 928  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 13   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sat Dec 24 09:05:45 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M, PRSS - 419M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sat Dec 24 09:05:45 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 09:05:45 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1774                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 423                                                          | 
| CPU time (minutes)       | 7.17                                                         | 
| Elapsed time (minutes)   | 17.3                                                         | 
| Load Averages            | 1.70 1.47 1.09                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 1393                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_1393                                                  | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 09:05:45 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 09:05:45 2022
  
---------------------------------------------------------
| MCMM variability report for design 'BoothAlgo' (nano) |
|-------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts           | 
---------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:45 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:05:45 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1774M, PVMEM - 2639M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 09:05:45 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 09:05:45 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 09:05:46 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 09:05:46 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 09:05:47 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/route_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:05:47 2022
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        636195    233506   869701   37238  906938  100.00 | 
|                                                                        | 
| Power of all cells   636195    169997   806192   37238  843430   93.00 | 
|   Clock cells         51055     12299    63353    1072   64426    7.10 | 
|   Data cells         585127    157699   742826   36165  778991   85.89 | 
|     Combinational    110053    105626   215679   17753  233432   25.74 | 
|     Registers        474940     52073   527013   18412  545426   60.14 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               63509    63509           63509    7.00 | 
|   Clock nets                    40425    40425           40425    4.46 | 
|     Clock leaves                36297    36297           36297    4.00 | 
|   Data nets                     23084    23084           23084    2.55 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 1774M, PVMEM - 2639M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 09:05:48 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 1 min 17 sec (CPU time: 1 min 26 sec; MEM: RSS - 424M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 617 movable and 245 fixed cells in partition BoothAlgo
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 138   | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 233   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 76    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/route.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 1774M, PVMEM - 2639M)
Nitro-SoC> report_timing
 Timing Path to A_reg[31]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          | Cell          | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                       |               | Rise |  0.0000 | 0.0000 | 0.0000 | 2.48867  | 1.40591  | 3.89459   |         | 1       | 60.7392  | c    | K        | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/clk_CTS_1_PP_1                      |               | Rise |  0.0000 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/CTS_L1_c_tid1_47/A                  | CLKBUF_X2     | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.40591  |           |         |         |          | F    |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/CTS_L1_c_tid1_47/Z                  | CLKBUF_X2     | Rise |  0.0430 | 0.0430 | 0.0250 | 1.50854  | 17.3243  | 18.8328   |         | 3       | 75.0223  | F    | K        | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/clk_CTS_1_PP_0                      |               | Rise |  0.0430 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_c_tid1_119/A                       | CLKBUF_X2     | Rise |  0.0430 | 0.0000 | 0.0250 |          | 1.40591  |           |         |         |          | F    |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_c_tid1_119/Z                       | CLKBUF_X2     | Rise |  0.0960 | 0.0530 | 0.0260 | 3.24858  | 16.6982  | 19.9468   |         | 3       | 75.0223  | F    | K        | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk_gate_f8_reg/CK                        | CLKGATETST_X8 | Rise |  0.0970 | 0.0010 | 0.0260 |          | 7.95918  |           |         |         |          | FA   |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk_gate_f8_reg/GCK                       | CLKGATETST_X8 | Rise |  0.1250 | 0.0280 | 0.0060 | 1.30901  | 1.42116  | 2.73017   |         | 1       | 80.0446  | FA   | K        | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L4_c_tid1_8/A                         | CLKBUF_X3     | Rise |  0.1250 | 0.0000 | 0.0060 |          | 1.42116  |           |         |         |          | F    |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L4_c_tid1_8/Z                         | CLKBUF_X3     | Rise |  0.2020 | 0.0770 | 0.0520 | 32.9477  | 30.3889  | 63.3366   |         | 32      | 68.0022  | F    | K        | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                                   |               |      |         |        |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    f8_reg[0]/CK                              | DFF_X1        | Rise |  0.2040 | 0.0020 | 0.0520 |          | 0.949653 |           |         |         |          | F    |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    f8_reg[0]/Q                               | DFF_X1        | Fall |  0.3160 | 0.1120 | 0.0180 | 2.20989  | 11.5641  | 13.774    |         | 7       | 72.6897  | F    |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0/f8[0]                               |               | Fall |  0.3160 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0/i_60/A3                             | OR3_X1        | Fall |  0.3160 | 0.0000 | 0.0180 |          | 0.895841 |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0/i_60/ZN                             | OR3_X1        | Fall |  0.4080 | 0.0920 | 0.0170 | 0.578824 | 4.27641  | 4.85524   |         | 3       | 59.029   |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0/i_1/A1                              | AND2_X1       | Fall |  0.4080 | 0.0000 | 0.0170 |          | 0.874832 |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0/i_1/ZN                              | AND2_X1       | Fall |  0.4440 | 0.0360 | 0.0080 | 0.427921 | 3.3296   | 3.75752   |         | 2       | 59.029   |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0/p_0[2]                              |               | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/b[2]                           |               | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk1_2_fulladder_f1/y       |               | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B | XOR2_X1       | Fall |  0.4440 | 0.0000 | 0.0080 |          | 2.41145  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z | XOR2_X1       | Fall |  0.5070 | 0.0630 | 0.0180 | 0.657917 | 5.8097   | 6.46762   |         | 3       | 59.029   |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk1_2_fulladder_f1/sum     |               | Fall |  0.5070 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_1_f3/x                 |               | Fall |  0.5070 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_1_f3/i_0_1/B2          | OAI21_X1      | Fall |  0.5070 | 0.0000 | 0.0180 |          | 1.55833  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_1_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.5440 | 0.0370 | 0.0200 | 0.340197 | 1.6642   | 2.0044    |         | 1       | 59.029   |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_1_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.5440 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_1_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.5710 | 0.0270 | 0.0150 | 1.03022  | 5.49384  | 6.52406   |         | 3       | 59.029   |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_1_f3/cout              |               | Fall |  0.5710 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_2_f3/cin               |               | Fall |  0.5710 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_2_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.5710 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_2_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.6010 | 0.0300 | 0.0200 | 0.275987 | 1.6642   | 1.94019   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_2_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.6010 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_2_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.6280 | 0.0270 | 0.0150 | 0.884713 | 5.49384  | 6.37855   |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_2_f3/cout              |               | Fall |  0.6280 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_3_f3/cin               |               | Fall |  0.6280 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_3_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.6280 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_3_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.6580 | 0.0300 | 0.0190 | 0.157216 | 1.6642   | 1.82141   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_3_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.6580 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_3_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.6840 | 0.0260 | 0.0140 | 0.492903 | 5.49384  | 5.98674   |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_3_f3/cout              |               | Fall |  0.6840 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_4_f3/cin               |               | Fall |  0.6840 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_4_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.6840 | 0.0000 | 0.0140 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_4_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.7140 | 0.0300 | 0.0190 | 0.205906 | 1.6642   | 1.87011   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_4_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.7140 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_4_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.7400 | 0.0260 | 0.0150 | 0.848593 | 5.49384  | 6.34243   |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_4_f3/cout              |               | Fall |  0.7400 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_5_f3/cin               |               | Fall |  0.7400 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_5_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.7400 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_5_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.7700 | 0.0300 | 0.0190 | 0.174943 | 1.6642   | 1.83914   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_5_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.7700 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_5_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.7960 | 0.0260 | 0.0140 | 0.577083 | 5.49384  | 6.07092   |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_5_f3/cout              |               | Fall |  0.7960 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_6_f3/cin               |               | Fall |  0.7960 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_6_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.7960 | 0.0000 | 0.0140 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_6_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.8260 | 0.0300 | 0.0190 | 0.251651 | 1.6642   | 1.91585   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_6_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.8260 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_6_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.8520 | 0.0260 | 0.0150 | 0.71845  | 5.49384  | 6.21229   |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_6_f3/cout              |               | Fall |  0.8520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_7_f3/cin               |               | Fall |  0.8520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_7_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.8520 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_7_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.8830 | 0.0310 | 0.0210 | 0.504565 | 1.6642   | 2.16876   |         | 1       | 59.1629  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_7_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.8830 | 0.0000 | 0.0210 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_7_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.9090 | 0.0260 | 0.0150 | 0.524364 | 5.49384  | 6.0182    |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_7_f3/cout              |               | Fall |  0.9090 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_8_f3/cin               |               | Fall |  0.9090 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_8_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.9090 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_8_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.9390 | 0.0300 | 0.0190 | 0.169043 | 1.6642   | 1.83324   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_8_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.9390 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_8_f3/i_0_0/ZN          | NAND2_X1      | Fall |  0.9650 | 0.0260 | 0.0150 | 0.691041 | 5.49384  | 6.18488   |         | 3       | 59.1629  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_8_f3/cout              |               | Fall |  0.9650 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_9_f3/cin               |               | Fall |  0.9650 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_9_f3/i_0_1/B1          | OAI21_X1      | Fall |  0.9650 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_9_f3/i_0_1/ZN          | OAI21_X1      | Rise |  0.9950 | 0.0300 | 0.0200 | 0.279884 | 1.6642   | 1.94408   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_9_f3/i_0_0/A2          | NAND2_X1      | Rise |  0.9950 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_9_f3/i_0_0/ZN          | NAND2_X1      | Fall |  1.0210 | 0.0260 | 0.0150 | 0.617367 | 5.49384  | 6.1112    |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_9_f3/cout              |               | Fall |  1.0210 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_10_f3/cin              |               | Fall |  1.0210 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_10_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.0210 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_10_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.0510 | 0.0300 | 0.0190 | 0.256645 | 1.6642   | 1.92084   |         | 1       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_10_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.0510 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_10_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.0770 | 0.0260 | 0.0150 | 0.794255 | 5.49384  | 6.28809   |         | 3       | 64.1741  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_10_f3/cout             |               | Fall |  1.0770 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_11_f3/cin              |               | Fall |  1.0770 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_11_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.0770 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_11_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.1080 | 0.0310 | 0.0200 | 0.361395 | 1.6642   | 2.02559   |         | 1       | 68.0022  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_11_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.1080 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_11_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.1350 | 0.0270 | 0.0150 | 0.816396 | 5.49384  | 6.31023   |         | 3       | 68.0022  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_11_f3/cout             |               | Fall |  1.1350 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_12_f3/cin              |               | Fall |  1.1350 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_12_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.1350 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_12_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.1650 | 0.0300 | 0.0200 | 0.28111  | 1.6642   | 1.94531   |         | 1       | 68.0022  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_12_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.1650 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_12_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.1910 | 0.0260 | 0.0150 | 0.670261 | 5.49384  | 6.1641    |         | 3       | 68.0022  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_12_f3/cout             |               | Fall |  1.1910 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_13_f3/cin              |               | Fall |  1.1910 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_13_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.1910 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_13_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.2210 | 0.0300 | 0.0190 | 0.259037 | 1.6642   | 1.92324   |         | 1       | 68.0022  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_13_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.2210 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_13_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.2470 | 0.0260 | 0.0150 | 0.788949 | 5.49384  | 6.28279   |         | 3       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_13_f3/cout             |               | Fall |  1.2470 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_14_f3/cin              |               | Fall |  1.2470 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_14_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.2470 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_14_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.2780 | 0.0310 | 0.0200 | 0.33218  | 1.6642   | 1.99638   |         | 1       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_14_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.2780 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_14_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.3040 | 0.0260 | 0.0150 | 0.67696  | 5.49384  | 6.1708    |         | 3       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_14_f3/cout             |               | Fall |  1.3040 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_15_f3/cin              |               | Fall |  1.3040 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_15_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.3040 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_15_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.3340 | 0.0300 | 0.0200 | 0.25928  | 1.6642   | 1.92348   |         | 1       | 65.1004  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_15_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.3340 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_15_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.3600 | 0.0260 | 0.0150 | 0.599032 | 5.49384  | 6.09287   |         | 3       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_15_f3/cout             |               | Fall |  1.3600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_16_f3/cin              |               | Fall |  1.3600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_16_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.3600 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_16_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.3900 | 0.0300 | 0.0190 | 0.255721 | 1.6642   | 1.91992   |         | 1       | 65.1004  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_16_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.3900 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_16_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.4160 | 0.0260 | 0.0150 | 0.840724 | 5.49384  | 6.33456   |         | 3       | 65.1004  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_16_f3/cout             |               | Fall |  1.4160 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_17_f3/cin              |               | Fall |  1.4160 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_17_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.4160 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_17_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.4470 | 0.0310 | 0.0200 | 0.354313 | 1.6642   | 2.01851   |         | 1       | 65.1004  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_17_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.4470 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_17_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.4730 | 0.0260 | 0.0150 | 0.638687 | 5.49384  | 6.13252   |         | 3       | 65.1004  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_17_f3/cout             |               | Fall |  1.4730 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_18_f3/cin              |               | Fall |  1.4730 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_18_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.4730 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_18_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.5030 | 0.0300 | 0.0190 | 0.262199 | 1.6642   | 1.9264    |         | 1       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_18_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.5030 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_18_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.5290 | 0.0260 | 0.0150 | 0.604617 | 5.49384  | 6.09845   |         | 3       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_18_f3/cout             |               | Fall |  1.5290 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_19_f3/cin              |               | Fall |  1.5290 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_19_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.5290 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_19_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.5600 | 0.0310 | 0.0200 | 0.319685 | 1.6642   | 1.98388   |         | 1       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_19_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.5600 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_19_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.5870 | 0.0270 | 0.0150 | 0.830675 | 5.49384  | 6.32451   |         | 3       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_19_f3/cout             |               | Fall |  1.5870 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_20_f3/cin              |               | Fall |  1.5870 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_20_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.5870 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_20_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.6180 | 0.0310 | 0.0200 | 0.391407 | 1.6642   | 2.05561   |         | 1       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_20_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.6180 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_20_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.6450 | 0.0270 | 0.0150 | 0.792716 | 5.49384  | 6.28655   |         | 3       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_20_f3/cout             |               | Fall |  1.6450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_21_f3/cin              |               | Fall |  1.6450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_21_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.6450 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_21_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.6760 | 0.0310 | 0.0200 | 0.371783 | 1.6642   | 2.03598   |         | 1       | 80.0446  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_21_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.6760 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_21_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.7020 | 0.0260 | 0.0150 | 0.758619 | 5.49384  | 6.25246   |         | 3       | 75.0223  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_21_f3/cout             |               | Fall |  1.7020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_22_f3/cin              |               | Fall |  1.7020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_22_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.7020 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_22_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.7330 | 0.0310 | 0.0200 | 0.318703 | 1.6642   | 1.9829    |         | 1       | 75.0223  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_22_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.7330 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_22_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.7600 | 0.0270 | 0.0150 | 0.91387  | 5.49384  | 6.40771   |         | 3       | 75.0223  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_22_f3/cout             |               | Fall |  1.7600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_23_f3/cin              |               | Fall |  1.7600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_23_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.7600 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_23_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.7900 | 0.0300 | 0.0190 | 0.217759 | 1.6642   | 1.88196   |         | 1       | 75.0223  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_23_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.7900 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_23_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.8170 | 0.0270 | 0.0150 | 0.991968 | 5.49384  | 6.4858    |         | 3       | 75.0223  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_23_f3/cout             |               | Fall |  1.8170 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_24_f3/cin              |               | Fall |  1.8170 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_24_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.8170 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_24_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.8480 | 0.0310 | 0.0200 | 0.395681 | 1.6642   | 2.05988   |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_24_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.8480 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_24_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.8750 | 0.0270 | 0.0150 | 0.76524  | 5.49384  | 6.25908   |         | 3       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_24_f3/cout             |               | Fall |  1.8750 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_25_f3/cin              |               | Fall |  1.8750 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_25_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.8750 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_25_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.9050 | 0.0300 | 0.0200 | 0.278117 | 1.6642   | 1.94232   |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_25_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.9050 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_25_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.9310 | 0.0260 | 0.0150 | 0.583389 | 5.49384  | 6.07723   |         | 3       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_25_f3/cout             |               | Fall |  1.9310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_26_f3/cin              |               | Fall |  1.9310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_26_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.9310 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_26_f3/i_0_1/ZN         | OAI21_X1      | Rise |  1.9620 | 0.0310 | 0.0200 | 0.33738  | 1.6642   | 2.00158   |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_26_f3/i_0_0/A2         | NAND2_X1      | Rise |  1.9620 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_26_f3/i_0_0/ZN         | NAND2_X1      | Fall |  1.9880 | 0.0260 | 0.0150 | 0.755185 | 5.49384  | 6.24902   |         | 3       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_26_f3/cout             |               | Fall |  1.9880 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_27_f3/cin              |               | Fall |  1.9880 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_27_f3/i_0_1/B1         | OAI21_X1      | Fall |  1.9880 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_27_f3/i_0_1/ZN         | OAI21_X1      | Rise |  2.0180 | 0.0300 | 0.0200 | 0.275061 | 1.6642   | 1.93926   |         | 1       | 65.9779  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_27_f3/i_0_0/A2         | NAND2_X1      | Rise |  2.0180 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_27_f3/i_0_0/ZN         | NAND2_X1      | Fall |  2.0450 | 0.0270 | 0.0150 | 0.855513 | 5.49384  | 6.34935   |         | 3       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_27_f3/cout             |               | Fall |  2.0450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_28_f3/cin              |               | Fall |  2.0450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_28_f3/i_0_1/B1         | OAI21_X1      | Fall |  2.0450 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_28_f3/i_0_1/ZN         | OAI21_X1      | Rise |  2.0750 | 0.0300 | 0.0200 | 0.300302 | 1.6642   | 1.9645    |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_28_f3/i_0_0/A2         | NAND2_X1      | Rise |  2.0750 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_28_f3/i_0_0/ZN         | NAND2_X1      | Fall |  2.1020 | 0.0270 | 0.0150 | 0.813214 | 5.49384  | 6.30705   |         | 3       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_28_f3/cout             |               | Fall |  2.1020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_29_f3/cin              |               | Fall |  2.1020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_29_f3/i_0_1/B1         | OAI21_X1      | Fall |  2.1020 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_29_f3/i_0_1/ZN         | OAI21_X1      | Rise |  2.1330 | 0.0310 | 0.0200 | 0.39517  | 1.6642   | 2.05937   |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_29_f3/i_0_0/A2         | NAND2_X1      | Rise |  2.1330 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_29_f3/i_0_0/ZN         | NAND2_X1      | Fall |  2.1520 | 0.0190 | 0.0090 | 0.171431 | 2.57361  | 2.74504   |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_29_f3/cout             |               | Fall |  2.1520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_30_f3/cin              |               | Fall |  2.1520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_30_f3/i_0_0/B          | XNOR2_X1      | Fall |  2.1520 | 0.0000 | 0.0090 |          | 2.36817  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_30_f3/i_0_0/ZN         | XNOR2_X1      | Fall |  2.1920 | 0.0400 | 0.0120 | 0.364522 | 2.23275  | 2.59728   |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_30_f3/i_0_1/A          | XNOR2_X1      | Fall |  2.1920 | 0.0000 | 0.0120 |          | 2.12585  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_30_f3/i_0_1/ZN         | XNOR2_X1      | Fall |  2.2310 | 0.0390 | 0.0110 | 0.295266 | 1.62303  | 1.9183    |         | 1       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/genblk2_30_f3/sum              |               | Fall |  2.2310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    subtractor/sum[31]                        |               | Fall |  2.2310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_1_78/B2                               | AOI22_X1      | Fall |  2.2310 | 0.0000 | 0.0110 |          | 1.52031  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_1_78/ZN                               | AOI22_X1      | Rise |  2.2890 | 0.0580 | 0.0380 | 0.601754 | 3.36443  | 3.96618   |         | 2       | 67.7121  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_1_77/A                                | INV_X1        | Rise |  2.2890 | 0.0000 | 0.0380 |          | 1.70023  |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_1_77/ZN                               | INV_X1        | Fall |  2.2970 | 0.0080 | 0.0090 | 0.151802 | 0.944775 | 1.09658   |         | 1       | 75.0223  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    A_reg[31]_enable_mux_0/B                  | MUX2_X1       | Fall |  2.2970 | 0.0000 | 0.0090 |          | 0.899702 |           |         |         |          |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    A_reg[31]_enable_mux_0/Z                  | MUX2_X1       | Fall |  2.3550 | 0.0580 | 0.0100 | 0.360686 | 1.14029  | 1.50098   |         | 1       | 51.8192  |      |          | 
|----------------------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    A_reg[31]/D                               | DFF_X1        | Fall |  2.3550 | 0.0000 | 0.0100 |          | 1.06234  |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to A_reg[31]/CK 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         | Cell      | Edge | Arrival | Delay   | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                      |           | Rise |  0.0000 |  0.0000 | 0.0000 |             | 2.48867  | 1.23817  | 3.72684   |         | 1       | 60.7392  | c    | K        | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/clk_CTS_1_PP_1     |           | Rise |  0.0000 |  0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/CTS_L1_c_tid1_47/A | CLKBUF_X2 | Rise |  0.0000 |  0.0000 | 0.0000 |             |          | 1.40591  |           |         |         |          | F    |          | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/CTS_L1_c_tid1_47/Z | CLKBUF_X2 | Rise |  0.0410 |  0.0410 | 0.0230 |             | 1.50854  | 15.6464  | 17.1549   |         | 3       | 75.0223  | F    | K        | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    inst1/clk_CTS_1_PP_0     |           | Rise |  0.0410 |  0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_c_tid1_119/A      | CLKBUF_X2 | Rise |  0.0410 |  0.0000 | 0.0230 |             |          | 1.40591  |           |         |         |          | F    |          | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_c_tid1_119/Z      | CLKBUF_X2 | Rise |  0.0920 |  0.0510 | 0.0240 |             | 3.24858  | 15.1074  | 18.356    |         | 3       | 75.0223  | F    | K        | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L3_c_tid1_113/A      | CLKBUF_X1 | Rise |  0.0920 |  0.0000 | 0.0240 |             |          | 0.77983  |           |         |         |          | F    |          | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L3_c_tid1_113/Z      | CLKBUF_X1 | Rise |  0.1380 |  0.0460 | 0.0170 |             | 3.49828  | 2.56932  | 6.0676    |         | 3       | 75.0223  | F    | K        | 
|-----------------------------+-----------+------+---------+---------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    A_reg[31]/CK             | DFF_X1    | Rise |  0.1360 | -0.0020 | 0.0170 |    -0.0020  |          | 0.949653 |           |         |         |          | F    |          | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  4.0000 | 4.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.1360 | 4.1360 | 
|------------------------------------------+---------+--------|
| library setup check                      | -0.0350 | 4.1010 | 
|------------------------------------------+---------+--------|
| data required time                       |  4.1010 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data required time                       |  4.1010 |        | 
|------------------------------------------+---------+--------|
| data arrival time                        | -2.3550 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0040 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  1.7500 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 1774M, PVMEM - 2639M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "**global**"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> group_path -name I2R -from [all_inputs]
group_path -name I2O -from [all_inputs] -to [all_outputs]
group_path -name R2O -to [all_outputs]

Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "**global**"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "**global**"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> report_timing -max_delay
 Timing Path to A_reg[31]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       | Cell     | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| f8_reg[0]/CK                              | DFF_X1   | Rise |  0.2040 | 0.2040 | 0.0520 |          | 0.949653 |           |         |         |          | F    |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| f8_reg[0]/Q                               | DFF_X1   | Fall |  0.3160 | 0.1120 | 0.0180 | 2.20989  | 11.5641  | 13.774    |         | 7       | 72.6897  | F    |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0/f8[0]                               |          | Fall |  0.3160 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0/i_60/A3                             | OR3_X1   | Fall |  0.3160 | 0.0000 | 0.0180 |          | 0.895841 |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0/i_60/ZN                             | OR3_X1   | Fall |  0.4080 | 0.0920 | 0.0170 | 0.578824 | 4.27641  | 4.85524   |         | 3       | 59.029   |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0/i_1/A1                              | AND2_X1  | Fall |  0.4080 | 0.0000 | 0.0170 |          | 0.874832 |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0/i_1/ZN                              | AND2_X1  | Fall |  0.4440 | 0.0360 | 0.0080 | 0.427921 | 3.3296   | 3.75752   |         | 2       | 59.029   |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0/p_0[2]                              |          | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/b[2]                           |          | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk1_2_fulladder_f1/y       |          | Fall |  0.4440 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk1_2_fulladder_f1/i_0_0/B | XOR2_X1  | Fall |  0.4440 | 0.0000 | 0.0080 |          | 2.41145  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk1_2_fulladder_f1/i_0_0/Z | XOR2_X1  | Fall |  0.5070 | 0.0630 | 0.0180 | 0.657917 | 5.8097   | 6.46762   |         | 3       | 59.029   |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk1_2_fulladder_f1/sum     |          | Fall |  0.5070 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_1_f3/x                 |          | Fall |  0.5070 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_1_f3/i_0_1/B2          | OAI21_X1 | Fall |  0.5070 | 0.0000 | 0.0180 |          | 1.55833  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_1_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.5440 | 0.0370 | 0.0200 | 0.340197 | 1.6642   | 2.0044    |         | 1       | 59.029   |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_1_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.5440 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_1_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.5710 | 0.0270 | 0.0150 | 1.03022  | 5.49384  | 6.52406   |         | 3       | 59.029   |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_1_f3/cout              |          | Fall |  0.5710 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_2_f3/cin               |          | Fall |  0.5710 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_2_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.5710 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_2_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.6010 | 0.0300 | 0.0200 | 0.275987 | 1.6642   | 1.94019   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_2_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.6010 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_2_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.6280 | 0.0270 | 0.0150 | 0.884713 | 5.49384  | 6.37855   |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_2_f3/cout              |          | Fall |  0.6280 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_3_f3/cin               |          | Fall |  0.6280 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_3_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.6280 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_3_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.6580 | 0.0300 | 0.0190 | 0.157216 | 1.6642   | 1.82141   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_3_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.6580 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_3_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.6840 | 0.0260 | 0.0140 | 0.492903 | 5.49384  | 5.98674   |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_3_f3/cout              |          | Fall |  0.6840 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_4_f3/cin               |          | Fall |  0.6840 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_4_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.6840 | 0.0000 | 0.0140 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_4_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.7140 | 0.0300 | 0.0190 | 0.205906 | 1.6642   | 1.87011   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_4_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.7140 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_4_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.7400 | 0.0260 | 0.0150 | 0.848593 | 5.49384  | 6.34243   |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_4_f3/cout              |          | Fall |  0.7400 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_5_f3/cin               |          | Fall |  0.7400 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_5_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.7400 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_5_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.7700 | 0.0300 | 0.0190 | 0.174943 | 1.6642   | 1.83914   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_5_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.7700 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_5_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.7960 | 0.0260 | 0.0140 | 0.577083 | 5.49384  | 6.07092   |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_5_f3/cout              |          | Fall |  0.7960 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_6_f3/cin               |          | Fall |  0.7960 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_6_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.7960 | 0.0000 | 0.0140 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_6_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.8260 | 0.0300 | 0.0190 | 0.251651 | 1.6642   | 1.91585   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_6_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.8260 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_6_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.8520 | 0.0260 | 0.0150 | 0.71845  | 5.49384  | 6.21229   |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_6_f3/cout              |          | Fall |  0.8520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_7_f3/cin               |          | Fall |  0.8520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_7_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.8520 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_7_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.8830 | 0.0310 | 0.0210 | 0.504565 | 1.6642   | 2.16876   |         | 1       | 59.1629  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_7_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.8830 | 0.0000 | 0.0210 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_7_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.9090 | 0.0260 | 0.0150 | 0.524364 | 5.49384  | 6.0182    |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_7_f3/cout              |          | Fall |  0.9090 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_8_f3/cin               |          | Fall |  0.9090 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_8_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.9090 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_8_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.9390 | 0.0300 | 0.0190 | 0.169043 | 1.6642   | 1.83324   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_8_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.9390 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_8_f3/i_0_0/ZN          | NAND2_X1 | Fall |  0.9650 | 0.0260 | 0.0150 | 0.691041 | 5.49384  | 6.18488   |         | 3       | 59.1629  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_8_f3/cout              |          | Fall |  0.9650 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_9_f3/cin               |          | Fall |  0.9650 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_9_f3/i_0_1/B1          | OAI21_X1 | Fall |  0.9650 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_9_f3/i_0_1/ZN          | OAI21_X1 | Rise |  0.9950 | 0.0300 | 0.0200 | 0.279884 | 1.6642   | 1.94408   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_9_f3/i_0_0/A2          | NAND2_X1 | Rise |  0.9950 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_9_f3/i_0_0/ZN          | NAND2_X1 | Fall |  1.0210 | 0.0260 | 0.0150 | 0.617367 | 5.49384  | 6.1112    |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_9_f3/cout              |          | Fall |  1.0210 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_10_f3/cin              |          | Fall |  1.0210 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_10_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.0210 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_10_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.0510 | 0.0300 | 0.0190 | 0.256645 | 1.6642   | 1.92084   |         | 1       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_10_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.0510 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_10_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.0770 | 0.0260 | 0.0150 | 0.794255 | 5.49384  | 6.28809   |         | 3       | 64.1741  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_10_f3/cout             |          | Fall |  1.0770 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_11_f3/cin              |          | Fall |  1.0770 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_11_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.0770 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_11_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.1080 | 0.0310 | 0.0200 | 0.361395 | 1.6642   | 2.02559   |         | 1       | 68.0022  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_11_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.1080 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_11_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.1350 | 0.0270 | 0.0150 | 0.816396 | 5.49384  | 6.31023   |         | 3       | 68.0022  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_11_f3/cout             |          | Fall |  1.1350 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_12_f3/cin              |          | Fall |  1.1350 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_12_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.1350 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_12_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.1650 | 0.0300 | 0.0200 | 0.28111  | 1.6642   | 1.94531   |         | 1       | 68.0022  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_12_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.1650 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_12_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.1910 | 0.0260 | 0.0150 | 0.670261 | 5.49384  | 6.1641    |         | 3       | 68.0022  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_12_f3/cout             |          | Fall |  1.1910 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_13_f3/cin              |          | Fall |  1.1910 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_13_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.1910 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_13_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.2210 | 0.0300 | 0.0190 | 0.259037 | 1.6642   | 1.92324   |         | 1       | 68.0022  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_13_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.2210 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_13_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.2470 | 0.0260 | 0.0150 | 0.788949 | 5.49384  | 6.28279   |         | 3       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_13_f3/cout             |          | Fall |  1.2470 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_14_f3/cin              |          | Fall |  1.2470 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_14_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.2470 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_14_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.2780 | 0.0310 | 0.0200 | 0.33218  | 1.6642   | 1.99638   |         | 1       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_14_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.2780 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_14_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.3040 | 0.0260 | 0.0150 | 0.67696  | 5.49384  | 6.1708    |         | 3       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_14_f3/cout             |          | Fall |  1.3040 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_15_f3/cin              |          | Fall |  1.3040 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_15_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.3040 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_15_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.3340 | 0.0300 | 0.0200 | 0.25928  | 1.6642   | 1.92348   |         | 1       | 65.1004  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_15_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.3340 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_15_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.3600 | 0.0260 | 0.0150 | 0.599032 | 5.49384  | 6.09287   |         | 3       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_15_f3/cout             |          | Fall |  1.3600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_16_f3/cin              |          | Fall |  1.3600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_16_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.3600 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_16_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.3900 | 0.0300 | 0.0190 | 0.255721 | 1.6642   | 1.91992   |         | 1       | 65.1004  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_16_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.3900 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_16_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.4160 | 0.0260 | 0.0150 | 0.840724 | 5.49384  | 6.33456   |         | 3       | 65.1004  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_16_f3/cout             |          | Fall |  1.4160 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_17_f3/cin              |          | Fall |  1.4160 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_17_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.4160 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_17_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.4470 | 0.0310 | 0.0200 | 0.354313 | 1.6642   | 2.01851   |         | 1       | 65.1004  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_17_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.4470 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_17_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.4730 | 0.0260 | 0.0150 | 0.638687 | 5.49384  | 6.13252   |         | 3       | 65.1004  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_17_f3/cout             |          | Fall |  1.4730 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_18_f3/cin              |          | Fall |  1.4730 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_18_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.4730 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_18_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.5030 | 0.0300 | 0.0190 | 0.262199 | 1.6642   | 1.9264    |         | 1       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_18_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.5030 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_18_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.5290 | 0.0260 | 0.0150 | 0.604617 | 5.49384  | 6.09845   |         | 3       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_18_f3/cout             |          | Fall |  1.5290 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_19_f3/cin              |          | Fall |  1.5290 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_19_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.5290 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_19_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.5600 | 0.0310 | 0.0200 | 0.319685 | 1.6642   | 1.98388   |         | 1       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_19_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.5600 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_19_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.5870 | 0.0270 | 0.0150 | 0.830675 | 5.49384  | 6.32451   |         | 3       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_19_f3/cout             |          | Fall |  1.5870 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_20_f3/cin              |          | Fall |  1.5870 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_20_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.5870 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_20_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.6180 | 0.0310 | 0.0200 | 0.391407 | 1.6642   | 2.05561   |         | 1       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_20_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.6180 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_20_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.6450 | 0.0270 | 0.0150 | 0.792716 | 5.49384  | 6.28655   |         | 3       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_20_f3/cout             |          | Fall |  1.6450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_21_f3/cin              |          | Fall |  1.6450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_21_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.6450 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_21_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.6760 | 0.0310 | 0.0200 | 0.371783 | 1.6642   | 2.03598   |         | 1       | 80.0446  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_21_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.6760 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_21_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.7020 | 0.0260 | 0.0150 | 0.758619 | 5.49384  | 6.25246   |         | 3       | 75.0223  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_21_f3/cout             |          | Fall |  1.7020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_22_f3/cin              |          | Fall |  1.7020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_22_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.7020 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_22_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.7330 | 0.0310 | 0.0200 | 0.318703 | 1.6642   | 1.9829    |         | 1       | 75.0223  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_22_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.7330 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_22_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.7600 | 0.0270 | 0.0150 | 0.91387  | 5.49384  | 6.40771   |         | 3       | 75.0223  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_22_f3/cout             |          | Fall |  1.7600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_23_f3/cin              |          | Fall |  1.7600 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_23_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.7600 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_23_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.7900 | 0.0300 | 0.0190 | 0.217759 | 1.6642   | 1.88196   |         | 1       | 75.0223  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_23_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.7900 | 0.0000 | 0.0190 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_23_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.8170 | 0.0270 | 0.0150 | 0.991968 | 5.49384  | 6.4858    |         | 3       | 75.0223  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_23_f3/cout             |          | Fall |  1.8170 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_24_f3/cin              |          | Fall |  1.8170 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_24_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.8170 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_24_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.8480 | 0.0310 | 0.0200 | 0.395681 | 1.6642   | 2.05988   |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_24_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.8480 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_24_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.8750 | 0.0270 | 0.0150 | 0.76524  | 5.49384  | 6.25908   |         | 3       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_24_f3/cout             |          | Fall |  1.8750 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_25_f3/cin              |          | Fall |  1.8750 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_25_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.8750 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_25_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.9050 | 0.0300 | 0.0200 | 0.278117 | 1.6642   | 1.94232   |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_25_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.9050 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_25_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.9310 | 0.0260 | 0.0150 | 0.583389 | 5.49384  | 6.07723   |         | 3       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_25_f3/cout             |          | Fall |  1.9310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_26_f3/cin              |          | Fall |  1.9310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_26_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.9310 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_26_f3/i_0_1/ZN         | OAI21_X1 | Rise |  1.9620 | 0.0310 | 0.0200 | 0.33738  | 1.6642   | 2.00158   |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_26_f3/i_0_0/A2         | NAND2_X1 | Rise |  1.9620 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_26_f3/i_0_0/ZN         | NAND2_X1 | Fall |  1.9880 | 0.0260 | 0.0150 | 0.755185 | 5.49384  | 6.24902   |         | 3       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_26_f3/cout             |          | Fall |  1.9880 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_27_f3/cin              |          | Fall |  1.9880 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_27_f3/i_0_1/B1         | OAI21_X1 | Fall |  1.9880 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_27_f3/i_0_1/ZN         | OAI21_X1 | Rise |  2.0180 | 0.0300 | 0.0200 | 0.275061 | 1.6642   | 1.93926   |         | 1       | 65.9779  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_27_f3/i_0_0/A2         | NAND2_X1 | Rise |  2.0180 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_27_f3/i_0_0/ZN         | NAND2_X1 | Fall |  2.0450 | 0.0270 | 0.0150 | 0.855513 | 5.49384  | 6.34935   |         | 3       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_27_f3/cout             |          | Fall |  2.0450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_28_f3/cin              |          | Fall |  2.0450 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_28_f3/i_0_1/B1         | OAI21_X1 | Fall |  2.0450 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_28_f3/i_0_1/ZN         | OAI21_X1 | Rise |  2.0750 | 0.0300 | 0.0200 | 0.300302 | 1.6642   | 1.9645    |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_28_f3/i_0_0/A2         | NAND2_X1 | Rise |  2.0750 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_28_f3/i_0_0/ZN         | NAND2_X1 | Fall |  2.1020 | 0.0270 | 0.0150 | 0.813214 | 5.49384  | 6.30705   |         | 3       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_28_f3/cout             |          | Fall |  2.1020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_29_f3/cin              |          | Fall |  2.1020 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_29_f3/i_0_1/B1         | OAI21_X1 | Fall |  2.1020 | 0.0000 | 0.0150 |          | 1.45983  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_29_f3/i_0_1/ZN         | OAI21_X1 | Rise |  2.1330 | 0.0310 | 0.0200 | 0.39517  | 1.6642   | 2.05937   |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_29_f3/i_0_0/A2         | NAND2_X1 | Rise |  2.1330 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_29_f3/i_0_0/ZN         | NAND2_X1 | Fall |  2.1520 | 0.0190 | 0.0090 | 0.171431 | 2.57361  | 2.74504   |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_29_f3/cout             |          | Fall |  2.1520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_30_f3/cin              |          | Fall |  2.1520 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_30_f3/i_0_0/B          | XNOR2_X1 | Fall |  2.1520 | 0.0000 | 0.0090 |          | 2.36817  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_30_f3/i_0_0/ZN         | XNOR2_X1 | Fall |  2.1920 | 0.0400 | 0.0120 | 0.364522 | 2.23275  | 2.59728   |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_30_f3/i_0_1/A          | XNOR2_X1 | Fall |  2.1920 | 0.0000 | 0.0120 |          | 2.12585  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_30_f3/i_0_1/ZN         | XNOR2_X1 | Fall |  2.2310 | 0.0390 | 0.0110 | 0.295266 | 1.62303  | 1.9183    |         | 1       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/genblk2_30_f3/sum              |          | Fall |  2.2310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| subtractor/sum[31]                        |          | Fall |  2.2310 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_1_78/B2                               | AOI22_X1 | Fall |  2.2310 | 0.0000 | 0.0110 |          | 1.52031  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_1_78/ZN                               | AOI22_X1 | Rise |  2.2890 | 0.0580 | 0.0380 | 0.601754 | 3.36443  | 3.96618   |         | 2       | 67.7121  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_1_77/A                                | INV_X1   | Rise |  2.2890 | 0.0000 | 0.0380 |          | 1.70023  |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_1_77/ZN                               | INV_X1   | Fall |  2.2970 | 0.0080 | 0.0090 | 0.151802 | 0.944775 | 1.09658   |         | 1       | 75.0223  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| A_reg[31]_enable_mux_0/B                  | MUX2_X1  | Fall |  2.2970 | 0.0000 | 0.0090 |          | 0.899702 |           |         |         |          |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| A_reg[31]_enable_mux_0/Z                  | MUX2_X1  | Fall |  2.3550 | 0.0580 | 0.0100 | 0.360686 | 1.14029  | 1.50098   |         | 1       | 51.8192  |      |          | 
|-------------------------------------------+----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| A_reg[31]/D                               | DFF_X1   | Fall |  2.3550 | 0.0000 | 0.0100 |          | 1.06234  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  4.0000 | 4.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.1360 | 4.1360 | 
|------------------------------------------+---------+--------|
| library setup check                      | -0.0350 | 4.1010 | 
|------------------------------------------+---------+--------|
| data required time                       |  4.1010 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data required time                       |  4.1010 |        | 
|------------------------------------------+---------+--------|
| data arrival time                        | -2.3550 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0040 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  1.7500 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 457M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> report_timing -min_delay
 Timing Path to inst2/my_reg_reg[31]/D 
  
 Path Start Point : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    | Cell   | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|------------------------+--------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| A_reg[31]/CK           | DFF_X1 | Rise |  0.1360 | 0.1360 | 0.0170 |          | 0.949653 |           |         |         |          | F    |          | 
|------------------------+--------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| A_reg[31]/Q            | DFF_X1 | Rise |  0.2460 | 0.1100 | 0.0260 | 1.72497  | 8.19876  | 9.92373   |         | 5       | 75.0223  | F    |          | 
|------------------------+--------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| inst2/write_data[31]   |        | Rise |  0.2460 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------+--------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| inst2/my_reg_reg[31]/D | DFF_X1 | Rise |  0.2460 | 0.0000 | 0.0260 |          | 1.14029  |           |         |         |          | F    |          | 
---------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.1890 | 0.1890 | 
|------------------------------------------+---------+--------|
| library hold check                       |  0.0250 | 0.2140 | 
|------------------------------------------+---------+--------|
| data required time                       |  0.2140 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data arrival time                        |  0.2460 |        | 
|------------------------------------------+---------+--------|
| data required time                       | -0.2140 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0020 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  0.0340 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> report_placement
Report 'placement': Placement Report
Generated on Sat Dec 24 09:07:41 2022
  
--------------------------------------------------------------------------
|  Placement Bounding Box Statistics [BoothAlgo] length units: angstrom  |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 54221.3093  | 928            | 50317375.0000 | 89938.1090  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 35815.4844  | 578            | 20701350.0000 | 38563.3229  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 48158.6397  | 136            | 6549575.0000  | 31716.0210  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 53324.8162  | 136            | 7252175.0000  | 23461.1461  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 79939.2857  | 21             | 1678725.0000  | 19348.7283  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 247992.1053 | 57             | 14135550.0000 | 269513.9459 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  65
Pin Count Statistics, Avg:  3.14332
Pin Count Statistics, Sum:  2917
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 993     | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 862     | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 46      | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 1871.84 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 1871.84 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 30.324  | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 2840.35 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 65.9    | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 60.24   | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 38        | 10678      | 617          | 245         | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=========================== 3
55  |================== 2
60  |============================================= 5
65  |========================================================================= 8
70  |==================================== 4
75  |================== 2
80  |========= 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> report_power
Report 'report_power': Power
Generated on Sat Dec 24 09:07:47 2022
  
-----------------------------------------------------------------------------------------------------------
|                                            Power (nanowatt)                                             |
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner     | mode     | logic   | internal | pin switching | net switching | dynamic | leakage | total  | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner_0_0 | new_mode | clock   |    51067 |         12299 |         40425 |  103791 |    1072 | 104863 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner_0_0 | new_mode | data    |   585127 |        157699 |         23084 |  765910 |   36165 | 802075 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner_0_0 | new_mode | total   |   636195 |        169997 |         63509 |  869701 |   37238 | 906938 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
|            |          | Maximum |   636195 |        169997 |         63509 |  869701 |   37238 | 906938 | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_power for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/route.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1835M, PVMEM - 2639M)
Nitro-SoC> source flow_scripts/4_export.tcl

######################################################
#  Export Flow                                       #
# Version : 2019.1.R2                                #
#  Fix process antennas, add fillers & metal fill    #
#  Output design data.                               #
#  Control vars defined in flow_variables.tcl        #
#                                                    #
######################################################

Nitro-SoC> # config_shell -echo_script false
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1836M, PVMEM - 2639M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1836M, PVMEM - 2639M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
NRF info: Checking flow variables for export
NRF info: Verifying user input for export
Storing TCL variables as db root property
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1836M, PVMEM - 2639M)
Checking Antenna rules:
  OXIDE1:
metal1:
  No rules are defined
metal2:
  No rules are defined
metal3:
  No rules are defined
metal4:
  No rules are defined
metal5:
  No rules are defined
metal6:
  No rules are defined
metal7:
  No rules are defined
metal8:
  No rules are defined
metal9:
  No rules are defined
metal10:
  No rules are defined

Checking Antenna library:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  All pins have Antenna area information

Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 130 nets with insufficient antenna information.

Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Report 'report_ant': Report Antenna
Generated on Sat Dec 24 09:10:23 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna verification for 0 sec (CPU time: 0 sec; MEM: RSS - 460M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Antenna fixing progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 130 nets with insufficient antenna information.

Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.

Incremental timing update of 0 nets
Report 'report_ant': Report Antenna
Generated on Sat Dec 24 09:10:24 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna fixing for 1 sec (CPU time: 1 sec; MEM: RSS - 461M, CVMEM - 1836M, PVMEM - 2639M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.

Report 'report_drc': Report Drc
Generated on Sat Dec 24 09:10:25 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 461M, CVMEM - 1836M, PVMEM - 2639M)
NRF info: Placing filler cells using lib cells: FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1

info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 795 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 8x8 rows.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 1836M, PVMEM - 2639M)
NRF info: Checking for unfilled gaps after filler cell insertion
info UI49: Found 0 unfilled gaps (0 minimum sites).
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
info UI33: performed check_unfilled_gaps for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 1836M, PVMEM - 2639M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.

Report 'report_drc': Report Drc
Generated on Sat Dec 24 09:10:28 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 1 sec (CPU time: 1 sec; MEM: RSS - 463M, CVMEM - 1836M, PVMEM - 2639M)
info UI34: no objects were found for '*'
info UI36: Writing Verilog file 'output/BoothAlgo.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 1836M, PVMEM - 2639M)
info UI36: Writing DEF file 'output/BoothAlgo.def.gz'.
info UI33: performed DEF write for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
Annotate antenna information on 130 pins from 130 nets
Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
NRF warning: No GDS layer-map file specified in flow variable MGC_gds_layer_map_file.  GDS will not be written
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/export.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
NRF info: Reports started Sat Dec 24 09:10:29 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 09:10:29 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1836                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 464                                                          | 
| CPU time (minutes)       | 7.8                                                          | 
| Elapsed time (minutes)   | 22.03                                                        | 
| Load Averages            | 0.59 0.98 1.00                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 1393                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_1393                                                  | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 09:10:29 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 09:10:29 2022
  
---------------------------------------------------------
| MCMM variability report for design 'BoothAlgo' (nano) |
|-------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts           | 
---------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:10:29 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 09:10:29 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 171       171             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 464M, CVMEM - 1836M, PVMEM - 2639M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 09:10:29 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 09:10:30 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 09:10:31 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 09:10:31 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 09:10:35 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/export_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 09:10:35 2022
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        636195    233506   869701   37238  906938  100.00 | 
|                                                                        | 
| Power of all cells   636195    169997   806192   37238  843430   93.00 | 
|   Clock cells         51055     12299    63353    1072   64426    7.10 | 
|   Data cells         585127    157699   742826   36165  778991   85.89 | 
|     Combinational    110053    105626   215679   17753  233432   25.74 | 
|     Registers        474940     52073   527013   18412  545426   60.14 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               63509    63509           63509    7.00 | 
|   Clock nets                    40425    40425           40425    4.46 | 
|     Clock leaves                36297    36297           36297    4.00 | 
|   Data nets                     23084    23084           23084    2.55 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 465M, CVMEM - 1836M, PVMEM - 2639M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 09:10:35 EET 2022
NRF info: Because Nitro is not being exited, supply nets are not propagated and power netlist is not output by default.

info UI33: performed source of flow_scripts/4_export.tcl for 13 sec (CPU time: 13 sec; MEM: RSS - 465M, CVMEM - 1836M, PVMEM - 2639M)
Nitro-SoC> zoom_to -target area -xl_area 441922a -yb_area 496229a -xr_area 523820a -yt_area 578831a
Nitro-SoC> zoom_to -target area -xl_area 429472a -yb_area 496229a -xr_area 511370a -yt_area 578831a
Nitro-SoC> zoom_to -target area -xl_area 425221a -yb_area 496229a -xr_area 507119a -yt_area 578831a
Nitro-SoC> zoom_to -target area -xl_area 422943a -yb_area 496229a -xr_area 504841a -yt_area 578831a
Nitro-SoC> zoom_to -target area -xl_area 394700a -yb_area 496229a -xr_area 476598a -yt_area 578831a
Nitro-SoC> zoom_to -target area -xl_area 388930a -yb_area 496229a -xr_area 470828a -yt_area 578831a
Nitro-SoC> source ../save_design.sh
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/final.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 467M, CVMEM - 1836M, PVMEM - 2639M)
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 467M, CVMEM - 1836M, PVMEM - 2639M)
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 467M, CVMEM - 1836M, PVMEM - 2639M)
info Removing existing filler cells.
info UI49: removed 795 core filler cells
info UI49: inserted 795 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition BoothAlgo old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition BoothAlgo with max-util 100 and bin-size 8x8 rows.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 467M, CVMEM - 1836M, PVMEM - 2639M)
info Top port for supply net 'VDD' on partition 'BoothAlgo' already exists.
warning Creating top port for supply net 'VSS' on partition 'BoothAlgo' as it is a supply net within its power domain.
warning UI1253: Write verilog and exit Nitro session immediately. write_db is disabled.
info UI36: Writing Verilog file 'output/BoothAlgo.power.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 1836M, PVMEM - 2639M)
info UI36: Writing GDSII file 'BoothAlgo.gds'.
info STREAM4: Writing stream output with resolution 10.
warning STREAM5: No layer mapping defined for table -'default' layer - metal2 type - text 
warning STREAM5: No layer mapping defined for table -'default' layer - metal3 type - text 
info UI33: performed gds stream write for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 1836M, PVMEM - 2639M)
info UI33: performed source of ../save_design.sh for 2 sec (CPU time: 2 sec; MEM: RSS - 469M, CVMEM - 1836M, PVMEM - 2639M)
