Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TM1638_config.v" in library work
Compiling verilog file "Clock.v" in library work
Module <TM1638_config> compiled
Compiling verilog file "bodem.v" in library work
Module <Clock> compiled
Compiling verilog file "main.v" in library work
Module <bodem> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <Clock> in library <work>.

Analyzing hierarchy for module <TM1638_config> in library <work>.

Analyzing hierarchy for module <bodem> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <Clock> in library <work>.
Module <Clock> is correct for synthesis.
 
Analyzing module <TM1638_config> in library <work>.
	Calling function <decode_sseg1>.
	Calling function <decode_sseg2>.
Module <TM1638_config> is correct for synthesis.
 
Analyzing module <bodem> in library <work>.
Module <bodem> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <stb> in unit <TM1638_config> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dio> in unit <TM1638_config> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cnt> in unit <TM1638_config> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Clock>.
    Related source file is "Clock.v".
    Found 1-bit register for signal <clk1>.
    Found 1-bit register for signal <clk2>.
    Found 25-bit up counter for signal <counter1>.
    Found 25-bit up counter for signal <counter2>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <Clock> synthesized.


Synthesizing Unit <TM1638_config>.
    Related source file is "TM1638_config.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <data_check> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <min_tens> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hour_tens> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <min_digits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hour_digits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sseg6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sseg5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sseg4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sseg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sseg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sseg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <command_mode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <command_addr2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <command_addr1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <command_activate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <sclk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <TM1638_config> synthesized.


Synthesizing Unit <bodem>.
    Related source file is "bodem.v".
    Found 4-bit register for signal <sec_digits>.
    Found 4-bit register for signal <sec_tens>.
    Found 4-bit register for signal <min_tens>.
    Found 4-bit register for signal <hour_tens>.
    Found 4-bit register for signal <min_digits>.
    Found 4-bit register for signal <hour_digits>.
    Found 4-bit subtractor for signal <hour_digits$share0000>.
    Found 8-bit register for signal <hour_o>.
    Found 8-bit adder for signal <hour_o$addsub0000> created at line 55.
    Found 8-bit comparator greatequal for signal <hour_tens$cmp_ge0000> created at line 47.
    Found 8-bit comparator greatequal for signal <hour_tens$cmp_ge0001> created at line 48.
    Found 4-bit subtractor for signal <min_digits$share0000>.
    Found 8-bit register for signal <min_o>.
    Found 8-bit comparator greatequal for signal <min_tens$cmp_ge0000> created at line 35.
    Found 8-bit comparator greatequal for signal <min_tens$cmp_ge0001> created at line 36.
    Found 8-bit comparator greatequal for signal <min_tens$cmp_ge0002> created at line 37.
    Found 8-bit comparator greatequal for signal <min_tens$cmp_ge0003> created at line 38.
    Found 8-bit comparator greatequal for signal <min_tens$cmp_ge0004> created at line 39.
    Found 8-bit adder for signal <old_min_o_4$addsub0000> created at line 54.
    Found 4-bit subtractor for signal <sec_digits$share0000>.
    Found 8-bit register for signal <sec_o>.
    Found 8-bit comparator greatequal for signal <sec_tens$cmp_ge0000> created at line 23.
    Found 8-bit comparator greatequal for signal <sec_tens$cmp_ge0001> created at line 24.
    Found 8-bit comparator greatequal for signal <sec_tens$cmp_ge0002> created at line 25.
    Found 8-bit comparator greatequal for signal <sec_tens$cmp_ge0003> created at line 26.
    Found 8-bit comparator greatequal for signal <sec_tens$cmp_ge0004> created at line 27.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <bodem> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 3
 8-bit adder                                           : 3
# Counters                                             : 2
 25-bit up counter                                     : 2
# Registers                                            : 11
 1-bit register                                        : 2
 4-bit register                                        : 6
 8-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 12
 8-bit comparator greatequal                           : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <sec_tens_3> in Unit <counter> is equivalent to the following 3 FFs/Latches, which will be removed : <min_tens_3> <hour_tens_2> <hour_tens_3> 
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block sclk.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sec_tens_3> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 3
 8-bit adder                                           : 3
# Counters                                             : 2
 25-bit up counter                                     : 2
# Registers                                            : 50
 Flip-Flops                                            : 50
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 12
 8-bit comparator greatequal                           : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sec_tens_3> has a constant value of 0 in block <bodem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <min_tens_3> has a constant value of 0 in block <bodem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hour_tens_2> has a constant value of 0 in block <bodem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hour_tens_3> has a constant value of 0 in block <bodem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch config_tm1638/sclk hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 1.

Optimizing unit <main> ...

Optimizing unit <Clock> ...

Optimizing unit <bodem> ...
WARNING:Xst:2677 - Node <Clk/counter1_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/counter1_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Clk/clk1> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 286
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 24
#      LUT2                        : 38
#      LUT2_D                      : 3
#      LUT2_L                      : 3
#      LUT3                        : 16
#      LUT3_D                      : 5
#      LUT3_L                      : 6
#      LUT4                        : 84
#      LUT4_D                      : 15
#      LUT4_L                      : 28
#      MUXCY                       : 31
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 71
#      FDC                         : 69
#      FDCE                        : 1
#      LD                          : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 1
#      OBUF                        : 35
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      117  out of   4656     2%  
 Number of Slice Flip Flops:             70  out of   9312     0%  
 Number of 4 input LUTs:                226  out of   9312     2%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    232    15%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF+BUFG              | 1     |
clk_50M                            | BUFGP                  | 26    |
Clk/clk21                          | BUFG                   | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.699ns (Maximum Frequency: 114.960MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 5.200ns (frequency: 192.309MHz)
  Total number of paths / destination ports: 976 / 27
-------------------------------------------------------------------------
Delay:               5.200ns (Levels of Logic = 26)
  Source:            Clk/counter2_1 (FF)
  Destination:       Clk/counter2_24 (FF)
  Source Clock:      clk_50M rising
  Destination Clock: clk_50M rising

  Data Path: Clk/counter2_1 to Clk/counter2_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Clk/counter2_1 (Clk/counter2_1)
     LUT1:I0->O            1   0.612   0.000  Clk/Mcount_counter2_cy<1>_rt (Clk/Mcount_counter2_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Clk/Mcount_counter2_cy<1> (Clk/Mcount_counter2_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<2> (Clk/Mcount_counter2_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<3> (Clk/Mcount_counter2_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<4> (Clk/Mcount_counter2_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<5> (Clk/Mcount_counter2_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<6> (Clk/Mcount_counter2_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<7> (Clk/Mcount_counter2_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<8> (Clk/Mcount_counter2_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<9> (Clk/Mcount_counter2_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<10> (Clk/Mcount_counter2_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<11> (Clk/Mcount_counter2_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<12> (Clk/Mcount_counter2_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<13> (Clk/Mcount_counter2_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<14> (Clk/Mcount_counter2_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<15> (Clk/Mcount_counter2_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<16> (Clk/Mcount_counter2_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<17> (Clk/Mcount_counter2_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<18> (Clk/Mcount_counter2_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<19> (Clk/Mcount_counter2_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<20> (Clk/Mcount_counter2_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<21> (Clk/Mcount_counter2_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Clk/Mcount_counter2_cy<22> (Clk/Mcount_counter2_cy<22>)
     MUXCY:CI->O           0   0.052   0.000  Clk/Mcount_counter2_cy<23> (Clk/Mcount_counter2_cy<23>)
     XORCY:CI->O           1   0.699   0.426  Clk/Mcount_counter2_xor<24> (Clk/Result<24>1)
     LUT2:I1->O            1   0.612   0.000  Clk/Mcount_counter2_eqn_241 (Clk/Mcount_counter2_eqn_24)
     FDC:D                     0.268          Clk/counter2_24
    ----------------------------------------
    Total                      5.200ns (4.242ns logic, 0.958ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk/clk21'
  Clock period: 8.699ns (frequency: 114.960MHz)
  Total number of paths / destination ports: 6059 / 44
-------------------------------------------------------------------------
Delay:               8.699ns (Levels of Logic = 7)
  Source:            counter/sec_o_2 (FF)
  Destination:       counter/hour_o_7 (FF)
  Source Clock:      Clk/clk21 rising
  Destination Clock: Clk/clk21 rising

  Data Path: counter/sec_o_2 to counter/hour_o_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.514   0.886  counter/sec_o_2 (counter/sec_o_2)
     LUT3_D:I1->LO         1   0.612   0.130  counter/Madd__old_sec_o_2_cy<4>11_SW1_SW0 (N250)
     LUT3:I2->O            1   0.612   0.360  counter/Madd__old_sec_o_2_xor<5>11_SW0 (N127)
     LUT4:I3->O           15   0.612   0.867  counter/Madd__old_sec_o_2_xor<5>11 (counter/_old_sec_o_2<5>)
     LUT4:I3->O            1   0.612   0.360  counter/old_min_o_4_cmp_eq000019_SW4 (N121)
     LUT4:I3->O            2   0.612   0.383  counter/_old_min_o_4<3>1 (counter/_old_min_o_4<3>)
     LUT4:I3->O            8   0.612   0.646  counter/hour_o_cmp_eq00007 (counter/hour_o_cmp_eq00007)
     LUT4:I3->O            1   0.612   0.000  counter/hour_o_mux0000<3>1 (counter/hour_o_mux0000<3>)
     FDC:D                     0.268          counter/hour_o_3
    ----------------------------------------
    Total                      8.699ns (5.066ns logic, 3.633ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            config_tm1638/sclk (LATCH)
  Destination:       sclk (PAD)
  Source Clock:      RST falling

  Data Path: config_tm1638/sclk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  config_tm1638/sclk (config_tm1638/sclk)
     OBUF:I->O                 3.169          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk/clk21'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            counter/sec_digits_3 (FF)
  Destination:       sec_digits<3> (PAD)
  Source Clock:      Clk/clk21 rising

  Data Path: counter/sec_digits_3 to sec_digits<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  counter/sec_digits_3 (counter/sec_digits_3)
     OBUF:I->O                 3.169          sec_digits_3_OBUF (sec_digits<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.82 secs
 
--> 


Total memory usage is 611512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    5 (   0 filtered)

