// Seed: 3758508256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11 = id_7;
  wand id_12;
  initial begin
    if (id_6#(.id_6(1)) == 1 <= id_7) id_12 = 1;
  end
  tri1 id_13 = id_7;
  wire id_14;
  assign id_12 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  wor   id_6,
    input  wor   id_7,
    input  uwire id_8,
    input  tri1  id_9
);
  wand id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12, id_11, id_12
  );
  wire id_13;
  assign id_11 = 1;
endmodule
