Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cpu_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : cpu_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/clk.vhd" in Library work.
Architecture behavioral of Entity clk is up to date.
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/rstkey.vhd" in Library work.
Architecture behavioral of Entity rstkey is up to date.
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/clkkey.vhd" in Library work.
Architecture behavioral of Entity clkkey is up to date.
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/switch.vhd" in Library work.
Architecture behavioral of Entity switch is up to date.
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/led.vhd" in Library work.
Architecture behavioral of Entity led is up to date.
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/mcmgmt.vhd" in Library work.
Entity <mcmgmt> compiled.
Entity <mcmgmt> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.vhd" in Library work.
Entity <cpu_top> compiled.
Entity <cpu_top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rstkey> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkkey> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <switch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mcmgmt> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.vhd" line 121: Unconnected output port 'mcmgmt_odata' of component 'mcmgmt'.
WARNING:Xst:753 - "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.vhd" line 121: Unconnected output port 'mcmgmt_int' of component 'mcmgmt'.
Entity <cpu_top> analyzed. Unit <cpu_top> generated.

Analyzing Entity <clk> in library <work> (Architecture <behavioral>).
Entity <clk> analyzed. Unit <clk> generated.

Analyzing Entity <rstkey> in library <work> (Architecture <behavioral>).
Entity <rstkey> analyzed. Unit <rstkey> generated.

Analyzing Entity <clkkey> in library <work> (Architecture <behavioral>).
Entity <clkkey> analyzed. Unit <clkkey> generated.

Analyzing Entity <switch> in library <work> (Architecture <behavioral>).
Entity <switch> analyzed. Unit <switch> generated.

Analyzing Entity <led> in library <work> (Architecture <behavioral>).
Entity <led> analyzed. Unit <led> generated.

Analyzing Entity <mcmgmt> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/mcmgmt.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mcmgmt_rst>
INFO:Xst:2679 - Register <mcmgmt_free> in unit <mcmgmt> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mcmgmt_int> in unit <mcmgmt> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mcmgmt_port_mem1_en> in unit <mcmgmt> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mcmgmt_port_mem1_addr> in unit <mcmgmt> has a constant value of 000000000000000000 during circuit operation. The register is replaced by logic.
Entity <mcmgmt> analyzed. Unit <mcmgmt> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/clk.vhd".
Unit <clk> synthesized.


Synthesizing Unit <rstkey>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/rstkey.vhd".
Unit <rstkey> synthesized.


Synthesizing Unit <clkkey>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/clkkey.vhd".
Unit <clkkey> synthesized.


Synthesizing Unit <switch>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/switch.vhd".
Unit <switch> synthesized.


Synthesizing Unit <led>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/led.vhd".
Unit <led> synthesized.


Synthesizing Unit <mcmgmt>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/mcmgmt.vhd".
WARNING:Xst:647 - Input <mcmgmt_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcmgmt_idata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcmgmt_byte_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcmgmt_rw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcmgmt_by_byte> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <mcmgmt_status>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | mcmgmt_clk                (rising_edge)        |
    | Clock enable       | mcmgmt_status$not0000     (positive)           |
    | Reset              | mcmgmt_status$and0000     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <mcmgmt_port_mem1_data>.
    Found 1-bit register for signal <mcmgmt_port_mem1_oe>.
    Found 1-bit register for signal <mcmgmt_port_mem1_we>.
    Found 16-bit register for signal <mcmgmt_odata>.
    Found 16-bit register for signal <Mtridata_mcmgmt_port_mem1_data> created at line 58.
    Found 1-bit register for signal <Mtrien_mcmgmt_port_mem1_data> created at line 58.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mcmgmt> synthesized.


Synthesizing Unit <cpu_top>.
    Related source file is "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.vhd".
WARNING:Xst:646 - Signal <internal_switch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_mcmgmt_free> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <internal_mcmgmt_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu_top> synthesized.

WARNING:Xst:524 - All outputs of the instance <clk1> of the block <clk> are unconnected in block <cpu_top>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <switch1> of the block <switch> are unconnected in block <cpu_top>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 3
 16-bit register                                       : 2
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mcmgmt1/mcmgmt_status/FSM> on signal <mcmgmt_status[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00000 | 00010
 00010 | 00100
 00011 | 01000
 00100 | 10000
-------------------
WARNING:Xst:1290 - Hierarchical block <rst1> is unconnected in block <cpu_top>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Mtridata_mcmgmt_port_mem1_data_0> in Unit <mcmgmt1> is equivalent to the following 14 FFs/Latches, which will be removed : <Mtridata_mcmgmt_port_mem1_data_2> <Mtridata_mcmgmt_port_mem1_data_3> <Mtridata_mcmgmt_port_mem1_data_4> <Mtridata_mcmgmt_port_mem1_data_5> <Mtridata_mcmgmt_port_mem1_data_6> <Mtridata_mcmgmt_port_mem1_data_7> <Mtridata_mcmgmt_port_mem1_data_8> <Mtridata_mcmgmt_port_mem1_data_9> <Mtridata_mcmgmt_port_mem1_data_10> <Mtridata_mcmgmt_port_mem1_data_11> <Mtridata_mcmgmt_port_mem1_data_12> <Mtridata_mcmgmt_port_mem1_data_13> <Mtridata_mcmgmt_port_mem1_data_14> <Mtridata_mcmgmt_port_mem1_data_15> 
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<2> Mtridata_mcmgmt_port_mem1_data<2> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<3> Mtridata_mcmgmt_port_mem1_data<3> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<4> Mtridata_mcmgmt_port_mem1_data<4> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<5> Mtridata_mcmgmt_port_mem1_data<5> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<6> Mtridata_mcmgmt_port_mem1_data<6> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<7> Mtridata_mcmgmt_port_mem1_data<7> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<8> Mtridata_mcmgmt_port_mem1_data<8> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<9> Mtridata_mcmgmt_port_mem1_data<9> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<10> Mtridata_mcmgmt_port_mem1_data<10> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<11> Mtridata_mcmgmt_port_mem1_data<11> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<12> Mtridata_mcmgmt_port_mem1_data<12> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<13> Mtridata_mcmgmt_port_mem1_data<13> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<14> Mtridata_mcmgmt_port_mem1_data<14> signal will be lost.
WARNING:Xst:638 - in unit mcmgmt1 Conflict on KEEP property on signal Mtridata_mcmgmt_port_mem1_data<0> and Mtridata_mcmgmt_port_mem1_data<15> Mtridata_mcmgmt_port_mem1_data<15> signal will be lost.
WARNING:Xst:1426 - The value init of the FF/Latch FFd5 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <Mtridata_mcmgmt_port_mem1_data_0> (without init value) has a constant value of 0 in block <mcmgmt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_mcmgmt_port_mem1_data_1> (without init value) has a constant value of 1 in block <mcmgmt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_mcmgmt_port_mem1_data<15:2>> (without init value) have a constant value of 0 in block <mcmgmt>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_mcmgmt_port_mem1_data_0> (without init value) has a constant value of 0 in block <mcmgmt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_mcmgmt_port_mem1_data_1> (without init value) has a constant value of 1 in block <mcmgmt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd5 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_15> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_14> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_13> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_12> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_11> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_10> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_9> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_8> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_7> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_6> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_5> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_4> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_3> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_2> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_1> of sequential type is unconnected in block <cpu_top>.
WARNING:Xst:2677 - Node <mcmgmt1/mcmgmt_odata_0> of sequential type is unconnected in block <cpu_top>.

Optimizing unit <cpu_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_top.ngr
Top Level Output File Name         : cpu_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 10
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 3
#      LUT3                        : 3
#      VCC                         : 1
# FlipFlops/Latches                : 8
#      FDCE                        : 4
#      FDE                         : 3
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      OBUF                        : 37
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                        4  out of   8672     0%  
 Number of Slice Flip Flops:              8  out of  17344     0%  
 Number of 4 input LUTs:                  8  out of  17344     0%  
 Number of IOs:                          72
 Number of bonded IOBs:                  54  out of    250    21%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
port_clk_key                       | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------+-------+
Control Signal                     | Buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------+-------+
N0(XST_GND:G)                      | NONE(mcmgmt1/mcmgmt_status_FSM_FFd1)| 5     |
-----------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.089ns (Maximum Frequency: 323.729MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.831ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'port_clk_key'
  Clock period: 3.089ns (frequency: 323.729MHz)
  Total number of paths / destination ports: 22 / 15
-------------------------------------------------------------------------
Delay:               3.089ns (Levels of Logic = 1)
  Source:            mcmgmt1/mcmgmt_status_FSM_FFd4 (FF)
  Destination:       mcmgmt1/mcmgmt_status_FSM_FFd1 (FF)
  Source Clock:      port_clk_key rising
  Destination Clock: port_clk_key rising

  Data Path: mcmgmt1/mcmgmt_status_FSM_FFd4 to mcmgmt1/mcmgmt_status_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  mcmgmt1/mcmgmt_status_FSM_FFd4 (mcmgmt1/mcmgmt_status_FSM_FFd4)
     INV:I->O              7   0.704   0.708  mcmgmt1/mcmgmt_port_mem1_oe_and00001_INV_0 (mcmgmt1/mcmgmt_port_mem1_oe_and0000)
     FDE:CE                    0.555          mcmgmt1/mcmgmt_port_mem1_oe
    ----------------------------------------
    Total                      3.089ns (1.850ns logic, 1.239ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'port_clk_key'
  Total number of paths / destination ports: 23 / 21
-------------------------------------------------------------------------
Offset:              5.831ns (Levels of Logic = 2)
  Source:            mcmgmt1/mcmgmt_status_FSM_FFd5 (FF)
  Destination:       port_led<15> (PAD)
  Source Clock:      port_clk_key rising

  Data Path: mcmgmt1/mcmgmt_status_FSM_FFd5 to port_led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             6   0.591   0.844  mcmgmt1/mcmgmt_status_FSM_FFd5 (mcmgmt1/mcmgmt_status_FSM_FFd5)
     LUT2:I0->O            1   0.704   0.420  mcmgmt1/mcmgmt_status_or00011 (internal_mcmgmt_debug_status<0>)
     OBUF:I->O                 3.272          port_led_15_OBUF (port_led<15>)
    ----------------------------------------
    Total                      5.831ns (4.567ns logic, 1.264ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.94 secs
 
--> 


Total memory usage is 528244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :    5 (   0 filtered)

