module regFile (
    input  logic         clk,
  
    input  logic         we,         
    input  logic [4:0]   rs1_addr,   
    input  logic [4:0]   rs2_addr,   
    input  logic [4:0]   rd_addr,    
    input  logic [31:0]  rd_data,    
    output logic [31:0]  rs1_data,   
    output logic [31:0]  rs2_data    
);

  
    (* ram_style = "distributed" *) logic [31:0] regs [31:0];

   
    initial begin
        for (int i = 0; i < 32; i++) regs[i] = 32'h0;
    end

    // Write Logic
    always_ff @(posedge clk) begin
        if (we && rd_addr != 5'd0) begin
            regs[rd_addr] <= rd_data;
        end
    end

    
    assign rs1_data = (rs1_addr == 5'd0) ? 32'b0 : regs[rs1_addr];
    assign rs2_data = (rs2_addr == 5'd0) ? 32'b0 : regs[rs2_addr];

endmodule