Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 20 20:23:42 2024
| Host         : DESKTOP-U1QVQMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OD_time_timing_summary_routed.rpt -pb OD_time_timing_summary_routed.pb -rpx OD_time_timing_summary_routed.rpx -warn_on_violation
| Design       : OD_time
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.536        0.000                      0                    2        0.452        0.000                      0                    2        0.408        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.536        0.000                      0                    2        0.452        0.000                      0                    2        0.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.535ns (36.617%)  route 0.926ns (63.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 6.204 - 2.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.415     4.460    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.341     4.801 f  FSM_sequential_cs_reg[0]/Q
                         net (fo=2, routed)           0.429     5.230    cs[0]
    SLICE_X1Y114         LUT3 (Prop_lut3_I1_O)        0.097     5.327 r  FSM_sequential_cs[1]_i_7/O
                         net (fo=2, routed)           0.497     5.824    FSM_sequential_cs[1]_i_7_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.097     5.921 r  FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     5.921    ns[0]
    SLICE_X1Y114         FDCE                                         r  FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304     3.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     4.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.315     6.204    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.255     6.460    
                         clock uncertainty           -0.035     6.424    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.032     6.456    FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@2.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.535ns (38.553%)  route 0.853ns (61.447%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 6.205 - 2.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.415     4.460    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.341     4.801 f  FSM_sequential_cs_reg[0]/Q
                         net (fo=2, routed)           0.429     5.230    cs[0]
    SLICE_X1Y114         LUT3 (Prop_lut3_I1_O)        0.097     5.327 r  FSM_sequential_cs[1]_i_7/O
                         net (fo=2, routed)           0.424     5.751    FSM_sequential_cs[1]_i_7_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.097     5.848 r  FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     5.848    ns[1]
    SLICE_X1Y113         FDCE                                         r  FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304     3.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     4.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.316     6.205    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  FSM_sequential_cs_reg[1]/C
                         clock pessimism              0.231     6.437    
                         clock uncertainty           -0.035     6.401    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.032     6.433    FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                          6.433    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.427%)  route 0.313ns (57.573%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.651     1.643    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.784 f  FSM_sequential_cs_reg[1]/Q
                         net (fo=2, routed)           0.114     1.899    cs[1]
    SLICE_X1Y114         LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  FSM_sequential_cs[1]_i_7/O
                         net (fo=2, routed)           0.199     2.143    FSM_sequential_cs[1]_i_7_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045     2.188 r  FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.188    ns[1]
    SLICE_X1Y113         FDCE                                         r  FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.924     2.165    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.522     1.643    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092     1.735    FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.325%)  route 0.342ns (59.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.651     1.643    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.784 f  FSM_sequential_cs_reg[1]/Q
                         net (fo=2, routed)           0.114     1.899    cs[1]
    SLICE_X1Y114         LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  FSM_sequential_cs[1]_i_7/O
                         net (fo=2, routed)           0.227     2.171    FSM_sequential_cs[1]_i_7_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     2.216 r  FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     2.216    ns[0]
    SLICE_X1Y114         FDCE                                         r  FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.924     2.165    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.507     1.658    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.092     1.750    FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.000       0.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X1Y114   FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X1Y113   FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y114   FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y113   FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y114   FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y113   FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y114   FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y113   FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y114   FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X1Y113   FSM_sequential_cs_reg[1]/C



