digraph "CFG for '_ZL124p_ZN2xf11computeFlowILi256ELi256ELi1ELi25EEER6streamIiER6streamIiER6streamIiER6streamIiER6streamIiER6streamIfER6streamIfEiiiRN3hls6streamIiEES2_S2_S2_S2_RNS0_IfEES4_iii' function" {
	label="CFG for '_ZL124p_ZN2xf11computeFlowILi256ELi256ELi1ELi25EEER6streamIiER6streamIiER6streamIiER6streamIiER6streamIiER6streamIfER6streamIfEiiiRN3hls6streamIiEES2_S2_S2_S2_RNS0_IfEES4_iii' function";

	Node0x27091d0 [shape=record,label="{%0:\l  %1 = alloca %\"class.hls::stream.3\"*, align 8\l  %2 = alloca %\"class.hls::stream.3\"*, align 8\l  %3 = alloca %\"class.hls::stream.3\"*, align 8\l  %4 = alloca %\"class.hls::stream.3\"*, align 8\l  %5 = alloca %\"class.hls::stream.3\"*, align 8\l  %6 = alloca %\"class.hls::stream.4\"*, align 8\l  %7 = alloca %\"class.hls::stream.4\"*, align 8\l  %8 = alloca i32, align 4\l  %9 = alloca i32, align 4\l  %10 = alloca i32, align 4\l  %r = alloca i32, align 4\l  %c = alloca i32, align 4\l  %ixix_ = alloca i32, align 4\l  %ixiy_ = alloca i32, align 4\l  %iyiy_ = alloca i32, align 4\l  %dix_ = alloca i32, align 4\l  %diy_ = alloca i32, align 4\l  %fx_ = alloca float, align 4\l  %fy_ = alloca float, align 4\l  %det = alloca float, align 4\l  %i00 = alloca float, align 4\l  %i01 = alloca float, align 4\l  %i10 = alloca float, align 4\l  %i11 = alloca float, align 4\l  store %\"class.hls::stream.3\"* %ixix, %\"class.hls::stream.3\"** %1, align 8\l  store %\"class.hls::stream.3\"* %ixiy, %\"class.hls::stream.3\"** %2, align 8\l  store %\"class.hls::stream.3\"* %iyiy, %\"class.hls::stream.3\"** %3, align 8\l  store %\"class.hls::stream.3\"* %dix, %\"class.hls::stream.3\"** %4, align 8\l  store %\"class.hls::stream.3\"* %diy, %\"class.hls::stream.3\"** %5, align 8\l  store %\"class.hls::stream.4\"* %fx_out, %\"class.hls::stream.4\"** %6, align 8\l  store %\"class.hls::stream.4\"* %fy_out, %\"class.hls::stream.4\"** %7, align 8\l  store i32 %rows, i32* %8, align 4\l  store i32 %cols, i32* %9, align 4\l  store i32 %size, i32* %10, align 4\l  store i32 0, i32* %r, align 4\l  br label %11\l}"];
	Node0x27091d0 -> Node0x2712830;
	Node0x2712830 [shape=record,label="{%11:\l\l  %12 = load i32* %r, align 4\l  %13 = load i32* %8, align 4\l  %14 = icmp slt i32 %12, %13\l  br i1 %14, label %15, label %98\l|{<s0>T|<s1>F}}"];
	Node0x2712830:s0 -> Node0x2712aa0;
	Node0x2712830:s1 -> Node0x2712b00;
	Node0x2712aa0 [shape=record,label="{%15:\l\l  store i32 0, i32* %c, align 4\l  br label %16\l}"];
	Node0x2712aa0 -> Node0x2712ca0;
	Node0x2712ca0 [shape=record,label="{%16:\l\l  %17 = load i32* %c, align 4\l  %18 = load i32* %9, align 4\l  %19 = icmp slt i32 %17, %18\l  br i1 %19, label %20, label %94\l|{<s0>T|<s1>F}}"];
	Node0x2712ca0:s0 -> Node0x2712e80;
	Node0x2712ca0:s1 -> Node0x2712ee0;
	Node0x2712e80 [shape=record,label="{%20:\l\l  %21 = load %\"class.hls::stream.3\"** %1, align 8\l  %22 = call i32 @_ZN3hls6streamIiE4readEv(%\"class.hls::stream.3\"* %21)\l  store i32 %22, i32* %ixix_, align 4\l  %23 = load %\"class.hls::stream.3\"** %2, align 8\l  %24 = call i32 @_ZN3hls6streamIiE4readEv(%\"class.hls::stream.3\"* %23)\l  store i32 %24, i32* %ixiy_, align 4\l  %25 = load %\"class.hls::stream.3\"** %3, align 8\l  %26 = call i32 @_ZN3hls6streamIiE4readEv(%\"class.hls::stream.3\"* %25)\l  store i32 %26, i32* %iyiy_, align 4\l  %27 = load %\"class.hls::stream.3\"** %4, align 8\l  %28 = call i32 @_ZN3hls6streamIiE4readEv(%\"class.hls::stream.3\"* %27)\l  store i32 %28, i32* %dix_, align 4\l  %29 = load %\"class.hls::stream.3\"** %5, align 8\l  %30 = call i32 @_ZN3hls6streamIiE4readEv(%\"class.hls::stream.3\"* %29)\l  store i32 %30, i32* %diy_, align 4\l  store float 0.000000e+00, float* %fx_, align 4\l  store float 0.000000e+00, float* %fy_, align 4\l  %31 = load i32* %ixix_, align 4\l  %32 = sitofp i32 %31 to float\l  %33 = load i32* %iyiy_, align 4\l  %34 = sitofp i32 %33 to float\l  %35 = fmul float %32, %34\l  %36 = load i32* %ixiy_, align 4\l  %37 = sitofp i32 %36 to float\l  %38 = load i32* %ixiy_, align 4\l  %39 = sitofp i32 %38 to float\l  %40 = fmul float %37, %39\l  %41 = fsub float %35, %40\l  store float %41, float* %det, align 4\l  %42 = load float* %det, align 4\l  %43 = fcmp ole float %42, 1.000000e+00\l  br i1 %43, label %50, label %44\l|{<s0>T|<s1>F}}"];
	Node0x2712e80:s0 -> Node0x2714aa0;
	Node0x2712e80:s1 -> Node0x2714b00;
	Node0x2714b00 [shape=record,label="{%44:\l\l  %45 = load i32* %r, align 4\l  %46 = icmp slt i32 %45, 25\l  br i1 %46, label %50, label %47\l|{<s0>T|<s1>F}}"];
	Node0x2714b00:s0 -> Node0x2714aa0;
	Node0x2714b00:s1 -> Node0x2714d20;
	Node0x2714d20 [shape=record,label="{%47:\l\l  %48 = load i32* %c, align 4\l  %49 = icmp slt i32 %48, 26\l  br i1 %49, label %50, label %51\l|{<s0>T|<s1>F}}"];
	Node0x2714d20:s0 -> Node0x2714aa0;
	Node0x2714d20:s1 -> Node0x2714f40;
	Node0x2714aa0 [shape=record,label="{%50:\l\l  store float 0.000000e+00, float* %fx_, align 4\l  store float 0.000000e+00, float* %fy_, align 4\l  br label %88\l}"];
	Node0x2714aa0 -> Node0x2715170;
	Node0x2714f40 [shape=record,label="{%51:\l\l  %52 = load i32* %iyiy_, align 4\l  %53 = sitofp i32 %52 to float\l  %54 = load float* %det, align 4\l  %55 = fdiv float %53, %54\l  store float %55, float* %i00, align 4\l  %56 = load i32* %ixiy_, align 4\l  %57 = sub nsw i32 0, %56\l  %58 = sitofp i32 %57 to float\l  %59 = load float* %det, align 4\l  %60 = fdiv float %58, %59\l  store float %60, float* %i01, align 4\l  %61 = load i32* %ixiy_, align 4\l  %62 = sub nsw i32 0, %61\l  %63 = sitofp i32 %62 to float\l  %64 = load float* %det, align 4\l  %65 = fdiv float %63, %64\l  store float %65, float* %i10, align 4\l  %66 = load i32* %ixix_, align 4\l  %67 = sitofp i32 %66 to float\l  %68 = load float* %det, align 4\l  %69 = fdiv float %67, %68\l  store float %69, float* %i11, align 4\l  %70 = load float* %i00, align 4\l  %71 = load i32* %dix_, align 4\l  %72 = sitofp i32 %71 to float\l  %73 = fmul float %70, %72\l  %74 = load float* %i01, align 4\l  %75 = load i32* %diy_, align 4\l  %76 = sitofp i32 %75 to float\l  %77 = fmul float %74, %76\l  %78 = fadd float %73, %77\l  store float %78, float* %fx_, align 4\l  %79 = load float* %i10, align 4\l  %80 = load i32* %dix_, align 4\l  %81 = sitofp i32 %80 to float\l  %82 = fmul float %79, %81\l  %83 = load float* %i11, align 4\l  %84 = load i32* %diy_, align 4\l  %85 = sitofp i32 %84 to float\l  %86 = fmul float %83, %85\l  %87 = fadd float %82, %86\l  store float %87, float* %fy_, align 4\l  br label %88\l}"];
	Node0x2714f40 -> Node0x2715170;
	Node0x2715170 [shape=record,label="{%88:\l\l  %89 = load %\"class.hls::stream.4\"** %6, align 8\l  call void @_ZN3hls6streamIfE5writeERKf(%\"class.hls::stream.4\"* %89, float* %fx_)\l  %90 = load %\"class.hls::stream.4\"** %7, align 8\l  call void @_ZN3hls6streamIfE5writeERKf(%\"class.hls::stream.4\"* %90, float* %fy_)\l  br label %91\l}"];
	Node0x2715170 -> Node0x2716c30;
	Node0x2716c30 [shape=record,label="{%91:\l\l  %92 = load i32* %c, align 4\l  %93 = add nsw i32 %92, 1\l  store i32 %93, i32* %c, align 4\l  br label %16\l}"];
	Node0x2716c30 -> Node0x2712ca0;
	Node0x2712ee0 [shape=record,label="{%94:\l\l  br label %95\l}"];
	Node0x2712ee0 -> Node0x2716f70;
	Node0x2716f70 [shape=record,label="{%95:\l\l  %96 = load i32* %r, align 4\l  %97 = add nsw i32 %96, 1\l  store i32 %97, i32* %r, align 4\l  br label %11\l}"];
	Node0x2716f70 -> Node0x2712830;
	Node0x2712b00 [shape=record,label="{%98:\l\l  ret void\l}"];
}
