6:59:17 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:02:37 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":113:6:113:11|Redeclaration of implicit signal clk_sb
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":60:67:60:79|Removing redundant assignment.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_receiving. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitted. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitting. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:02:37 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:02:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:02:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:02:39 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:02:39 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":98:7:98:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     548  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Found inferred clock top|clk_sb_inferred_clock which controls 548 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:02:39 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:02:40 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[15:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 645 /       415
   2		0h:00m:02s		    -2.61ns		 633 /       415
   3		0h:00m:02s		    -2.61ns		 634 /       415
   4		0h:00m:02s		    -2.61ns		 634 /       415
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:03s		    -1.29ns		 649 /       417
   6		0h:00m:03s		    -1.29ns		 649 /       417


   7		0h:00m:03s		    -1.21ns		 648 /       417
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[16] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_215 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_226 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_237 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_248 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_259 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_270 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_281 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_292 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_303 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_314 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_325 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_336 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_347 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_359 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_i_0_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g1_0_o3_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g1_0_a3_0_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g0_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[16] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_215 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_226 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_237 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_248 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_259 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_270 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_281 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_292 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_303 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_314 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_325 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_336 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_347 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mux.G_359 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_i_0_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O g0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g1_0_o3_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_18_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g1_0_a3_0_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.g0_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1411 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un2_mosi_data_out.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
1) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
2) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
3) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
4) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
5) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
6) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
7) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
8) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 447 clock pin(s) of sequential element(s)
0 instances converted, 447 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               447        demux.ram_sel_ret_4     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 126MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 159MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
1) instance data_out_1_latch[6] (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.G_532
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
2) instance data_out_1_latch[5] (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.G_533
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
3) instance data_out_1_latch[4] (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.G_534
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
4) instance data_out_1_latch[3] (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.G_535
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
5) instance data_out_1_latch[2] (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.G_536
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
6) instance data_out_1_latch[1] (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.G_537
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
7) instance data_out_1_latch[0] (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.G_538
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
8) instance data_out_1_latch[7] (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.G_539
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux.mux_data_out[7]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:02:44 2021
#


Top view:               top
Requested Frequency:    69.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.550

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.2 MHz      58.8 MHz      14.450        17.000        -2.550     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.450      -2.550  |  No paths    -      |  14.450      10.805  |  14.450      5.089
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.550
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.350
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.175
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -0.193
ws2812.bit_counter[2]               System        SB_DFFR      Q       bit_counter[6]      0.796       -0.160
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       -0.119
ws2812.bit_counter[3]               System        SB_DFFR      Q       bit_counter[7]      0.796       -0.087
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       -0.087
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       -0.070
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       -0.067
=============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                 Required           
Instance                                     Reference     Type              Pin          Net         Time         Slack 
                                             Clock                                                                       
-------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5      14.295       -2.550
ws2812.bit_counter_0[5]                      System        SB_DFFS           D            N_37        14.295       -0.263
ws2812.bit_counter_0[4]                      System        SB_DFFS           D            N_39        14.295       -0.063
sb_translator_1.state[7]                     System        SB_DFFR           D            N_36        14.295       0.037 
sb_translator_1.state[0]                     System        SB_DFFS           D            N_277_i     14.295       0.078 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     G_538       14.212       0.519 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     G_537       14.212       0.519 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     G_536       14.212       0.519 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     G_535       14.212       0.519 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     G_534       14.212       0.519 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.450
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.295

    - Propagation time:                      16.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.550

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           2         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      I1       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      O        Out     0.589     7.352       -         
N_11_1                              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.756      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.345      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.716      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.305      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.676      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.338      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.845      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.000 is 5.734(33.7%) logic and 11.266(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.450
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.295

    - Propagation time:                      16.793
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.498

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           2         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      I1       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      O        Out     0.589     7.352       -         
N_11_1                              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.756      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.324      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.695      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.253      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.624      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.286      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.793      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.948 is 5.682(33.5%) logic and 11.266(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.450
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.295

    - Propagation time:                      16.717
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.422

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_0_c_RNIVV3I     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_0_c_RNIVV3I     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_0_c_RNIVV3I            Net          -        -       1.371     -           2         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      I0       In      -         6.563       -         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      O        Out     0.661     7.224       -         
N_11_1                              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.595       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.257       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.628      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.217      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.588      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.177      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.548      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.210      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.717      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.872 is 5.620(33.3%) logic and 11.252(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.450
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.295

    - Propagation time:                      16.665
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.370

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_0_c_RNIVV3I     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_0_c_RNIVV3I     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_0_c_RNIVV3I            Net          -        -       1.371     -           2         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      I0       In      -         6.563       -         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      O        Out     0.661     7.224       -         
N_11_1                              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.595       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.257       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.628      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.197      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.568      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.126      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.497      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.158      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.665      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.820 is 5.568(33.1%) logic and 11.252(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.450
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.295

    - Propagation time:                      16.645
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.350

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           2         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      I1       In      -         6.563       -         
ws2812.un4_data_cry_0_c_RNIDNKS     SB_LUT4      O        Out     0.589     7.152       -         
N_11_1                              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.523       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.185       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.556      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.145      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.516      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.105      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.476      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.138      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.800 is 5.548(33.0%) logic and 11.252(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        109 uses
SB_DFF          9 uses
SB_DFFE         233 uses
SB_DFFER        123 uses
SB_DFFES        2 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         641 uses

I/O Register bits:                  0
Register bits not including I/Os:   417 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 641 (100%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 641 = 641 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 159MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Dec 03 19:02:44 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:03:50 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":113:6:113:11|Redeclaration of implicit signal clk_sb
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":60:67:60:79|Removing redundant assignment.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_receiving. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitted. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitting. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:03:51 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:03:51 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:03:51 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:03:52 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:03:52 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":98:7:98:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     547  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Found inferred clock top|clk_sb_inferred_clock which controls 547 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:03:52 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:03:53 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[15:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 158MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 672 /       428
   2		0h:00m:02s		    -4.01ns		 660 /       428
   3		0h:00m:02s		    -2.61ns		 660 /       428
   4		0h:00m:02s		    -2.61ns		 661 /       428
   5		0h:00m:02s		    -2.61ns		 661 /       428
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:02s		    -1.66ns		 672 /       429
   7		0h:00m:02s		    -1.49ns		 672 /       429


   8		0h:00m:02s		    -1.49ns		 671 /       429
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_251_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_53_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_251_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_53_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1427 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net N_251_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un2_mosi_data_out.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 158MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
1) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
2) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
3) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
4) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
5) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
6) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
7) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
8) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 158MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 459 clock pin(s) of sequential element(s)
0 instances converted, 459 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               459        demux.ram_sel_ret_29     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 124MB peak: 158MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 158MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 158MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 158MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
1) instance data_out_1_latch[5] (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.G_513
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
2) instance data_out_1_latch[4] (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.G_514
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
3) instance data_out_1_latch[3] (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.G_515
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
4) instance data_out_1_latch[2] (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.G_516
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
5) instance data_out_1_latch[1] (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.G_517
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
6) instance data_out_1_latch[0] (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.G_518
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
7) instance data_out_1_latch[7] (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.G_519
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
8) instance data_out_1_latch[6] (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.G_520
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux.mux_data_out[6]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:03:56 2021
#


Top view:               top
Requested Frequency:    69.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.541

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.4 MHz      59.0 MHz      14.400        16.941        -2.541     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.400      -2.541  |  No paths    -      |  14.400      10.755  |  14.400      4.977
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                Starting                                              Arrival           
Instance                        Reference     Type         Pin     Net                Time        Slack 
                                Clock                                                                   
--------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]           System        SB_DFFR      Q       bit_counter[0]     0.796       -2.541
ws2812.bit_counter[1]           System        SB_DFFR      Q       bit_counter[1]     0.796       -2.341
ws2812.bit_counter_0[0]         System        SB_DFFR      Q       bit_counter[2]     0.796       -2.141
ws2812.bit_counter_0[1]         System        SB_DFFR      Q       bit_counter[3]     0.796       -1.966
sb_translator_1.cnt[0]          System        SB_DFFR      Q       cnt[0]             0.796       -0.490
ws2812.bit_counter_0[2]         System        SB_DFFS      Q       bit_counter[4]     0.796       -0.440
sb_translator_1.cnt[1]          System        SB_DFFR      Q       cnt[1]             0.796       -0.290
ws2812.bit_counter_0[3]         System        SB_DFFS      Q       bit_counter[5]     0.796       -0.264
sb_translator_1.num_leds[1]     System        SB_DFFES     Q       num_leds[1]        0.796       -0.176
sb_translator_1.cnt_leds[0]     System        SB_DFFER     Q       cnt_leds[0]        0.796       -0.155
========================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                         Required           
Instance                                     Reference     Type              Pin          Net                 Time         Slack 
                                             Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5              14.245       -2.541
sb_translator_1.cnt[15]                      System        SB_DFFR           D            cnt_6[15]           14.245       -0.490
sb_translator_1.cnt[14]                      System        SB_DFFR           D            cnt_6[14]           14.245       -0.290
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0             14.245       -0.155
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]     14.245       -0.128
sb_translator_1.cnt[13]                      System        SB_DFFR           D            cnt_6[13]           14.245       -0.090
sb_translator_1.cnt[12]                      System        SB_DFFR           D            cnt_6[12]           14.245       0.110 
sb_translator_1.cnt[11]                      System        SB_DFFR           D            cnt_6[11]           14.245       0.310 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     G_518               14.162       0.397 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     G_517               14.162       0.397 
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.400
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.245

    - Propagation time:                      16.786
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.541

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I2       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.558     9.357       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.728      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.286      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.657      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.246      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.618      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.279      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.786      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.941 is 5.661(33.4%) logic and 11.280(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.400
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.245

    - Propagation time:                      16.786
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.541

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I2       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.558     9.357       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.728      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.317      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.688      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.246      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.618      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.279      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.786      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.941 is 5.661(33.4%) logic and 11.280(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.400
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.245

    - Propagation time:                      16.679
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.434

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I2       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.558     9.250       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.621      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.179      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.550      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.140      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.511      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.172      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.679      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.834 is 5.568(33.1%) logic and 11.266(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.400
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.245

    - Propagation time:                      16.679
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.434

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I2       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.558     9.250       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.621      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.210      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.581      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.140      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.511      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.172      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.679      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.834 is 5.568(33.1%) logic and 11.266(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.400
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.245

    - Propagation time:                      16.586
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.341

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           3         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.228       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I2       In      -         8.599       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.558     9.157       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.528      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.086      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.457      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.047      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.418      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.079      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.586      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.741 is 5.475(32.7%) logic and 11.266(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 158MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 158MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        109 uses
SB_DFF          8 uses
SB_DFFE         247 uses
SB_DFFER        117 uses
SB_DFFES        1 use
SB_DFFR         43 uses
SB_DFFS         11 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         665 uses

I/O Register bits:                  0
Register bits not including I/Os:   429 (67%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 665 (103%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 665 = 665 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 158MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:03:57 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:05:20 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":113:6:113:11|Redeclaration of implicit signal clk_sb
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":60:67:60:79|Removing redundant assignment.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_receiving. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitted. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitting. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:05:20 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:05:20 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:05:20 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:05:21 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:05:22 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":98:7:98:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:05:22 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:05:22 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 668 /       416
   2		0h:00m:02s		    -4.01ns		 641 /       416
   3		0h:00m:02s		    -2.61ns		 641 /       416
   4		0h:00m:02s		    -2.61ns		 642 /       416
   5		0h:00m:02s		    -2.61ns		 642 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:02s		    -1.63ns		 653 /       418
   7		0h:00m:02s		    -1.21ns		 653 /       418


   8		0h:00m:02s		    -1.21ns		 652 /       418
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1403 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un2_mosi_data_out.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
1) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
2) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
3) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
4) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
5) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
6) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
7) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
8) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 448 clock pin(s) of sequential element(s)
0 instances converted, 448 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               448        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 159MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
1) instance ram_sel_ret_11_RNIGB4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_11_RNIGB4E5/I1
    instance   mux.ram_sel_ret_11_RNIGB4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIGB4E5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
2) instance ram_sel_ret_11_RNIHC4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_11_RNIHC4E5/I1
    instance   mux.ram_sel_ret_11_RNIHC4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIHC4E5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
3) instance ram_sel_ret_11_RNIID4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_11_RNIID4E5/I1
    instance   mux.ram_sel_ret_11_RNIID4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIID4E5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
4) instance ram_sel_ret_11_RNIJE4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_11_RNIJE4E5/I1
    instance   mux.ram_sel_ret_11_RNIJE4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIJE4E5/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
5) instance ram_sel_ret_11_RNIKF4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_11_RNIKF4E5/I1
    instance   mux.ram_sel_ret_11_RNIKF4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIKF4E5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
6) instance ram_sel_ret_11_RNID84E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_11_RNID84E5/I1
    instance   mux.ram_sel_ret_11_RNID84E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNID84E5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
7) instance ram_sel_ret_11_RNIE94E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_11_RNIE94E5/I1
    instance   mux.ram_sel_ret_11_RNIE94E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIE94E5/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
8) instance ram_sel_ret_11_RNIFA4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_11_RNIFA4E5/I1
    instance   mux.ram_sel_ret_11_RNIFA4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIFA4E5/O
    net        mux.mux_data_out[2]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:05:26 2021
#


Top view:               top
Requested Frequency:    69.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.546

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.3 MHz      58.9 MHz      14.426        16.972        -2.546     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.426      -2.546  |  No paths    -      |  14.426      10.782  |  14.426      5.055
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference     Type         Pin     Net                     Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]          0.796       -2.546
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]          0.796       -2.346
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]          0.796       -2.146
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]          0.796       -1.970
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]          0.796       -0.413
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]          0.796       -0.238
sb_translator_1.rgb_data_out[2]     System        SB_DFFER     Q       rgb_data_out[2]         0.796       -0.062
sb_translator_1.cnt_leds[1]         System        SB_DFFER     Q       cnt_leds[1]             0.796       -0.039
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]         0.796       -0.021
ws2812.rgb_counter_fast[2]          System        SB_DFFS      Q       rgb_counter_fast[2]     0.796       -0.010
=================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5                        14.271       -2.546
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       14.271       -0.039
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               14.271       0.055 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_11_RNID84E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_11_RNIE94E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_11_RNIFA4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_11_RNIGB4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_11_RNIHC4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[5]     ram_sel_ret_11_RNIID4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[6]     ram_sel_ret_11_RNIJE4E5_0     14.189       0.588 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.759      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.317      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.688      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.759      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.349      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.720      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.652      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.210      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.581      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.652      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.242      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.613      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.617
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.346

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           3         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.228       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.599       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.188       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.559      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.117      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.488      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.078      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.449      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.110      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.617      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.772 is 5.506(32.8%) logic and 11.266(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          9 uses
SB_DFFE         233 uses
SB_DFFER        124 uses
SB_DFFES        2 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         623 uses

I/O Register bits:                  0
Register bits not including I/Os:   418 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 623 (97%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 623 = 623 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 159MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:05:26 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:08:36 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":112:6:112:11|Redeclaration of implicit signal clk_sb
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":60:67:60:79|Removing redundant assignment.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_receiving. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitted. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitting. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:08:36 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:08:36 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:08:36 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:08:37 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:08:37 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":97:7:97:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:08:38 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:08:38 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 668 /       416
   2		0h:00m:02s		    -4.01ns		 641 /       416
   3		0h:00m:02s		    -2.61ns		 641 /       416
   4		0h:00m:02s		    -2.61ns		 642 /       416
   5		0h:00m:02s		    -2.61ns		 642 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:02s		    -1.63ns		 653 /       418
   7		0h:00m:02s		    -1.21ns		 653 /       418


   8		0h:00m:02s		    -1.21ns		 652 /       418
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1403 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un2_mosi_data_out.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 159MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
1) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
2) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
3) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
4) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
5) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
6) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
7) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
8) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 448 clock pin(s) of sequential element(s)
0 instances converted, 448 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               448        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 159MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
1) instance ram_sel_ret_11_RNIGB4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_11_RNIGB4E5/I1
    instance   mux.ram_sel_ret_11_RNIGB4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIGB4E5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
2) instance ram_sel_ret_11_RNIHC4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_11_RNIHC4E5/I1
    instance   mux.ram_sel_ret_11_RNIHC4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIHC4E5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
3) instance ram_sel_ret_11_RNIID4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_11_RNIID4E5/I1
    instance   mux.ram_sel_ret_11_RNIID4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIID4E5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
4) instance ram_sel_ret_11_RNIJE4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_11_RNIJE4E5/I1
    instance   mux.ram_sel_ret_11_RNIJE4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIJE4E5/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
5) instance ram_sel_ret_11_RNIKF4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_11_RNIKF4E5/I1
    instance   mux.ram_sel_ret_11_RNIKF4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIKF4E5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
6) instance ram_sel_ret_11_RNID84E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_11_RNID84E5/I1
    instance   mux.ram_sel_ret_11_RNID84E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNID84E5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
7) instance ram_sel_ret_11_RNIE94E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_11_RNIE94E5/I1
    instance   mux.ram_sel_ret_11_RNIE94E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIE94E5/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
8) instance ram_sel_ret_11_RNIFA4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_11_RNIFA4E5/I1
    instance   mux.ram_sel_ret_11_RNIFA4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIFA4E5/O
    net        mux.mux_data_out[2]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:08:41 2021
#


Top view:               top
Requested Frequency:    69.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.546

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.3 MHz      58.9 MHz      14.426        16.972        -2.546     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.426      -2.546  |  No paths    -      |  14.426      10.782  |  14.426      5.055
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference     Type         Pin     Net                     Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]          0.796       -2.546
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]          0.796       -2.346
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]          0.796       -2.146
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]          0.796       -1.970
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]          0.796       -0.413
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]          0.796       -0.238
sb_translator_1.rgb_data_out[2]     System        SB_DFFER     Q       rgb_data_out[2]         0.796       -0.062
sb_translator_1.cnt_leds[1]         System        SB_DFFER     Q       cnt_leds[1]             0.796       -0.039
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]         0.796       -0.021
ws2812.rgb_counter_fast[2]          System        SB_DFFS      Q       rgb_counter_fast[2]     0.796       -0.010
=================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5                        14.271       -2.546
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       14.271       -0.039
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               14.271       0.055 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_11_RNID84E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_11_RNIE94E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_11_RNIFA4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_11_RNIGB4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_11_RNIHC4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[5]     ram_sel_ret_11_RNIID4E5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[6]     ram_sel_ret_11_RNIJE4E5_0     14.189       0.588 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.759      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.317      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.688      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.759      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.349      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.720      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.652      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.210      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.581      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           7         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.652      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.242      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.613      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.617
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.346

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           3         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.228       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.599       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.188       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.559      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.117      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.488      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.078      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.449      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.110      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.617      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.772 is 5.506(32.8%) logic and 11.266(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          9 uses
SB_DFFE         233 uses
SB_DFFER        124 uses
SB_DFFES        2 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         623 uses

I/O Register bits:                  0
Register bits not including I/Os:   418 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 623 (97%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 623 = 623 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 159MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:08:41 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:09:43 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":60:67:60:79|Removing redundant assignment.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_receiving. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitted. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitting. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:43 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:44 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:44 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:45 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:09:45 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:09:45 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:09:45 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 153MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.01ns		 665 /       416
   2		0h:00m:01s		    -4.01ns		 642 /       416
   3		0h:00m:01s		    -2.61ns		 642 /       416
   4		0h:00m:01s		    -2.61ns		 643 /       416
   5		0h:00m:01s		    -2.61ns		 643 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:02s		    -1.63ns		 654 /       418
   7		0h:00m:02s		    -1.21ns		 654 /       418


   8		0h:00m:02s		    -1.21ns		 653 /       418
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m11_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m7_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m11_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m7_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1414 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un2_mosi_data_out.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 153MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
1) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
2) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
3) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
4) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
5) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
6) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
7) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
8) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 153MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 448 clock pin(s) of sequential element(s)
0 instances converted, 448 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               448        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 153MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
1) instance ram_sel_ret_15_RNIKCBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_15_RNIKCBE5/I1
    instance   mux.ram_sel_ret_15_RNIKCBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIKCBE5/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
2) instance ram_sel_ret_15_RNILDBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_15_RNILDBE5/I1
    instance   mux.ram_sel_ret_15_RNILDBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNILDBE5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
3) instance ram_sel_ret_15_RNIMEBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_15_RNIMEBE5/I1
    instance   mux.ram_sel_ret_15_RNIMEBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIMEBE5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
4) instance ram_sel_ret_15_RNINFBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_15_RNINFBE5/I1
    instance   mux.ram_sel_ret_15_RNINFBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNINFBE5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
5) instance ram_sel_ret_15_RNIOGBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_15_RNIOGBE5/I1
    instance   mux.ram_sel_ret_15_RNIOGBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIOGBE5/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
6) instance ram_sel_ret_15_RNIPHBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_15_RNIPHBE5/I1
    instance   mux.ram_sel_ret_15_RNIPHBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIPHBE5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
7) instance ram_sel_ret_15_RNIIABE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_15_RNIIABE5/I1
    instance   mux.ram_sel_ret_15_RNIIABE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIIABE5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
8) instance ram_sel_ret_15_RNIJBBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_15_RNIJBBE5/I1
    instance   mux.ram_sel_ret_15_RNIJBBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIJBBE5/O
    net        mux.mux_data_out[1]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:09:48 2021
#


Top view:               top
Requested Frequency:    69.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.546

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.3 MHz      58.9 MHz      14.426        16.972        -2.546     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.426      -2.546  |  No paths    -      |  14.426      10.782  |  14.426      5.066
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.546
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.346
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.146
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -1.970
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       -0.419
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       -0.399
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       -0.171
sb_translator_1.rgb_data_out[2]     System        SB_DFFER     Q       rgb_data_out[2]     0.796       -0.062
sb_translator_1.cnt_leds[1]         System        SB_DFFER     Q       cnt_leds[1]         0.796       -0.039
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       -0.021
=============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5                        14.271       -2.546
ws2812.rgb_counter[3]                        System        SB_DFFR           D            rgb_counter_5[3]              14.271       -0.419
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       14.271       -0.039
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               14.271       0.055 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_15_RNIIABE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_15_RNIJBBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_15_RNIKCBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_15_RNILDBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_15_RNIMEBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[5]     ram_sel_ret_15_RNINFBE5_0     14.189       0.588 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.759      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.317      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.688      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.759      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.349      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.720      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.652      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.210      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.581      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.652      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.242      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.613      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.617
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.346

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           3         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.228       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.599       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.188       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.559      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.117      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.488      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.078      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.449      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.110      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.617      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.772 is 5.506(32.8%) logic and 11.266(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          9 uses
SB_DFFE         233 uses
SB_DFFER        124 uses
SB_DFFES        2 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         633 uses

I/O Register bits:                  0
Register bits not including I/Os:   418 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 633 (98%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 633 = 633 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:09:48 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:09:58 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":60:67:60:79|Removing redundant assignment.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_receiving. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitted. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":48:0:48:5|Pruning unused register data_transmitting. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:58 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:58 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:09:58 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:10:00 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:10:00 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:10:00 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:10:00 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 153MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.01ns		 665 /       416
   2		0h:00m:01s		    -4.01ns		 642 /       416
   3		0h:00m:01s		    -2.61ns		 642 /       416
   4		0h:00m:02s		    -2.61ns		 643 /       416
   5		0h:00m:02s		    -2.61ns		 643 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:02s		    -1.63ns		 654 /       418
   7		0h:00m:02s		    -1.21ns		 654 /       418


   8		0h:00m:02s		    -1.21ns		 653 /       418
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m11_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m7_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m11_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m7_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":98:0:98:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc4_a0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_ac0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":60:20:60:48|Unbuffered I/O spi_slave_1.un2_mosi_data_out_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":107:2:107:3|Unbuffered I/O spi_slave_1.bitcnt_tx_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":122:16:122:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":69:0:69:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":79:2:79:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1414 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un2_mosi_data_out.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 153MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
1) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
2) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
3) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
4) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
5) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
6) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
7) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
8) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 153MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 448 clock pin(s) of sequential element(s)
0 instances converted, 448 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               448        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 153MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
1) instance ram_sel_ret_15_RNIKCBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_15_RNIKCBE5/I1
    instance   mux.ram_sel_ret_15_RNIKCBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIKCBE5/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
2) instance ram_sel_ret_15_RNILDBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_15_RNILDBE5/I1
    instance   mux.ram_sel_ret_15_RNILDBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNILDBE5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
3) instance ram_sel_ret_15_RNIMEBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_15_RNIMEBE5/I1
    instance   mux.ram_sel_ret_15_RNIMEBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIMEBE5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
4) instance ram_sel_ret_15_RNINFBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_15_RNINFBE5/I1
    instance   mux.ram_sel_ret_15_RNINFBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNINFBE5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
5) instance ram_sel_ret_15_RNIOGBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_15_RNIOGBE5/I1
    instance   mux.ram_sel_ret_15_RNIOGBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIOGBE5/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
6) instance ram_sel_ret_15_RNIPHBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_15_RNIPHBE5/I1
    instance   mux.ram_sel_ret_15_RNIPHBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIPHBE5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
7) instance ram_sel_ret_15_RNIIABE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_15_RNIIABE5/I1
    instance   mux.ram_sel_ret_15_RNIIABE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIIABE5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
8) instance ram_sel_ret_15_RNIJBBE5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_15_RNIJBBE5/I1
    instance   mux.ram_sel_ret_15_RNIJBBE5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_15_RNIJBBE5/O
    net        mux.mux_data_out[1]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:10:03 2021
#


Top view:               top
Requested Frequency:    69.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.546

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.3 MHz      58.9 MHz      14.426        16.972        -2.546     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.426      -2.546  |  No paths    -      |  14.426      10.782  |  14.426      5.066
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.546
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.346
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.146
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -1.970
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       -0.419
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       -0.399
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       -0.171
sb_translator_1.rgb_data_out[2]     System        SB_DFFER     Q       rgb_data_out[2]     0.796       -0.062
sb_translator_1.cnt_leds[1]         System        SB_DFFER     Q       cnt_leds[1]         0.796       -0.039
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       -0.021
=============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5                        14.271       -2.546
ws2812.rgb_counter[3]                        System        SB_DFFR           D            rgb_counter_5[3]              14.271       -0.419
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       14.271       -0.039
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               14.271       0.055 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_15_RNIIABE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_15_RNIJBBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_15_RNIKCBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_15_RNILDBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_15_RNIMEBE5_0     14.189       0.588 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[5]     ram_sel_ret_15_RNINFBE5_0     14.189       0.588 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.759      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.317      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.688      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.759      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.349      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.720      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.652      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.210      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.581      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.652      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.242      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.613      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.617
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.346

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           3         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.228       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.599       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.188       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.559      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.117      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.488      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.078      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.449      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.110      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.617      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.772 is 5.506(32.8%) logic and 11.266(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          9 uses
SB_DFFE         233 uses
SB_DFFER        124 uses
SB_DFFES        2 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         633 uses

I/O Register bits:                  0
Register bits not including I/Os:   418 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 633 (98%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 633 = 633 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:10:03 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:11:29 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@E: CG342 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":51:2:51:14|Expecting target variable, found data_received -- possible misspelling
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":116:0:116:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
@W: CS133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":25:16:25:35|Ignoring property ROUTE_THROUGH_FABRIC
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:11:29 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:11:29 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:11:55 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:11:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:11:55 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:11:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:11:56 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:11:56 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:11:57 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:11:57 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 152MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.01ns		 664 /       416
   2		0h:00m:01s		    -4.01ns		 642 /       416
   3		0h:00m:01s		    -2.86ns		 642 /       416
   4		0h:00m:01s		    -1.63ns		 643 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Replicating instance spi_slave_1.bitcnt_tx[0] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:02s		    -1.63ns		 645 /       420


   6		0h:00m:02s		    -1.46ns		 647 /       420
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":109:16:109:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_1_axbxc4_a0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.un1_cs_n_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":109:16:109:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_1_axbxc4_a0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.un1_cs_n_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Boundary register spi_slave_1.miso (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1411 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 152MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
1) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
2) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
3) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
4) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
5) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
6) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
7) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
8) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 152MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 450 clock pin(s) of sequential element(s)
0 instances converted, 450 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               450        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 152MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 152MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
1) instance ram_sel_ret_11_RNIKF4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_11_RNIKF4E5/I1
    instance   mux.ram_sel_ret_11_RNIKF4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIKF4E5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
2) instance ram_sel_ret_11_RNID84E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_11_RNID84E5/I1
    instance   mux.ram_sel_ret_11_RNID84E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNID84E5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
3) instance ram_sel_ret_11_RNIE94E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_11_RNIE94E5/I1
    instance   mux.ram_sel_ret_11_RNIE94E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIE94E5/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
4) instance ram_sel_ret_11_RNIFA4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_11_RNIFA4E5/I1
    instance   mux.ram_sel_ret_11_RNIFA4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIFA4E5/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
5) instance ram_sel_ret_11_RNIGB4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_11_RNIGB4E5/I1
    instance   mux.ram_sel_ret_11_RNIGB4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIGB4E5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
6) instance ram_sel_ret_11_RNIHC4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_11_RNIHC4E5/I1
    instance   mux.ram_sel_ret_11_RNIHC4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIHC4E5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
7) instance ram_sel_ret_11_RNIID4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_11_RNIID4E5/I1
    instance   mux.ram_sel_ret_11_RNIID4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIID4E5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
8) instance ram_sel_ret_11_RNIJE4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_11_RNIJE4E5/I1
    instance   mux.ram_sel_ret_11_RNIJE4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIJE4E5/O
    net        mux.mux_data_out[6]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:12:00 2021
#


Top view:               top
Requested Frequency:    65.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.706

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             65.2 MHz      55.4 MHz      15.334        18.040        -2.706     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  15.334      -2.706  |  No paths    -      |  15.334      11.690  |  15.334      5.963
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                Arrival           
Instance                             Reference     Type         Pin     Net                  Time        Slack 
                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[1]          System        SB_DFFER     Q       cnt_leds[1]          0.796       -2.706
sb_translator_1.cnt_leds[2]          System        SB_DFFER     Q       cnt_leds[2]          0.796       -2.676
sb_translator_1.num_leds[1]          System        SB_DFFES     Q       num_leds[1]          0.796       -2.645
sb_translator_1.num_leds[0]          System        SB_DFFER     Q       cnt13_0              0.796       -2.634
sb_translator_1.num_leds_fast[1]     System        SB_DFFES     Q       num_leds_fast[1]     0.796       -2.603
sb_translator_1.cnt_leds[0]          System        SB_DFFER     Q       cnt_leds[0]          0.796       -2.555
sb_translator_1.num_leds[2]          System        SB_DFFER     Q       num_leds[2]          0.796       -2.552
sb_translator_1.cnt_leds[3]          System        SB_DFFER     Q       cnt_leds[3]          0.796       -2.476
sb_translator_1.num_leds[3]          System        SB_DFFER     Q       num_leds[3]          0.796       -2.352
sb_translator_1.cnt_leds[4]          System        SB_DFFER     Q       cnt_leds[4]          0.796       -2.276
===============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       15.179       -2.706
ws2812.data                                  System        SB_DFFE           D            data_5                        15.179       -1.607
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               15.179       -0.736
ws2812.rgb_counter[3]                        System        SB_DFFR           D            rgb_counter_5[3]              15.179       0.489 
spi_slave_1.miso_esr                         System        SB_DFFESR         D            miso_6                        15.179       0.826 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_11_RNID84E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_11_RNIE94E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_11_RNIFA4E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_11_RNIGB4E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_11_RNIHC4E5_0     15.097       1.496 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.885
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.706

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.cnt_leds[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[1]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt_leds[1]                                       Net          -        -       1.599     -           6         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I0       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.661     3.056       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.961       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.299       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.313       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.499       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.513       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.699       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.713       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.899       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.913       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.099       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.113       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.299       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.313       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.499       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.513       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.699       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.713       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.899       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.913       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.099       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.485       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.950       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.321       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.786       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.157      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.818      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.189      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.613      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.984      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.449      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.820      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.378      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.885      -         
================================================================================================================
Total path delay (propagation time + setup) of 18.040 is 6.662(36.9%) logic and 11.378(63.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.855
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.676

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.cnt_leds[2] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[2]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt_leds[2]                                       Net          -        -       1.599     -           5         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      I1       In      -         2.395       -         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      O        Out     0.589     2.984       -         
cnt_leds_RNI07L51[2]                              Net          -        -       0.905     -           2         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I0       In      -         3.889       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.380     4.269       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.283       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.469       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.483       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.669       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.683       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.869       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.883       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.069       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.083       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.269       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.283       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.469       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.483       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.669       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.683       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.869       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.883       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.069       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.455       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.920       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.291       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.756       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.127      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.788      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.159      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.583      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.954      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.419      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.790      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.348      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.855      -         
================================================================================================================
Total path delay (propagation time + setup) of 18.010 is 6.632(36.8%) logic and 11.378(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.824
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.645

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds[1]                       SB_DFFES     Q        Out     0.796     0.796       -         
num_leds[1]                                       Net          -        -       1.599     -           6         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      I2       In      -         2.395       -         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      O        Out     0.558     2.953       -         
cnt_leds_RNI07L51[2]                              Net          -        -       0.905     -           2         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I0       In      -         3.858       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.380     4.237       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.252       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.438       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.452       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.638       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.652       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.838       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.851       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.037       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.051       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.237       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.252       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.438       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.452       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.638       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.652       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.838       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.851       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.037       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.423       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.889       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.260       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.725       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.096      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.757      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.128      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.552      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.923      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.388      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.759      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.317      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.824      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.979 is 6.601(36.7%) logic and 11.378(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.813
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.634

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds[0] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds[0]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt13_0                                           Net          -        -       1.599     -           8         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I1       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.589     2.984       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.889       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.226       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.240       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.426       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.440       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.626       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.640       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.826       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.840       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.026       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.040       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.226       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.240       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.426       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.440       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.626       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.640       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.826       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.840       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.026       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.412       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.878       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.248       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.714       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.085      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.746      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.117      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.541      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.912      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.377      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.748      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.306      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.813      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.968 is 6.590(36.7%) logic and 11.378(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.782
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.603

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds_fast[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds_fast[1]                  SB_DFFES     Q        Out     0.796     0.796       -         
num_leds_fast[1]                                  Net          -        -       1.599     -           3         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I2       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.558     2.953       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.858       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.195       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.209       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.395       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.409       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.595       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.609       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.795       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.809       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     4.995       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.009       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.195       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.209       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.395       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.409       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.595       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.609       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.795       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.809       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     5.995       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.381       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.846       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.217       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.682       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.054      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.715      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.086      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.510      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.881      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.346      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.717      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.275      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.782      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.937 is 6.559(36.6%) logic and 11.378(63.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          11 uses
SB_DFFE         257 uses
SB_DFFER        100 uses
SB_DFFES        2 uses
SB_DFFESR       1 use
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         627 uses

I/O Register bits:                  0
Register bits not including I/Os:   420 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 627 (97%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 627 = 627 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 152MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Dec 03 19:12:00 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:12:09 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:12:09 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:12:09 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:12:09 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:12:10 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:12:10 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:12:11 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:12:11 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.01ns		 664 /       416
   2		0h:00m:01s		    -4.01ns		 642 /       416
   3		0h:00m:01s		    -2.86ns		 642 /       416
   4		0h:00m:01s		    -1.63ns		 643 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Replicating instance spi_slave_1.bitcnt_tx[0] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:02s		    -1.63ns		 645 /       420


   6		0h:00m:02s		    -1.46ns		 647 /       420
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":109:16:109:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_1_axbxc4_a0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.un1_cs_n_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":109:16:109:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_1_axbxc4_a0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.un1_cs_n_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Boundary register spi_slave_1.miso (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1411 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 152MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
1) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
2) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
3) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
4) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
5) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
6) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
7) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
8) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 152MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 450 clock pin(s) of sequential element(s)
0 instances converted, 450 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               450        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 152MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 152MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
1) instance ram_sel_ret_11_RNIKF4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_11_RNIKF4E5/I1
    instance   mux.ram_sel_ret_11_RNIKF4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIKF4E5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
2) instance ram_sel_ret_11_RNID84E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_11_RNID84E5/I1
    instance   mux.ram_sel_ret_11_RNID84E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNID84E5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
3) instance ram_sel_ret_11_RNIE94E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_11_RNIE94E5/I1
    instance   mux.ram_sel_ret_11_RNIE94E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIE94E5/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
4) instance ram_sel_ret_11_RNIFA4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_11_RNIFA4E5/I1
    instance   mux.ram_sel_ret_11_RNIFA4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIFA4E5/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
5) instance ram_sel_ret_11_RNIGB4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_11_RNIGB4E5/I1
    instance   mux.ram_sel_ret_11_RNIGB4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIGB4E5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
6) instance ram_sel_ret_11_RNIHC4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_11_RNIHC4E5/I1
    instance   mux.ram_sel_ret_11_RNIHC4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIHC4E5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
7) instance ram_sel_ret_11_RNIID4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_11_RNIID4E5/I1
    instance   mux.ram_sel_ret_11_RNIID4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIID4E5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
8) instance ram_sel_ret_11_RNIJE4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_11_RNIJE4E5/I1
    instance   mux.ram_sel_ret_11_RNIJE4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIJE4E5/O
    net        mux.mux_data_out[6]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:12:13 2021
#


Top view:               top
Requested Frequency:    65.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.706

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             65.2 MHz      55.4 MHz      15.334        18.040        -2.706     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  15.334      -2.706  |  No paths    -      |  15.334      11.690  |  15.334      5.963
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                Arrival           
Instance                             Reference     Type         Pin     Net                  Time        Slack 
                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[1]          System        SB_DFFER     Q       cnt_leds[1]          0.796       -2.706
sb_translator_1.cnt_leds[2]          System        SB_DFFER     Q       cnt_leds[2]          0.796       -2.676
sb_translator_1.num_leds[1]          System        SB_DFFES     Q       num_leds[1]          0.796       -2.645
sb_translator_1.num_leds[0]          System        SB_DFFER     Q       cnt13_0              0.796       -2.634
sb_translator_1.num_leds_fast[1]     System        SB_DFFES     Q       num_leds_fast[1]     0.796       -2.603
sb_translator_1.cnt_leds[0]          System        SB_DFFER     Q       cnt_leds[0]          0.796       -2.555
sb_translator_1.num_leds[2]          System        SB_DFFER     Q       num_leds[2]          0.796       -2.552
sb_translator_1.cnt_leds[3]          System        SB_DFFER     Q       cnt_leds[3]          0.796       -2.476
sb_translator_1.num_leds[3]          System        SB_DFFER     Q       num_leds[3]          0.796       -2.352
sb_translator_1.cnt_leds[4]          System        SB_DFFER     Q       cnt_leds[4]          0.796       -2.276
===============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       15.179       -2.706
ws2812.data                                  System        SB_DFFE           D            data_5                        15.179       -1.607
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               15.179       -0.736
ws2812.rgb_counter[3]                        System        SB_DFFR           D            rgb_counter_5[3]              15.179       0.489 
spi_slave_1.miso_esr                         System        SB_DFFESR         D            miso_6                        15.179       0.826 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_11_RNID84E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_11_RNIE94E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_11_RNIFA4E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_11_RNIGB4E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_11_RNIHC4E5_0     15.097       1.496 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.885
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.706

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.cnt_leds[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[1]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt_leds[1]                                       Net          -        -       1.599     -           6         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I0       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.661     3.056       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.961       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.299       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.313       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.499       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.513       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.699       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.713       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.899       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.913       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.099       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.113       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.299       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.313       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.499       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.513       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.699       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.713       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.899       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.913       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.099       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.485       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.950       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.321       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.786       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.157      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.818      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.189      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.613      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.984      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.449      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.820      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.378      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.885      -         
================================================================================================================
Total path delay (propagation time + setup) of 18.040 is 6.662(36.9%) logic and 11.378(63.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.855
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.676

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.cnt_leds[2] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[2]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt_leds[2]                                       Net          -        -       1.599     -           5         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      I1       In      -         2.395       -         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      O        Out     0.589     2.984       -         
cnt_leds_RNI07L51[2]                              Net          -        -       0.905     -           2         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I0       In      -         3.889       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.380     4.269       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.283       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.469       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.483       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.669       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.683       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.869       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.883       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.069       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.083       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.269       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.283       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.469       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.483       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.669       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.683       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.869       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.883       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.069       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.455       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.920       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.291       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.756       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.127      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.788      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.159      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.583      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.954      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.419      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.790      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.348      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.855      -         
================================================================================================================
Total path delay (propagation time + setup) of 18.010 is 6.632(36.8%) logic and 11.378(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.824
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.645

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds[1]                       SB_DFFES     Q        Out     0.796     0.796       -         
num_leds[1]                                       Net          -        -       1.599     -           6         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      I2       In      -         2.395       -         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      O        Out     0.558     2.953       -         
cnt_leds_RNI07L51[2]                              Net          -        -       0.905     -           2         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I0       In      -         3.858       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.380     4.237       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.252       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.438       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.452       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.638       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.652       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.838       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.851       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.037       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.051       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.237       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.252       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.438       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.452       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.638       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.652       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.838       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.851       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.037       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.423       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.889       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.260       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.725       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.096      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.757      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.128      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.552      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.923      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.388      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.759      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.317      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.824      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.979 is 6.601(36.7%) logic and 11.378(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.813
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.634

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds[0] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds[0]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt13_0                                           Net          -        -       1.599     -           8         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I1       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.589     2.984       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.889       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.226       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.240       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.426       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.440       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.626       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.640       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.826       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.840       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.026       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.040       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.226       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.240       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.426       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.440       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.626       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.640       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.826       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.840       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.026       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.412       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.878       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.248       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.714       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.085      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.746      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.117      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.541      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.912      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.377      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.748      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.306      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.813      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.968 is 6.590(36.7%) logic and 11.378(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.782
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.603

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds_fast[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds_fast[1]                  SB_DFFES     Q        Out     0.796     0.796       -         
num_leds_fast[1]                                  Net          -        -       1.599     -           3         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I2       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.558     2.953       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.858       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.195       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.209       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.395       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.409       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.595       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.609       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.795       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.809       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     4.995       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.009       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.195       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.209       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.395       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.409       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.595       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.609       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.795       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.809       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     5.995       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.381       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.846       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.217       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.682       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.054      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.715      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.086      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.510      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.881      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.346      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.717      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.275      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.782      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.937 is 6.559(36.6%) logic and 11.378(63.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          11 uses
SB_DFFE         257 uses
SB_DFFER        100 uses
SB_DFFES        2 uses
SB_DFFESR       1 use
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         627 uses

I/O Register bits:                  0
Register bits not including I/Os:   420 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 627 (97%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 627 = 627 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 152MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Dec 03 19:12:14 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:19:15 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Too many clocks (> 8) for set/reset analysis of data_out, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:19:16 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:19:16 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:19:16 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:19:17 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:19:18 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[47] because it is equivalent to instance mux.data_out_1[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[46] because it is equivalent to instance mux.data_out_1[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[45] because it is equivalent to instance mux.data_out_1[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[44] because it is equivalent to instance mux.data_out_1[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[43] because it is equivalent to instance mux.data_out_1[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[42] because it is equivalent to instance mux.data_out_1[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out_1[41] because it is equivalent to instance mux.data_out_1[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Sequential instance mux.data_out_1[40] is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[119].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:19:18 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:19:18 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 160MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 160MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 160MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 160MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 160MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 160MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 190MB peak: 193MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     2.35ns		 741 /       304
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[16] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_3_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_64_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m15_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[16] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_3_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_64_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m15_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1466 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 193MB)

Warning: Found 120 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
1) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I3
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
2) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I3
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
3) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I3
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
4) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I3
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
5) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I3
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
6) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I3
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[127]
7) instance mux.data_out_1_latch[127] (in view: work.top(verilog)), output net mux_data_out[127] (in view: work.top(verilog))
    net        mux_data_out[127]
    input  pin mux.data_out_1_latch[127]/I3
    instance   mux.data_out_1_latch[127] (cell SB_LUT4)
    output pin mux.data_out_1_latch[127]/O
    net        mux_data_out[127]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[126]
8) instance mux.data_out_1_latch[126] (in view: work.top(verilog)), output net mux_data_out[126] (in view: work.top(verilog))
    net        mux_data_out[126]
    input  pin mux.data_out_1_latch[126]/I3
    instance   mux.data_out_1_latch[126] (cell SB_LUT4)
    output pin mux.data_out_1_latch[126]/O
    net        mux_data_out[126]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[125]
9) instance mux.data_out_1_latch[125] (in view: work.top(verilog)), output net mux_data_out[125] (in view: work.top(verilog))
    net        mux_data_out[125]
    input  pin mux.data_out_1_latch[125]/I3
    instance   mux.data_out_1_latch[125] (cell SB_LUT4)
    output pin mux.data_out_1_latch[125]/O
    net        mux_data_out[125]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[124]
10) instance mux.data_out_1_latch[124] (in view: work.top(verilog)), output net mux_data_out[124] (in view: work.top(verilog))
    net        mux_data_out[124]
    input  pin mux.data_out_1_latch[124]/I3
    instance   mux.data_out_1_latch[124] (cell SB_LUT4)
    output pin mux.data_out_1_latch[124]/O
    net        mux_data_out[124]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[123]
11) instance mux.data_out_1_latch[123] (in view: work.top(verilog)), output net mux_data_out[123] (in view: work.top(verilog))
    net        mux_data_out[123]
    input  pin mux.data_out_1_latch[123]/I3
    instance   mux.data_out_1_latch[123] (cell SB_LUT4)
    output pin mux.data_out_1_latch[123]/O
    net        mux_data_out[123]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[122]
12) instance mux.data_out_1_latch[122] (in view: work.top(verilog)), output net mux_data_out[122] (in view: work.top(verilog))
    net        mux_data_out[122]
    input  pin mux.data_out_1_latch[122]/I3
    instance   mux.data_out_1_latch[122] (cell SB_LUT4)
    output pin mux.data_out_1_latch[122]/O
    net        mux_data_out[122]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[121]
13) instance mux.data_out_1_latch[121] (in view: work.top(verilog)), output net mux_data_out[121] (in view: work.top(verilog))
    net        mux_data_out[121]
    input  pin mux.data_out_1_latch[121]/I3
    instance   mux.data_out_1_latch[121] (cell SB_LUT4)
    output pin mux.data_out_1_latch[121]/O
    net        mux_data_out[121]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[120]
14) instance mux.data_out_1_latch[120] (in view: work.top(verilog)), output net mux_data_out[120] (in view: work.top(verilog))
    net        mux_data_out[120]
    input  pin mux.data_out_1_latch[120]/I3
    instance   mux.data_out_1_latch[120] (cell SB_LUT4)
    output pin mux.data_out_1_latch[120]/O
    net        mux_data_out[120]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[19]
15) instance mux.data_out_1_latch[19] (in view: work.top(verilog)), output net mux_data_out[19] (in view: work.top(verilog))
    net        mux_data_out[19]
    input  pin mux.data_out_1_latch[19]/I1
    instance   mux.data_out_1_latch[19] (cell SB_LUT4)
    output pin mux.data_out_1_latch[19]/O
    net        mux_data_out[19]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[18]
16) instance mux.data_out_1_latch[18] (in view: work.top(verilog)), output net mux_data_out[18] (in view: work.top(verilog))
    net        mux_data_out[18]
    input  pin mux.data_out_1_latch[18]/I1
    instance   mux.data_out_1_latch[18] (cell SB_LUT4)
    output pin mux.data_out_1_latch[18]/O
    net        mux_data_out[18]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[17]
17) instance mux.data_out_1_latch[17] (in view: work.top(verilog)), output net mux_data_out[17] (in view: work.top(verilog))
    net        mux_data_out[17]
    input  pin mux.data_out_1_latch[17]/I1
    instance   mux.data_out_1_latch[17] (cell SB_LUT4)
    output pin mux.data_out_1_latch[17]/O
    net        mux_data_out[17]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[16]
18) instance mux.data_out_1_latch[16] (in view: work.top(verilog)), output net mux_data_out[16] (in view: work.top(verilog))
    net        mux_data_out[16]
    input  pin mux.data_out_1_latch[16]/I1
    instance   mux.data_out_1_latch[16] (cell SB_LUT4)
    output pin mux.data_out_1_latch[16]/O
    net        mux_data_out[16]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[15]
19) instance mux.data_out_1_latch[15] (in view: work.top(verilog)), output net mux_data_out[15] (in view: work.top(verilog))
    net        mux_data_out[15]
    input  pin mux.data_out_1_latch[15]/I1
    instance   mux.data_out_1_latch[15] (cell SB_LUT4)
    output pin mux.data_out_1_latch[15]/O
    net        mux_data_out[15]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[14]
20) instance mux.data_out_1_latch[14] (in view: work.top(verilog)), output net mux_data_out[14] (in view: work.top(verilog))
    net        mux_data_out[14]
    input  pin mux.data_out_1_latch[14]/I1
    instance   mux.data_out_1_latch[14] (cell SB_LUT4)
    output pin mux.data_out_1_latch[14]/O
    net        mux_data_out[14]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[13]
21) instance mux.data_out_1_latch[13] (in view: work.top(verilog)), output net mux_data_out[13] (in view: work.top(verilog))
    net        mux_data_out[13]
    input  pin mux.data_out_1_latch[13]/I1
    instance   mux.data_out_1_latch[13] (cell SB_LUT4)
    output pin mux.data_out_1_latch[13]/O
    net        mux_data_out[13]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[12]
22) instance mux.data_out_1_latch[12] (in view: work.top(verilog)), output net mux_data_out[12] (in view: work.top(verilog))
    net        mux_data_out[12]
    input  pin mux.data_out_1_latch[12]/I1
    instance   mux.data_out_1_latch[12] (cell SB_LUT4)
    output pin mux.data_out_1_latch[12]/O
    net        mux_data_out[12]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[11]
23) instance mux.data_out_1_latch[11] (in view: work.top(verilog)), output net mux_data_out[11] (in view: work.top(verilog))
    net        mux_data_out[11]
    input  pin mux.data_out_1_latch[11]/I1
    instance   mux.data_out_1_latch[11] (cell SB_LUT4)
    output pin mux.data_out_1_latch[11]/O
    net        mux_data_out[11]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[10]
24) instance mux.data_out_1_latch[10] (in view: work.top(verilog)), output net mux_data_out[10] (in view: work.top(verilog))
    net        mux_data_out[10]
    input  pin mux.data_out_1_latch[10]/I1
    instance   mux.data_out_1_latch[10] (cell SB_LUT4)
    output pin mux.data_out_1_latch[10]/O
    net        mux_data_out[10]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[9]
25) instance mux.data_out_1_latch[9] (in view: work.top(verilog)), output net mux_data_out[9] (in view: work.top(verilog))
    net        mux_data_out[9]
    input  pin mux.data_out_1_latch[9]/I1
    instance   mux.data_out_1_latch[9] (cell SB_LUT4)
    output pin mux.data_out_1_latch[9]/O
    net        mux_data_out[9]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[8]
26) instance mux.data_out_1_latch[8] (in view: work.top(verilog)), output net mux_data_out[8] (in view: work.top(verilog))
    net        mux_data_out[8]
    input  pin mux.data_out_1_latch[8]/I1
    instance   mux.data_out_1_latch[8] (cell SB_LUT4)
    output pin mux.data_out_1_latch[8]/O
    net        mux_data_out[8]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
27) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I3
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
28) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I3
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[32]
29) instance mux.data_out_1_latch[32] (in view: work.top(verilog)), output net mux_data_out[32] (in view: work.top(verilog))
    net        mux_data_out[32]
    input  pin mux.data_out_1_latch[32]/I3
    instance   mux.data_out_1_latch[32] (cell SB_LUT4)
    output pin mux.data_out_1_latch[32]/O
    net        mux_data_out[32]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[31]
30) instance mux.data_out_1_latch[31] (in view: work.top(verilog)), output net mux_data_out[31] (in view: work.top(verilog))
    net        mux_data_out[31]
    input  pin mux.data_out_1_latch[31]/I1
    instance   mux.data_out_1_latch[31] (cell SB_LUT4)
    output pin mux.data_out_1_latch[31]/O
    net        mux_data_out[31]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[30]
31) instance mux.data_out_1_latch[30] (in view: work.top(verilog)), output net mux_data_out[30] (in view: work.top(verilog))
    net        mux_data_out[30]
    input  pin mux.data_out_1_latch[30]/I1
    instance   mux.data_out_1_latch[30] (cell SB_LUT4)
    output pin mux.data_out_1_latch[30]/O
    net        mux_data_out[30]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[29]
32) instance mux.data_out_1_latch[29] (in view: work.top(verilog)), output net mux_data_out[29] (in view: work.top(verilog))
    net        mux_data_out[29]
    input  pin mux.data_out_1_latch[29]/I1
    instance   mux.data_out_1_latch[29] (cell SB_LUT4)
    output pin mux.data_out_1_latch[29]/O
    net        mux_data_out[29]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[28]
33) instance mux.data_out_1_latch[28] (in view: work.top(verilog)), output net mux_data_out[28] (in view: work.top(verilog))
    net        mux_data_out[28]
    input  pin mux.data_out_1_latch[28]/I1
    instance   mux.data_out_1_latch[28] (cell SB_LUT4)
    output pin mux.data_out_1_latch[28]/O
    net        mux_data_out[28]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[27]
34) instance mux.data_out_1_latch[27] (in view: work.top(verilog)), output net mux_data_out[27] (in view: work.top(verilog))
    net        mux_data_out[27]
    input  pin mux.data_out_1_latch[27]/I1
    instance   mux.data_out_1_latch[27] (cell SB_LUT4)
    output pin mux.data_out_1_latch[27]/O
    net        mux_data_out[27]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[26]
35) instance mux.data_out_1_latch[26] (in view: work.top(verilog)), output net mux_data_out[26] (in view: work.top(verilog))
    net        mux_data_out[26]
    input  pin mux.data_out_1_latch[26]/I1
    instance   mux.data_out_1_latch[26] (cell SB_LUT4)
    output pin mux.data_out_1_latch[26]/O
    net        mux_data_out[26]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[25]
36) instance mux.data_out_1_latch[25] (in view: work.top(verilog)), output net mux_data_out[25] (in view: work.top(verilog))
    net        mux_data_out[25]
    input  pin mux.data_out_1_latch[25]/I1
    instance   mux.data_out_1_latch[25] (cell SB_LUT4)
    output pin mux.data_out_1_latch[25]/O
    net        mux_data_out[25]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[24]
37) instance mux.data_out_1_latch[24] (in view: work.top(verilog)), output net mux_data_out[24] (in view: work.top(verilog))
    net        mux_data_out[24]
    input  pin mux.data_out_1_latch[24]/I1
    instance   mux.data_out_1_latch[24] (cell SB_LUT4)
    output pin mux.data_out_1_latch[24]/O
    net        mux_data_out[24]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[23]
38) instance mux.data_out_1_latch[23] (in view: work.top(verilog)), output net mux_data_out[23] (in view: work.top(verilog))
    net        mux_data_out[23]
    input  pin mux.data_out_1_latch[23]/I1
    instance   mux.data_out_1_latch[23] (cell SB_LUT4)
    output pin mux.data_out_1_latch[23]/O
    net        mux_data_out[23]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[22]
39) instance mux.data_out_1_latch[22] (in view: work.top(verilog)), output net mux_data_out[22] (in view: work.top(verilog))
    net        mux_data_out[22]
    input  pin mux.data_out_1_latch[22]/I1
    instance   mux.data_out_1_latch[22] (cell SB_LUT4)
    output pin mux.data_out_1_latch[22]/O
    net        mux_data_out[22]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[21]
40) instance mux.data_out_1_latch[21] (in view: work.top(verilog)), output net mux_data_out[21] (in view: work.top(verilog))
    net        mux_data_out[21]
    input  pin mux.data_out_1_latch[21]/I1
    instance   mux.data_out_1_latch[21] (cell SB_LUT4)
    output pin mux.data_out_1_latch[21]/O
    net        mux_data_out[21]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[20]
41) instance mux.data_out_1_latch[20] (in view: work.top(verilog)), output net mux_data_out[20] (in view: work.top(verilog))
    net        mux_data_out[20]
    input  pin mux.data_out_1_latch[20]/I1
    instance   mux.data_out_1_latch[20] (cell SB_LUT4)
    output pin mux.data_out_1_latch[20]/O
    net        mux_data_out[20]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[54]
42) instance mux.data_out_1_latch[54] (in view: work.top(verilog)), output net mux_data_out[54] (in view: work.top(verilog))
    net        mux_data_out[54]
    input  pin mux.data_out_1_latch[54]/I1
    instance   mux.data_out_1_latch[54] (cell SB_LUT4)
    output pin mux.data_out_1_latch[54]/O
    net        mux_data_out[54]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[53]
43) instance mux.data_out_1_latch[53] (in view: work.top(verilog)), output net mux_data_out[53] (in view: work.top(verilog))
    net        mux_data_out[53]
    input  pin mux.data_out_1_latch[53]/I1
    instance   mux.data_out_1_latch[53] (cell SB_LUT4)
    output pin mux.data_out_1_latch[53]/O
    net        mux_data_out[53]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[52]
44) instance mux.data_out_1_latch[52] (in view: work.top(verilog)), output net mux_data_out[52] (in view: work.top(verilog))
    net        mux_data_out[52]
    input  pin mux.data_out_1_latch[52]/I1
    instance   mux.data_out_1_latch[52] (cell SB_LUT4)
    output pin mux.data_out_1_latch[52]/O
    net        mux_data_out[52]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[51]
45) instance mux.data_out_1_latch[51] (in view: work.top(verilog)), output net mux_data_out[51] (in view: work.top(verilog))
    net        mux_data_out[51]
    input  pin mux.data_out_1_latch[51]/I1
    instance   mux.data_out_1_latch[51] (cell SB_LUT4)
    output pin mux.data_out_1_latch[51]/O
    net        mux_data_out[51]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[50]
46) instance mux.data_out_1_latch[50] (in view: work.top(verilog)), output net mux_data_out[50] (in view: work.top(verilog))
    net        mux_data_out[50]
    input  pin mux.data_out_1_latch[50]/I1
    instance   mux.data_out_1_latch[50] (cell SB_LUT4)
    output pin mux.data_out_1_latch[50]/O
    net        mux_data_out[50]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[49]
47) instance mux.data_out_1_latch[49] (in view: work.top(verilog)), output net mux_data_out[49] (in view: work.top(verilog))
    net        mux_data_out[49]
    input  pin mux.data_out_1_latch[49]/I1
    instance   mux.data_out_1_latch[49] (cell SB_LUT4)
    output pin mux.data_out_1_latch[49]/O
    net        mux_data_out[49]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[48]
48) instance mux.data_out_1_latch[48] (in view: work.top(verilog)), output net mux_data_out[48] (in view: work.top(verilog))
    net        mux_data_out[48]
    input  pin mux.data_out_1_latch[48]/I1
    instance   mux.data_out_1_latch[48] (cell SB_LUT4)
    output pin mux.data_out_1_latch[48]/O
    net        mux_data_out[48]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[39]
49) instance mux.data_out_1_latch[39] (in view: work.top(verilog)), output net mux_data_out[39] (in view: work.top(verilog))
    net        mux_data_out[39]
    input  pin mux.data_out_1_latch[39]/I3
    instance   mux.data_out_1_latch[39] (cell SB_LUT4)
    output pin mux.data_out_1_latch[39]/O
    net        mux_data_out[39]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[38]
50) instance mux.data_out_1_latch[38] (in view: work.top(verilog)), output net mux_data_out[38] (in view: work.top(verilog))
    net        mux_data_out[38]
    input  pin mux.data_out_1_latch[38]/I3
    instance   mux.data_out_1_latch[38] (cell SB_LUT4)
    output pin mux.data_out_1_latch[38]/O
    net        mux_data_out[38]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[37]
51) instance mux.data_out_1_latch[37] (in view: work.top(verilog)), output net mux_data_out[37] (in view: work.top(verilog))
    net        mux_data_out[37]
    input  pin mux.data_out_1_latch[37]/I3
    instance   mux.data_out_1_latch[37] (cell SB_LUT4)
    output pin mux.data_out_1_latch[37]/O
    net        mux_data_out[37]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[36]
52) instance mux.data_out_1_latch[36] (in view: work.top(verilog)), output net mux_data_out[36] (in view: work.top(verilog))
    net        mux_data_out[36]
    input  pin mux.data_out_1_latch[36]/I3
    instance   mux.data_out_1_latch[36] (cell SB_LUT4)
    output pin mux.data_out_1_latch[36]/O
    net        mux_data_out[36]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[35]
53) instance mux.data_out_1_latch[35] (in view: work.top(verilog)), output net mux_data_out[35] (in view: work.top(verilog))
    net        mux_data_out[35]
    input  pin mux.data_out_1_latch[35]/I3
    instance   mux.data_out_1_latch[35] (cell SB_LUT4)
    output pin mux.data_out_1_latch[35]/O
    net        mux_data_out[35]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[34]
54) instance mux.data_out_1_latch[34] (in view: work.top(verilog)), output net mux_data_out[34] (in view: work.top(verilog))
    net        mux_data_out[34]
    input  pin mux.data_out_1_latch[34]/I3
    instance   mux.data_out_1_latch[34] (cell SB_LUT4)
    output pin mux.data_out_1_latch[34]/O
    net        mux_data_out[34]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[33]
55) instance mux.data_out_1_latch[33] (in view: work.top(verilog)), output net mux_data_out[33] (in view: work.top(verilog))
    net        mux_data_out[33]
    input  pin mux.data_out_1_latch[33]/I3
    instance   mux.data_out_1_latch[33] (cell SB_LUT4)
    output pin mux.data_out_1_latch[33]/O
    net        mux_data_out[33]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[67]
56) instance mux.data_out_1_latch[67] (in view: work.top(verilog)), output net mux_data_out[67] (in view: work.top(verilog))
    net        mux_data_out[67]
    input  pin mux.data_out_1_latch[67]/I3
    instance   mux.data_out_1_latch[67] (cell SB_LUT4)
    output pin mux.data_out_1_latch[67]/O
    net        mux_data_out[67]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[66]
57) instance mux.data_out_1_latch[66] (in view: work.top(verilog)), output net mux_data_out[66] (in view: work.top(verilog))
    net        mux_data_out[66]
    input  pin mux.data_out_1_latch[66]/I3
    instance   mux.data_out_1_latch[66] (cell SB_LUT4)
    output pin mux.data_out_1_latch[66]/O
    net        mux_data_out[66]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[65]
58) instance mux.data_out_1_latch[65] (in view: work.top(verilog)), output net mux_data_out[65] (in view: work.top(verilog))
    net        mux_data_out[65]
    input  pin mux.data_out_1_latch[65]/I3
    instance   mux.data_out_1_latch[65] (cell SB_LUT4)
    output pin mux.data_out_1_latch[65]/O
    net        mux_data_out[65]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[64]
59) instance mux.data_out_1_latch[64] (in view: work.top(verilog)), output net mux_data_out[64] (in view: work.top(verilog))
    net        mux_data_out[64]
    input  pin mux.data_out_1_latch[64]/I3
    instance   mux.data_out_1_latch[64] (cell SB_LUT4)
    output pin mux.data_out_1_latch[64]/O
    net        mux_data_out[64]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[63]
60) instance mux.data_out_1_latch[63] (in view: work.top(verilog)), output net mux_data_out[63] (in view: work.top(verilog))
    net        mux_data_out[63]
    input  pin mux.data_out_1_latch[63]/I1
    instance   mux.data_out_1_latch[63] (cell SB_LUT4)
    output pin mux.data_out_1_latch[63]/O
    net        mux_data_out[63]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[62]
61) instance mux.data_out_1_latch[62] (in view: work.top(verilog)), output net mux_data_out[62] (in view: work.top(verilog))
    net        mux_data_out[62]
    input  pin mux.data_out_1_latch[62]/I1
    instance   mux.data_out_1_latch[62] (cell SB_LUT4)
    output pin mux.data_out_1_latch[62]/O
    net        mux_data_out[62]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[61]
62) instance mux.data_out_1_latch[61] (in view: work.top(verilog)), output net mux_data_out[61] (in view: work.top(verilog))
    net        mux_data_out[61]
    input  pin mux.data_out_1_latch[61]/I1
    instance   mux.data_out_1_latch[61] (cell SB_LUT4)
    output pin mux.data_out_1_latch[61]/O
    net        mux_data_out[61]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[60]
63) instance mux.data_out_1_latch[60] (in view: work.top(verilog)), output net mux_data_out[60] (in view: work.top(verilog))
    net        mux_data_out[60]
    input  pin mux.data_out_1_latch[60]/I1
    instance   mux.data_out_1_latch[60] (cell SB_LUT4)
    output pin mux.data_out_1_latch[60]/O
    net        mux_data_out[60]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[59]
64) instance mux.data_out_1_latch[59] (in view: work.top(verilog)), output net mux_data_out[59] (in view: work.top(verilog))
    net        mux_data_out[59]
    input  pin mux.data_out_1_latch[59]/I1
    instance   mux.data_out_1_latch[59] (cell SB_LUT4)
    output pin mux.data_out_1_latch[59]/O
    net        mux_data_out[59]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[58]
65) instance mux.data_out_1_latch[58] (in view: work.top(verilog)), output net mux_data_out[58] (in view: work.top(verilog))
    net        mux_data_out[58]
    input  pin mux.data_out_1_latch[58]/I1
    instance   mux.data_out_1_latch[58] (cell SB_LUT4)
    output pin mux.data_out_1_latch[58]/O
    net        mux_data_out[58]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[57]
66) instance mux.data_out_1_latch[57] (in view: work.top(verilog)), output net mux_data_out[57] (in view: work.top(verilog))
    net        mux_data_out[57]
    input  pin mux.data_out_1_latch[57]/I1
    instance   mux.data_out_1_latch[57] (cell SB_LUT4)
    output pin mux.data_out_1_latch[57]/O
    net        mux_data_out[57]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[56]
67) instance mux.data_out_1_latch[56] (in view: work.top(verilog)), output net mux_data_out[56] (in view: work.top(verilog))
    net        mux_data_out[56]
    input  pin mux.data_out_1_latch[56]/I1
    instance   mux.data_out_1_latch[56] (cell SB_LUT4)
    output pin mux.data_out_1_latch[56]/O
    net        mux_data_out[56]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[55]
68) instance mux.data_out_1_latch[55] (in view: work.top(verilog)), output net mux_data_out[55] (in view: work.top(verilog))
    net        mux_data_out[55]
    input  pin mux.data_out_1_latch[55]/I1
    instance   mux.data_out_1_latch[55] (cell SB_LUT4)
    output pin mux.data_out_1_latch[55]/O
    net        mux_data_out[55]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[80]
69) instance mux.data_out_1_latch[80] (in view: work.top(verilog)), output net mux_data_out[80] (in view: work.top(verilog))
    net        mux_data_out[80]
    input  pin mux.data_out_1_latch[80]/I3
    instance   mux.data_out_1_latch[80] (cell SB_LUT4)
    output pin mux.data_out_1_latch[80]/O
    net        mux_data_out[80]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[79]
70) instance mux.data_out_1_latch[79] (in view: work.top(verilog)), output net mux_data_out[79] (in view: work.top(verilog))
    net        mux_data_out[79]
    input  pin mux.data_out_1_latch[79]/I3
    instance   mux.data_out_1_latch[79] (cell SB_LUT4)
    output pin mux.data_out_1_latch[79]/O
    net        mux_data_out[79]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[78]
71) instance mux.data_out_1_latch[78] (in view: work.top(verilog)), output net mux_data_out[78] (in view: work.top(verilog))
    net        mux_data_out[78]
    input  pin mux.data_out_1_latch[78]/I3
    instance   mux.data_out_1_latch[78] (cell SB_LUT4)
    output pin mux.data_out_1_latch[78]/O
    net        mux_data_out[78]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[77]
72) instance mux.data_out_1_latch[77] (in view: work.top(verilog)), output net mux_data_out[77] (in view: work.top(verilog))
    net        mux_data_out[77]
    input  pin mux.data_out_1_latch[77]/I3
    instance   mux.data_out_1_latch[77] (cell SB_LUT4)
    output pin mux.data_out_1_latch[77]/O
    net        mux_data_out[77]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[76]
73) instance mux.data_out_1_latch[76] (in view: work.top(verilog)), output net mux_data_out[76] (in view: work.top(verilog))
    net        mux_data_out[76]
    input  pin mux.data_out_1_latch[76]/I3
    instance   mux.data_out_1_latch[76] (cell SB_LUT4)
    output pin mux.data_out_1_latch[76]/O
    net        mux_data_out[76]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[75]
74) instance mux.data_out_1_latch[75] (in view: work.top(verilog)), output net mux_data_out[75] (in view: work.top(verilog))
    net        mux_data_out[75]
    input  pin mux.data_out_1_latch[75]/I3
    instance   mux.data_out_1_latch[75] (cell SB_LUT4)
    output pin mux.data_out_1_latch[75]/O
    net        mux_data_out[75]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[74]
75) instance mux.data_out_1_latch[74] (in view: work.top(verilog)), output net mux_data_out[74] (in view: work.top(verilog))
    net        mux_data_out[74]
    input  pin mux.data_out_1_latch[74]/I3
    instance   mux.data_out_1_latch[74] (cell SB_LUT4)
    output pin mux.data_out_1_latch[74]/O
    net        mux_data_out[74]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[73]
76) instance mux.data_out_1_latch[73] (in view: work.top(verilog)), output net mux_data_out[73] (in view: work.top(verilog))
    net        mux_data_out[73]
    input  pin mux.data_out_1_latch[73]/I3
    instance   mux.data_out_1_latch[73] (cell SB_LUT4)
    output pin mux.data_out_1_latch[73]/O
    net        mux_data_out[73]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[72]
77) instance mux.data_out_1_latch[72] (in view: work.top(verilog)), output net mux_data_out[72] (in view: work.top(verilog))
    net        mux_data_out[72]
    input  pin mux.data_out_1_latch[72]/I3
    instance   mux.data_out_1_latch[72] (cell SB_LUT4)
    output pin mux.data_out_1_latch[72]/O
    net        mux_data_out[72]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[71]
78) instance mux.data_out_1_latch[71] (in view: work.top(verilog)), output net mux_data_out[71] (in view: work.top(verilog))
    net        mux_data_out[71]
    input  pin mux.data_out_1_latch[71]/I3
    instance   mux.data_out_1_latch[71] (cell SB_LUT4)
    output pin mux.data_out_1_latch[71]/O
    net        mux_data_out[71]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[70]
79) instance mux.data_out_1_latch[70] (in view: work.top(verilog)), output net mux_data_out[70] (in view: work.top(verilog))
    net        mux_data_out[70]
    input  pin mux.data_out_1_latch[70]/I3
    instance   mux.data_out_1_latch[70] (cell SB_LUT4)
    output pin mux.data_out_1_latch[70]/O
    net        mux_data_out[70]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[69]
80) instance mux.data_out_1_latch[69] (in view: work.top(verilog)), output net mux_data_out[69] (in view: work.top(verilog))
    net        mux_data_out[69]
    input  pin mux.data_out_1_latch[69]/I3
    instance   mux.data_out_1_latch[69] (cell SB_LUT4)
    output pin mux.data_out_1_latch[69]/O
    net        mux_data_out[69]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[68]
81) instance mux.data_out_1_latch[68] (in view: work.top(verilog)), output net mux_data_out[68] (in view: work.top(verilog))
    net        mux_data_out[68]
    input  pin mux.data_out_1_latch[68]/I3
    instance   mux.data_out_1_latch[68] (cell SB_LUT4)
    output pin mux.data_out_1_latch[68]/O
    net        mux_data_out[68]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[94]
82) instance mux.data_out_1_latch[94] (in view: work.top(verilog)), output net mux_data_out[94] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[93]
83) instance mux.data_out_1_latch[93] (in view: work.top(verilog)), output net mux_data_out[93] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[92]
84) instance mux.data_out_1_latch[92] (in view: work.top(verilog)), output net mux_data_out[92] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[91]
85) instance mux.data_out_1_latch[91] (in view: work.top(verilog)), output net mux_data_out[91] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[90]
86) instance mux.data_out_1_latch[90] (in view: work.top(verilog)), output net mux_data_out[90] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[89]
87) instance mux.data_out_1_latch[89] (in view: work.top(verilog)), output net mux_data_out[89] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[88]
88) instance mux.data_out_1_latch[88] (in view: work.top(verilog)), output net mux_data_out[88] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[87]
89) instance mux.data_out_1_latch[87] (in view: work.top(verilog)), output net mux_data_out[87] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[86]
90) instance mux.data_out_1_latch[86] (in view: work.top(verilog)), output net mux_data_out[86] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[85]
91) instance mux.data_out_1_latch[85] (in view: work.top(verilog)), output net mux_data_out[85] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[84]
92) instance mux.data_out_1_latch[84] (in view: work.top(verilog)), output net mux_data_out[84] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[83]
93) instance mux.data_out_1_latch[83] (in view: work.top(verilog)), output net mux_data_out[83] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[82]
94) instance mux.data_out_1_latch[82] (in view: work.top(verilog)), output net mux_data_out[82] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[81]
95) instance mux.data_out_1_latch[81] (in view: work.top(verilog)), output net mux_data_out[81] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[107]
96) instance mux.data_out_1_latch[107] (in view: work.top(verilog)), output net mux_data_out[107] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[106]
97) instance mux.data_out_1_latch[106] (in view: work.top(verilog)), output net mux_data_out[106] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[105]
98) instance mux.data_out_1_latch[105] (in view: work.top(verilog)), output net mux_data_out[105] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[104]
99) instance mux.data_out_1_latch[104] (in view: work.top(verilog)), output net mux_data_out[104] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[103]
100) instance mux.data_out_1_latch[103] (in view: work.top(verilog)), output net mux_data_out[103] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[102]
101) instance mux.data_out_1_latch[102] (in view: work.top(verilog)), output net mux_data_out[102] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[101]
102) instance mux.data_out_1_latch[101] (in view: work.top(verilog)), output net mux_data_out[101] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[100]
103) instance mux.data_out_1_latch[100] (in view: work.top(verilog)), output net mux_data_out[100] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[99]
104) instance mux.data_out_1_latch[99] (in view: work.top(verilog)), output net mux_data_out[99] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[98]
105) instance mux.data_out_1_latch[98] (in view: work.top(verilog)), output net mux_data_out[98] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[97]
106) instance mux.data_out_1_latch[97] (in view: work.top(verilog)), output net mux_data_out[97] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[96]
107) instance mux.data_out_1_latch[96] (in view: work.top(verilog)), output net mux_data_out[96] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[95]
108) instance mux.data_out_1_latch[95] (in view: work.top(verilog)), output net mux_data_out[95] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[119]
109) instance mux.data_out_1_latch[119] (in view: work.top(verilog)), output net mux_data_out[119] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[118]
110) instance mux.data_out_1_latch[118] (in view: work.top(verilog)), output net mux_data_out[118] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[117]
111) instance mux.data_out_1_latch[117] (in view: work.top(verilog)), output net mux_data_out[117] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[116]
112) instance mux.data_out_1_latch[116] (in view: work.top(verilog)), output net mux_data_out[116] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[115]
113) instance mux.data_out_1_latch[115] (in view: work.top(verilog)), output net mux_data_out[115] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[114]
114) instance mux.data_out_1_latch[114] (in view: work.top(verilog)), output net mux_data_out[114] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[113]
115) instance mux.data_out_1_latch[113] (in view: work.top(verilog)), output net mux_data_out[113] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[112]
116) instance mux.data_out_1_latch[112] (in view: work.top(verilog)), output net mux_data_out[112] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[111]
117) instance mux.data_out_1_latch[111] (in view: work.top(verilog)), output net mux_data_out[111] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[110]
118) instance mux.data_out_1_latch[110] (in view: work.top(verilog)), output net mux_data_out[110] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[109]
119) instance mux.data_out_1_latch[109] (in view: work.top(verilog)), output net mux_data_out[109] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[108]
120) instance mux.data_out_1_latch[108] (in view: work.top(verilog)), output net mux_data_out[108] (in view: work.top(verilog))
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 193MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 334 clock pin(s) of sequential element(s)
0 instances converted, 334 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               334        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 162MB peak: 193MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 193MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 189MB peak: 193MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 193MB)

Warning: Found 120 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[108]
1) instance data_out_1_latch[108] (in view: work.mux_8x16(netlist)), output net mux_data_out[108] (in view: work.mux_8x16(netlist))
    net        mux.G_387
    input  pin mux.data_out_1_latch[108]/I3
    instance   mux.data_out_1_latch[108] (cell SB_LUT4)
    output pin mux.data_out_1_latch[108]/O
    net        mux.mux_data_out[108]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[109]
2) instance data_out_1_latch[109] (in view: work.mux_8x16(netlist)), output net mux_data_out[109] (in view: work.mux_8x16(netlist))
    net        mux.G_386
    input  pin mux.data_out_1_latch[109]/I3
    instance   mux.data_out_1_latch[109] (cell SB_LUT4)
    output pin mux.data_out_1_latch[109]/O
    net        mux.mux_data_out[109]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[110]
3) instance data_out_1_latch[110] (in view: work.mux_8x16(netlist)), output net mux_data_out[110] (in view: work.mux_8x16(netlist))
    net        mux.G_385
    input  pin mux.data_out_1_latch[110]/I3
    instance   mux.data_out_1_latch[110] (cell SB_LUT4)
    output pin mux.data_out_1_latch[110]/O
    net        mux.mux_data_out[110]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[111]
4) instance data_out_1_latch[111] (in view: work.mux_8x16(netlist)), output net mux_data_out[111] (in view: work.mux_8x16(netlist))
    net        mux.G_384
    input  pin mux.data_out_1_latch[111]/I3
    instance   mux.data_out_1_latch[111] (cell SB_LUT4)
    output pin mux.data_out_1_latch[111]/O
    net        mux.mux_data_out[111]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[95]
5) instance data_out_1_latch[95] (in view: work.mux_8x16(netlist)), output net mux_data_out[95] (in view: work.mux_8x16(netlist))
    net        mux.G_375
    input  pin mux.data_out_1_latch[95]/I3
    instance   mux.data_out_1_latch[95] (cell SB_LUT4)
    output pin mux.data_out_1_latch[95]/O
    net        mux.mux_data_out[95]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[104]
6) instance data_out_1_latch[104] (in view: work.mux_8x16(netlist)), output net mux_data_out[104] (in view: work.mux_8x16(netlist))
    net        mux.G_366
    input  pin mux.data_out_1_latch[104]/I3
    instance   mux.data_out_1_latch[104] (cell SB_LUT4)
    output pin mux.data_out_1_latch[104]/O
    net        mux.mux_data_out[104]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[105]
7) instance data_out_1_latch[105] (in view: work.mux_8x16(netlist)), output net mux_data_out[105] (in view: work.mux_8x16(netlist))
    net        mux.G_365
    input  pin mux.data_out_1_latch[105]/I3
    instance   mux.data_out_1_latch[105] (cell SB_LUT4)
    output pin mux.data_out_1_latch[105]/O
    net        mux.mux_data_out[105]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[106]
8) instance data_out_1_latch[106] (in view: work.mux_8x16(netlist)), output net mux_data_out[106] (in view: work.mux_8x16(netlist))
    net        mux.G_364
    input  pin mux.data_out_1_latch[106]/I3
    instance   mux.data_out_1_latch[106] (cell SB_LUT4)
    output pin mux.data_out_1_latch[106]/O
    net        mux.mux_data_out[106]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[107]
9) instance data_out_1_latch[107] (in view: work.mux_8x16(netlist)), output net mux_data_out[107] (in view: work.mux_8x16(netlist))
    net        mux.G_363
    input  pin mux.data_out_1_latch[107]/I3
    instance   mux.data_out_1_latch[107] (cell SB_LUT4)
    output pin mux.data_out_1_latch[107]/O
    net        mux.mux_data_out[107]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[81]
10) instance data_out_1_latch[81] (in view: work.mux_8x16(netlist)), output net mux_data_out[81] (in view: work.mux_8x16(netlist))
    net        mux.G_362
    input  pin mux.data_out_1_latch[81]/I3
    instance   mux.data_out_1_latch[81] (cell SB_LUT4)
    output pin mux.data_out_1_latch[81]/O
    net        mux.mux_data_out[81]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[82]
11) instance data_out_1_latch[82] (in view: work.mux_8x16(netlist)), output net mux_data_out[82] (in view: work.mux_8x16(netlist))
    net        mux.G_361
    input  pin mux.data_out_1_latch[82]/I3
    instance   mux.data_out_1_latch[82] (cell SB_LUT4)
    output pin mux.data_out_1_latch[82]/O
    net        mux.mux_data_out[82]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[83]
12) instance data_out_1_latch[83] (in view: work.mux_8x16(netlist)), output net mux_data_out[83] (in view: work.mux_8x16(netlist))
    net        mux.G_360
    input  pin mux.data_out_1_latch[83]/I3
    instance   mux.data_out_1_latch[83] (cell SB_LUT4)
    output pin mux.data_out_1_latch[83]/O
    net        mux.mux_data_out[83]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[84]
13) instance data_out_1_latch[84] (in view: work.mux_8x16(netlist)), output net mux_data_out[84] (in view: work.mux_8x16(netlist))
    net        mux.G_359
    input  pin mux.data_out_1_latch[84]/I3
    instance   mux.data_out_1_latch[84] (cell SB_LUT4)
    output pin mux.data_out_1_latch[84]/O
    net        mux.mux_data_out[84]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[85]
14) instance data_out_1_latch[85] (in view: work.mux_8x16(netlist)), output net mux_data_out[85] (in view: work.mux_8x16(netlist))
    net        mux.G_358
    input  pin mux.data_out_1_latch[85]/I3
    instance   mux.data_out_1_latch[85] (cell SB_LUT4)
    output pin mux.data_out_1_latch[85]/O
    net        mux.mux_data_out[85]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[86]
15) instance data_out_1_latch[86] (in view: work.mux_8x16(netlist)), output net mux_data_out[86] (in view: work.mux_8x16(netlist))
    net        mux.G_357
    input  pin mux.data_out_1_latch[86]/I3
    instance   mux.data_out_1_latch[86] (cell SB_LUT4)
    output pin mux.data_out_1_latch[86]/O
    net        mux.mux_data_out[86]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[87]
16) instance data_out_1_latch[87] (in view: work.mux_8x16(netlist)), output net mux_data_out[87] (in view: work.mux_8x16(netlist))
    net        mux.G_356
    input  pin mux.data_out_1_latch[87]/I3
    instance   mux.data_out_1_latch[87] (cell SB_LUT4)
    output pin mux.data_out_1_latch[87]/O
    net        mux.mux_data_out[87]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[88]
17) instance data_out_1_latch[88] (in view: work.mux_8x16(netlist)), output net mux_data_out[88] (in view: work.mux_8x16(netlist))
    net        mux.G_355
    input  pin mux.data_out_1_latch[88]/I3
    instance   mux.data_out_1_latch[88] (cell SB_LUT4)
    output pin mux.data_out_1_latch[88]/O
    net        mux.mux_data_out[88]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[89]
18) instance data_out_1_latch[89] (in view: work.mux_8x16(netlist)), output net mux_data_out[89] (in view: work.mux_8x16(netlist))
    net        mux.G_354
    input  pin mux.data_out_1_latch[89]/I3
    instance   mux.data_out_1_latch[89] (cell SB_LUT4)
    output pin mux.data_out_1_latch[89]/O
    net        mux.mux_data_out[89]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[90]
19) instance data_out_1_latch[90] (in view: work.mux_8x16(netlist)), output net mux_data_out[90] (in view: work.mux_8x16(netlist))
    net        mux.G_353
    input  pin mux.data_out_1_latch[90]/I3
    instance   mux.data_out_1_latch[90] (cell SB_LUT4)
    output pin mux.data_out_1_latch[90]/O
    net        mux.mux_data_out[90]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[91]
20) instance data_out_1_latch[91] (in view: work.mux_8x16(netlist)), output net mux_data_out[91] (in view: work.mux_8x16(netlist))
    net        mux.G_352
    input  pin mux.data_out_1_latch[91]/I3
    instance   mux.data_out_1_latch[91] (cell SB_LUT4)
    output pin mux.data_out_1_latch[91]/O
    net        mux.mux_data_out[91]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[92]
21) instance data_out_1_latch[92] (in view: work.mux_8x16(netlist)), output net mux_data_out[92] (in view: work.mux_8x16(netlist))
    net        mux.G_351
    input  pin mux.data_out_1_latch[92]/I3
    instance   mux.data_out_1_latch[92] (cell SB_LUT4)
    output pin mux.data_out_1_latch[92]/O
    net        mux.mux_data_out[92]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[93]
22) instance data_out_1_latch[93] (in view: work.mux_8x16(netlist)), output net mux_data_out[93] (in view: work.mux_8x16(netlist))
    net        mux.G_350
    input  pin mux.data_out_1_latch[93]/I3
    instance   mux.data_out_1_latch[93] (cell SB_LUT4)
    output pin mux.data_out_1_latch[93]/O
    net        mux.mux_data_out[93]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[94]
23) instance data_out_1_latch[94] (in view: work.mux_8x16(netlist)), output net mux_data_out[94] (in view: work.mux_8x16(netlist))
    net        mux.G_349
    input  pin mux.data_out_1_latch[94]/I3
    instance   mux.data_out_1_latch[94] (cell SB_LUT4)
    output pin mux.data_out_1_latch[94]/O
    net        mux.mux_data_out[94]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[68]
24) instance data_out_1_latch[68] (in view: work.mux_8x16(netlist)), output net mux_data_out[68] (in view: work.mux_8x16(netlist))
    net        mux.G_348
    input  pin mux.data_out_1_latch[68]/I3
    instance   mux.data_out_1_latch[68] (cell SB_LUT4)
    output pin mux.data_out_1_latch[68]/O
    net        mux.mux_data_out[68]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[69]
25) instance data_out_1_latch[69] (in view: work.mux_8x16(netlist)), output net mux_data_out[69] (in view: work.mux_8x16(netlist))
    net        mux.G_347
    input  pin mux.data_out_1_latch[69]/I3
    instance   mux.data_out_1_latch[69] (cell SB_LUT4)
    output pin mux.data_out_1_latch[69]/O
    net        mux.mux_data_out[69]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[70]
26) instance data_out_1_latch[70] (in view: work.mux_8x16(netlist)), output net mux_data_out[70] (in view: work.mux_8x16(netlist))
    net        mux.G_346
    input  pin mux.data_out_1_latch[70]/I3
    instance   mux.data_out_1_latch[70] (cell SB_LUT4)
    output pin mux.data_out_1_latch[70]/O
    net        mux.mux_data_out[70]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[71]
27) instance data_out_1_latch[71] (in view: work.mux_8x16(netlist)), output net mux_data_out[71] (in view: work.mux_8x16(netlist))
    net        mux.G_345
    input  pin mux.data_out_1_latch[71]/I3
    instance   mux.data_out_1_latch[71] (cell SB_LUT4)
    output pin mux.data_out_1_latch[71]/O
    net        mux.mux_data_out[71]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[72]
28) instance data_out_1_latch[72] (in view: work.mux_8x16(netlist)), output net mux_data_out[72] (in view: work.mux_8x16(netlist))
    net        mux.G_344
    input  pin mux.data_out_1_latch[72]/I3
    instance   mux.data_out_1_latch[72] (cell SB_LUT4)
    output pin mux.data_out_1_latch[72]/O
    net        mux.mux_data_out[72]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[73]
29) instance data_out_1_latch[73] (in view: work.mux_8x16(netlist)), output net mux_data_out[73] (in view: work.mux_8x16(netlist))
    net        mux.G_343
    input  pin mux.data_out_1_latch[73]/I3
    instance   mux.data_out_1_latch[73] (cell SB_LUT4)
    output pin mux.data_out_1_latch[73]/O
    net        mux.mux_data_out[73]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[74]
30) instance data_out_1_latch[74] (in view: work.mux_8x16(netlist)), output net mux_data_out[74] (in view: work.mux_8x16(netlist))
    net        mux.G_342
    input  pin mux.data_out_1_latch[74]/I3
    instance   mux.data_out_1_latch[74] (cell SB_LUT4)
    output pin mux.data_out_1_latch[74]/O
    net        mux.mux_data_out[74]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[75]
31) instance data_out_1_latch[75] (in view: work.mux_8x16(netlist)), output net mux_data_out[75] (in view: work.mux_8x16(netlist))
    net        mux.G_341
    input  pin mux.data_out_1_latch[75]/I3
    instance   mux.data_out_1_latch[75] (cell SB_LUT4)
    output pin mux.data_out_1_latch[75]/O
    net        mux.mux_data_out[75]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[76]
32) instance data_out_1_latch[76] (in view: work.mux_8x16(netlist)), output net mux_data_out[76] (in view: work.mux_8x16(netlist))
    net        mux.G_340
    input  pin mux.data_out_1_latch[76]/I3
    instance   mux.data_out_1_latch[76] (cell SB_LUT4)
    output pin mux.data_out_1_latch[76]/O
    net        mux.mux_data_out[76]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[77]
33) instance data_out_1_latch[77] (in view: work.mux_8x16(netlist)), output net mux_data_out[77] (in view: work.mux_8x16(netlist))
    net        mux.G_339
    input  pin mux.data_out_1_latch[77]/I3
    instance   mux.data_out_1_latch[77] (cell SB_LUT4)
    output pin mux.data_out_1_latch[77]/O
    net        mux.mux_data_out[77]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[78]
34) instance data_out_1_latch[78] (in view: work.mux_8x16(netlist)), output net mux_data_out[78] (in view: work.mux_8x16(netlist))
    net        mux.G_338
    input  pin mux.data_out_1_latch[78]/I3
    instance   mux.data_out_1_latch[78] (cell SB_LUT4)
    output pin mux.data_out_1_latch[78]/O
    net        mux.mux_data_out[78]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[79]
35) instance data_out_1_latch[79] (in view: work.mux_8x16(netlist)), output net mux_data_out[79] (in view: work.mux_8x16(netlist))
    net        mux.G_337
    input  pin mux.data_out_1_latch[79]/I3
    instance   mux.data_out_1_latch[79] (cell SB_LUT4)
    output pin mux.data_out_1_latch[79]/O
    net        mux.mux_data_out[79]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[80]
36) instance data_out_1_latch[80] (in view: work.mux_8x16(netlist)), output net mux_data_out[80] (in view: work.mux_8x16(netlist))
    net        mux.G_336
    input  pin mux.data_out_1_latch[80]/I3
    instance   mux.data_out_1_latch[80] (cell SB_LUT4)
    output pin mux.data_out_1_latch[80]/O
    net        mux.mux_data_out[80]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[64]
37) instance data_out_1_latch[64] (in view: work.mux_8x16(netlist)), output net mux_data_out[64] (in view: work.mux_8x16(netlist))
    net        mux.G_326
    input  pin mux.data_out_1_latch[64]/I3
    instance   mux.data_out_1_latch[64] (cell SB_LUT4)
    output pin mux.data_out_1_latch[64]/O
    net        mux.mux_data_out[64]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[65]
38) instance data_out_1_latch[65] (in view: work.mux_8x16(netlist)), output net mux_data_out[65] (in view: work.mux_8x16(netlist))
    net        mux.G_325
    input  pin mux.data_out_1_latch[65]/I3
    instance   mux.data_out_1_latch[65] (cell SB_LUT4)
    output pin mux.data_out_1_latch[65]/O
    net        mux.mux_data_out[65]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[66]
39) instance data_out_1_latch[66] (in view: work.mux_8x16(netlist)), output net mux_data_out[66] (in view: work.mux_8x16(netlist))
    net        mux.G_324
    input  pin mux.data_out_1_latch[66]/I3
    instance   mux.data_out_1_latch[66] (cell SB_LUT4)
    output pin mux.data_out_1_latch[66]/O
    net        mux.mux_data_out[66]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[67]
40) instance data_out_1_latch[67] (in view: work.mux_8x16(netlist)), output net mux_data_out[67] (in view: work.mux_8x16(netlist))
    net        mux.G_323
    input  pin mux.data_out_1_latch[67]/I3
    instance   mux.data_out_1_latch[67] (cell SB_LUT4)
    output pin mux.data_out_1_latch[67]/O
    net        mux.mux_data_out[67]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[33]
41) instance data_out_1_latch[33] (in view: work.mux_8x16(netlist)), output net mux_data_out[33] (in view: work.mux_8x16(netlist))
    net        mux.G_322
    input  pin mux.data_out_1_latch[33]/I3
    instance   mux.data_out_1_latch[33] (cell SB_LUT4)
    output pin mux.data_out_1_latch[33]/O
    net        mux.mux_data_out[33]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[34]
42) instance data_out_1_latch[34] (in view: work.mux_8x16(netlist)), output net mux_data_out[34] (in view: work.mux_8x16(netlist))
    net        mux.G_321
    input  pin mux.data_out_1_latch[34]/I3
    instance   mux.data_out_1_latch[34] (cell SB_LUT4)
    output pin mux.data_out_1_latch[34]/O
    net        mux.mux_data_out[34]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[35]
43) instance data_out_1_latch[35] (in view: work.mux_8x16(netlist)), output net mux_data_out[35] (in view: work.mux_8x16(netlist))
    net        mux.G_320
    input  pin mux.data_out_1_latch[35]/I3
    instance   mux.data_out_1_latch[35] (cell SB_LUT4)
    output pin mux.data_out_1_latch[35]/O
    net        mux.mux_data_out[35]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[36]
44) instance data_out_1_latch[36] (in view: work.mux_8x16(netlist)), output net mux_data_out[36] (in view: work.mux_8x16(netlist))
    net        mux.G_319
    input  pin mux.data_out_1_latch[36]/I3
    instance   mux.data_out_1_latch[36] (cell SB_LUT4)
    output pin mux.data_out_1_latch[36]/O
    net        mux.mux_data_out[36]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[37]
45) instance data_out_1_latch[37] (in view: work.mux_8x16(netlist)), output net mux_data_out[37] (in view: work.mux_8x16(netlist))
    net        mux.G_318
    input  pin mux.data_out_1_latch[37]/I3
    instance   mux.data_out_1_latch[37] (cell SB_LUT4)
    output pin mux.data_out_1_latch[37]/O
    net        mux.mux_data_out[37]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[38]
46) instance data_out_1_latch[38] (in view: work.mux_8x16(netlist)), output net mux_data_out[38] (in view: work.mux_8x16(netlist))
    net        mux.G_317
    input  pin mux.data_out_1_latch[38]/I3
    instance   mux.data_out_1_latch[38] (cell SB_LUT4)
    output pin mux.data_out_1_latch[38]/O
    net        mux.mux_data_out[38]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[39]
47) instance data_out_1_latch[39] (in view: work.mux_8x16(netlist)), output net mux_data_out[39] (in view: work.mux_8x16(netlist))
    net        mux.G_316
    input  pin mux.data_out_1_latch[39]/I3
    instance   mux.data_out_1_latch[39] (cell SB_LUT4)
    output pin mux.data_out_1_latch[39]/O
    net        mux.mux_data_out[39]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[32]
48) instance data_out_1_latch[32] (in view: work.mux_8x16(netlist)), output net mux_data_out[32] (in view: work.mux_8x16(netlist))
    net        mux.G_296
    input  pin mux.data_out_1_latch[32]/I3
    instance   mux.data_out_1_latch[32] (cell SB_LUT4)
    output pin mux.data_out_1_latch[32]/O
    net        mux.mux_data_out[32]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
49) instance data_out_1_latch[6] (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.G_295
    input  pin mux.data_out_1_latch[6]/I3
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
50) instance data_out_1_latch[7] (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.G_294
    input  pin mux.data_out_1_latch[7]/I3
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[120]
51) instance data_out_1_latch[120] (in view: work.mux_8x16(netlist)), output net mux_data_out[120] (in view: work.mux_8x16(netlist))
    net        mux.G_281
    input  pin mux.data_out_1_latch[120]/I3
    instance   mux.data_out_1_latch[120] (cell SB_LUT4)
    output pin mux.data_out_1_latch[120]/O
    net        mux.mux_data_out[120]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[121]
52) instance data_out_1_latch[121] (in view: work.mux_8x16(netlist)), output net mux_data_out[121] (in view: work.mux_8x16(netlist))
    net        mux.G_280
    input  pin mux.data_out_1_latch[121]/I3
    instance   mux.data_out_1_latch[121] (cell SB_LUT4)
    output pin mux.data_out_1_latch[121]/O
    net        mux.mux_data_out[121]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[122]
53) instance data_out_1_latch[122] (in view: work.mux_8x16(netlist)), output net mux_data_out[122] (in view: work.mux_8x16(netlist))
    net        mux.G_279
    input  pin mux.data_out_1_latch[122]/I3
    instance   mux.data_out_1_latch[122] (cell SB_LUT4)
    output pin mux.data_out_1_latch[122]/O
    net        mux.mux_data_out[122]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[123]
54) instance data_out_1_latch[123] (in view: work.mux_8x16(netlist)), output net mux_data_out[123] (in view: work.mux_8x16(netlist))
    net        mux.G_278
    input  pin mux.data_out_1_latch[123]/I3
    instance   mux.data_out_1_latch[123] (cell SB_LUT4)
    output pin mux.data_out_1_latch[123]/O
    net        mux.mux_data_out[123]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[124]
55) instance data_out_1_latch[124] (in view: work.mux_8x16(netlist)), output net mux_data_out[124] (in view: work.mux_8x16(netlist))
    net        mux.G_277
    input  pin mux.data_out_1_latch[124]/I3
    instance   mux.data_out_1_latch[124] (cell SB_LUT4)
    output pin mux.data_out_1_latch[124]/O
    net        mux.mux_data_out[124]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[125]
56) instance data_out_1_latch[125] (in view: work.mux_8x16(netlist)), output net mux_data_out[125] (in view: work.mux_8x16(netlist))
    net        mux.G_276
    input  pin mux.data_out_1_latch[125]/I3
    instance   mux.data_out_1_latch[125] (cell SB_LUT4)
    output pin mux.data_out_1_latch[125]/O
    net        mux.mux_data_out[125]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[126]
57) instance data_out_1_latch[126] (in view: work.mux_8x16(netlist)), output net mux_data_out[126] (in view: work.mux_8x16(netlist))
    net        mux.G_275
    input  pin mux.data_out_1_latch[126]/I3
    instance   mux.data_out_1_latch[126] (cell SB_LUT4)
    output pin mux.data_out_1_latch[126]/O
    net        mux.mux_data_out[126]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[127]
58) instance data_out_1_latch[127] (in view: work.mux_8x16(netlist)), output net mux_data_out[127] (in view: work.mux_8x16(netlist))
    net        mux.G_274
    input  pin mux.data_out_1_latch[127]/I3
    instance   mux.data_out_1_latch[127] (cell SB_LUT4)
    output pin mux.data_out_1_latch[127]/O
    net        mux.mux_data_out[127]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
59) instance data_out_1_latch[0] (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.G_273
    input  pin mux.data_out_1_latch[0]/I3
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
60) instance data_out_1_latch[1] (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.G_272
    input  pin mux.data_out_1_latch[1]/I3
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
61) instance data_out_1_latch[2] (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.G_271
    input  pin mux.data_out_1_latch[2]/I3
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
62) instance data_out_1_latch[3] (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.G_270
    input  pin mux.data_out_1_latch[3]/I3
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
63) instance data_out_1_latch[4] (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.G_269
    input  pin mux.data_out_1_latch[4]/I3
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
64) instance data_out_1_latch[5] (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.G_268
    input  pin mux.data_out_1_latch[5]/I3
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[19]
65) instance data_out_1_latch[19] (in view: work.mux_8x16(netlist)), output net mux_data_out[19] (in view: work.mux_8x16(netlist))
    net        mux.G_282
    input  pin mux.data_out_1_latch[19]/I1
    instance   mux.data_out_1_latch[19] (cell SB_LUT4)
    output pin mux.data_out_1_latch[19]/O
    net        mux.mux_data_out[19]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[18]
66) instance data_out_1_latch[18] (in view: work.mux_8x16(netlist)), output net mux_data_out[18] (in view: work.mux_8x16(netlist))
    net        mux.G_283
    input  pin mux.data_out_1_latch[18]/I1
    instance   mux.data_out_1_latch[18] (cell SB_LUT4)
    output pin mux.data_out_1_latch[18]/O
    net        mux.mux_data_out[18]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[17]
67) instance data_out_1_latch[17] (in view: work.mux_8x16(netlist)), output net mux_data_out[17] (in view: work.mux_8x16(netlist))
    net        mux.G_284
    input  pin mux.data_out_1_latch[17]/I1
    instance   mux.data_out_1_latch[17] (cell SB_LUT4)
    output pin mux.data_out_1_latch[17]/O
    net        mux.mux_data_out[17]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[16]
68) instance data_out_1_latch[16] (in view: work.mux_8x16(netlist)), output net mux_data_out[16] (in view: work.mux_8x16(netlist))
    net        mux.G_285
    input  pin mux.data_out_1_latch[16]/I1
    instance   mux.data_out_1_latch[16] (cell SB_LUT4)
    output pin mux.data_out_1_latch[16]/O
    net        mux.mux_data_out[16]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[15]
69) instance data_out_1_latch[15] (in view: work.mux_8x16(netlist)), output net mux_data_out[15] (in view: work.mux_8x16(netlist))
    net        mux.G_286
    input  pin mux.data_out_1_latch[15]/I1
    instance   mux.data_out_1_latch[15] (cell SB_LUT4)
    output pin mux.data_out_1_latch[15]/O
    net        mux.mux_data_out[15]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[14]
70) instance data_out_1_latch[14] (in view: work.mux_8x16(netlist)), output net mux_data_out[14] (in view: work.mux_8x16(netlist))
    net        mux.G_287
    input  pin mux.data_out_1_latch[14]/I1
    instance   mux.data_out_1_latch[14] (cell SB_LUT4)
    output pin mux.data_out_1_latch[14]/O
    net        mux.mux_data_out[14]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[13]
71) instance data_out_1_latch[13] (in view: work.mux_8x16(netlist)), output net mux_data_out[13] (in view: work.mux_8x16(netlist))
    net        mux.G_288
    input  pin mux.data_out_1_latch[13]/I1
    instance   mux.data_out_1_latch[13] (cell SB_LUT4)
    output pin mux.data_out_1_latch[13]/O
    net        mux.mux_data_out[13]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[12]
72) instance data_out_1_latch[12] (in view: work.mux_8x16(netlist)), output net mux_data_out[12] (in view: work.mux_8x16(netlist))
    net        mux.G_289
    input  pin mux.data_out_1_latch[12]/I1
    instance   mux.data_out_1_latch[12] (cell SB_LUT4)
    output pin mux.data_out_1_latch[12]/O
    net        mux.mux_data_out[12]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[11]
73) instance data_out_1_latch[11] (in view: work.mux_8x16(netlist)), output net mux_data_out[11] (in view: work.mux_8x16(netlist))
    net        mux.G_290
    input  pin mux.data_out_1_latch[11]/I1
    instance   mux.data_out_1_latch[11] (cell SB_LUT4)
    output pin mux.data_out_1_latch[11]/O
    net        mux.mux_data_out[11]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[10]
74) instance data_out_1_latch[10] (in view: work.mux_8x16(netlist)), output net mux_data_out[10] (in view: work.mux_8x16(netlist))
    net        mux.G_291
    input  pin mux.data_out_1_latch[10]/I1
    instance   mux.data_out_1_latch[10] (cell SB_LUT4)
    output pin mux.data_out_1_latch[10]/O
    net        mux.mux_data_out[10]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[9]
75) instance data_out_1_latch[9] (in view: work.mux_8x16(netlist)), output net mux_data_out[9] (in view: work.mux_8x16(netlist))
    net        mux.G_292
    input  pin mux.data_out_1_latch[9]/I1
    instance   mux.data_out_1_latch[9] (cell SB_LUT4)
    output pin mux.data_out_1_latch[9]/O
    net        mux.mux_data_out[9]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[8]
76) instance data_out_1_latch[8] (in view: work.mux_8x16(netlist)), output net mux_data_out[8] (in view: work.mux_8x16(netlist))
    net        mux.G_293
    input  pin mux.data_out_1_latch[8]/I1
    instance   mux.data_out_1_latch[8] (cell SB_LUT4)
    output pin mux.data_out_1_latch[8]/O
    net        mux.mux_data_out[8]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[31]
77) instance data_out_1_latch[31] (in view: work.mux_8x16(netlist)), output net mux_data_out[31] (in view: work.mux_8x16(netlist))
    net        mux.G_297
    input  pin mux.data_out_1_latch[31]/I1
    instance   mux.data_out_1_latch[31] (cell SB_LUT4)
    output pin mux.data_out_1_latch[31]/O
    net        mux.mux_data_out[31]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[30]
78) instance data_out_1_latch[30] (in view: work.mux_8x16(netlist)), output net mux_data_out[30] (in view: work.mux_8x16(netlist))
    net        mux.G_298
    input  pin mux.data_out_1_latch[30]/I1
    instance   mux.data_out_1_latch[30] (cell SB_LUT4)
    output pin mux.data_out_1_latch[30]/O
    net        mux.mux_data_out[30]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[29]
79) instance data_out_1_latch[29] (in view: work.mux_8x16(netlist)), output net mux_data_out[29] (in view: work.mux_8x16(netlist))
    net        mux.G_299
    input  pin mux.data_out_1_latch[29]/I1
    instance   mux.data_out_1_latch[29] (cell SB_LUT4)
    output pin mux.data_out_1_latch[29]/O
    net        mux.mux_data_out[29]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[28]
80) instance data_out_1_latch[28] (in view: work.mux_8x16(netlist)), output net mux_data_out[28] (in view: work.mux_8x16(netlist))
    net        mux.G_300
    input  pin mux.data_out_1_latch[28]/I1
    instance   mux.data_out_1_latch[28] (cell SB_LUT4)
    output pin mux.data_out_1_latch[28]/O
    net        mux.mux_data_out[28]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[27]
81) instance data_out_1_latch[27] (in view: work.mux_8x16(netlist)), output net mux_data_out[27] (in view: work.mux_8x16(netlist))
    net        mux.G_301
    input  pin mux.data_out_1_latch[27]/I1
    instance   mux.data_out_1_latch[27] (cell SB_LUT4)
    output pin mux.data_out_1_latch[27]/O
    net        mux.mux_data_out[27]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[26]
82) instance data_out_1_latch[26] (in view: work.mux_8x16(netlist)), output net mux_data_out[26] (in view: work.mux_8x16(netlist))
    net        mux.G_302
    input  pin mux.data_out_1_latch[26]/I1
    instance   mux.data_out_1_latch[26] (cell SB_LUT4)
    output pin mux.data_out_1_latch[26]/O
    net        mux.mux_data_out[26]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[25]
83) instance data_out_1_latch[25] (in view: work.mux_8x16(netlist)), output net mux_data_out[25] (in view: work.mux_8x16(netlist))
    net        mux.G_303
    input  pin mux.data_out_1_latch[25]/I1
    instance   mux.data_out_1_latch[25] (cell SB_LUT4)
    output pin mux.data_out_1_latch[25]/O
    net        mux.mux_data_out[25]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[24]
84) instance data_out_1_latch[24] (in view: work.mux_8x16(netlist)), output net mux_data_out[24] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[23]
85) instance data_out_1_latch[23] (in view: work.mux_8x16(netlist)), output net mux_data_out[23] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[22]
86) instance data_out_1_latch[22] (in view: work.mux_8x16(netlist)), output net mux_data_out[22] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[21]
87) instance data_out_1_latch[21] (in view: work.mux_8x16(netlist)), output net mux_data_out[21] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[20]
88) instance data_out_1_latch[20] (in view: work.mux_8x16(netlist)), output net mux_data_out[20] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[54]
89) instance data_out_1_latch[54] (in view: work.mux_8x16(netlist)), output net mux_data_out[54] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[53]
90) instance data_out_1_latch[53] (in view: work.mux_8x16(netlist)), output net mux_data_out[53] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[52]
91) instance data_out_1_latch[52] (in view: work.mux_8x16(netlist)), output net mux_data_out[52] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[51]
92) instance data_out_1_latch[51] (in view: work.mux_8x16(netlist)), output net mux_data_out[51] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[50]
93) instance data_out_1_latch[50] (in view: work.mux_8x16(netlist)), output net mux_data_out[50] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[49]
94) instance data_out_1_latch[49] (in view: work.mux_8x16(netlist)), output net mux_data_out[49] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[48]
95) instance data_out_1_latch[48] (in view: work.mux_8x16(netlist)), output net mux_data_out[48] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[63]
96) instance data_out_1_latch[63] (in view: work.mux_8x16(netlist)), output net mux_data_out[63] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[62]
97) instance data_out_1_latch[62] (in view: work.mux_8x16(netlist)), output net mux_data_out[62] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[61]
98) instance data_out_1_latch[61] (in view: work.mux_8x16(netlist)), output net mux_data_out[61] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[60]
99) instance data_out_1_latch[60] (in view: work.mux_8x16(netlist)), output net mux_data_out[60] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[59]
100) instance data_out_1_latch[59] (in view: work.mux_8x16(netlist)), output net mux_data_out[59] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[58]
101) instance data_out_1_latch[58] (in view: work.mux_8x16(netlist)), output net mux_data_out[58] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[57]
102) instance data_out_1_latch[57] (in view: work.mux_8x16(netlist)), output net mux_data_out[57] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[56]
103) instance data_out_1_latch[56] (in view: work.mux_8x16(netlist)), output net mux_data_out[56] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[55]
104) instance data_out_1_latch[55] (in view: work.mux_8x16(netlist)), output net mux_data_out[55] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[103]
105) instance data_out_1_latch[103] (in view: work.mux_8x16(netlist)), output net mux_data_out[103] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[102]
106) instance data_out_1_latch[102] (in view: work.mux_8x16(netlist)), output net mux_data_out[102] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[101]
107) instance data_out_1_latch[101] (in view: work.mux_8x16(netlist)), output net mux_data_out[101] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[100]
108) instance data_out_1_latch[100] (in view: work.mux_8x16(netlist)), output net mux_data_out[100] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[99]
109) instance data_out_1_latch[99] (in view: work.mux_8x16(netlist)), output net mux_data_out[99] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[98]
110) instance data_out_1_latch[98] (in view: work.mux_8x16(netlist)), output net mux_data_out[98] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[97]
111) instance data_out_1_latch[97] (in view: work.mux_8x16(netlist)), output net mux_data_out[97] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[96]
112) instance data_out_1_latch[96] (in view: work.mux_8x16(netlist)), output net mux_data_out[96] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[119]
113) instance data_out_1_latch[119] (in view: work.mux_8x16(netlist)), output net mux_data_out[119] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[118]
114) instance data_out_1_latch[118] (in view: work.mux_8x16(netlist)), output net mux_data_out[118] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[117]
115) instance data_out_1_latch[117] (in view: work.mux_8x16(netlist)), output net mux_data_out[117] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[116]
116) instance data_out_1_latch[116] (in view: work.mux_8x16(netlist)), output net mux_data_out[116] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[115]
117) instance data_out_1_latch[115] (in view: work.mux_8x16(netlist)), output net mux_data_out[115] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[114]
118) instance data_out_1_latch[114] (in view: work.mux_8x16(netlist)), output net mux_data_out[114] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[113]
119) instance data_out_1_latch[113] (in view: work.mux_8x16(netlist)), output net mux_data_out[113] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[112]
120) instance data_out_1_latch[112] (in view: work.mux_8x16(netlist)), output net mux_data_out[112] (in view: work.mux_8x16(netlist))
End of loops
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:19:22 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.980

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      37.3 MHz      20.830        26.789        -2.980     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -2.736  |  No paths    -      |  10.415      6.770  |  10.415      -2.980
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                          Arrival           
Instance                                      Reference                     Type              Pin          Net                  Time        Slack 
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     mux_data_in[112]     0.920       -2.980
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     mux_data_in[32]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     mux_data_in[33]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     mux_data_in[34]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     mux_data_in[35]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     mux_data_in[36]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     mux_data_in[37]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     mux_data_in[38]      0.920       -2.877
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[7]     mux_data_in[39]      0.920       -2.877
genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     mux_data_in[48]      0.920       -2.876
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                              Required           
Instance                             Reference                     Type        Pin     Net                 Time         Slack 
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[0]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[0]     10.260       -2.980
sb_translator_1.rgb_data_tmp[0]      top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[0]     10.260       -2.980
sb_translator_1.rgb_data_tmp[8]      top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[0]     10.260       -2.980
sb_translator_1.rgb_data_tmp[16]     top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[0]     10.260       -2.980
sb_translator_1.instr_out[1]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[1]     10.260       -2.877
sb_translator_1.instr_out[2]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[2]     10.260       -2.877
sb_translator_1.instr_out[3]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[3]     10.260       -2.877
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[4]     10.260       -2.877
sb_translator_1.instr_out[5]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[5]     10.260       -2.877
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE     D       data_out_0_i[6]     10.260       -2.877
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.980

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                  Pin          Pin               Arrival     No. of    
Name                                          Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
mux_data_in[112]                              Net               -            -       2.259     -           1         
demux.data_in_m[112]                          SB_LUT4           I2           In      -         3.179       -         
demux.data_in_m[112]                          SB_LUT4           O            Out     0.517     3.696       -         
data_in_m[112]                                Net               -            -       1.371     -           1         
demux.data_out_iv_2[0]                        SB_LUT4           I0           In      -         5.067       -         
demux.data_out_iv_2[0]                        SB_LUT4           O            Out     0.661     5.728       -         
data_out_iv_2[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                        SB_LUT4           I0           In      -         7.099       -         
demux.data_out_iv_6[0]                        SB_LUT4           O            Out     0.661     7.761       -         
data_out_iv_6[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                       SB_LUT4           I0           In      -         9.132       -         
demux.data_out_iv_12[0]                       SB_LUT4           O            Out     0.661     9.793       -         
data_out_iv_12[0]                             Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                         SB_LUT4           I0           In      -         11.164      -         
demux.data_out_0_i[0]                         SB_LUT4           O            Out     0.569     11.733      -         
data_out_0_i[0]                               Net               -            -       1.507     -           4         
sb_translator_1.instr_out[0]                  SB_DFFE           D            In      -         13.240      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.395 is 4.145(30.9%) logic and 9.250(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.980

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[16] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                  Pin          Pin               Arrival     No. of    
Name                                          Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
mux_data_in[112]                              Net               -            -       2.259     -           1         
demux.data_in_m[112]                          SB_LUT4           I2           In      -         3.179       -         
demux.data_in_m[112]                          SB_LUT4           O            Out     0.517     3.696       -         
data_in_m[112]                                Net               -            -       1.371     -           1         
demux.data_out_iv_2[0]                        SB_LUT4           I0           In      -         5.067       -         
demux.data_out_iv_2[0]                        SB_LUT4           O            Out     0.661     5.728       -         
data_out_iv_2[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                        SB_LUT4           I0           In      -         7.099       -         
demux.data_out_iv_6[0]                        SB_LUT4           O            Out     0.661     7.761       -         
data_out_iv_6[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                       SB_LUT4           I0           In      -         9.132       -         
demux.data_out_iv_12[0]                       SB_LUT4           O            Out     0.661     9.793       -         
data_out_iv_12[0]                             Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                         SB_LUT4           I0           In      -         11.164      -         
demux.data_out_0_i[0]                         SB_LUT4           O            Out     0.569     11.733      -         
data_out_0_i[0]                               Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[16]              SB_DFFE           D            In      -         13.240      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.395 is 4.145(30.9%) logic and 9.250(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.980

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[8] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                  Pin          Pin               Arrival     No. of    
Name                                          Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
mux_data_in[112]                              Net               -            -       2.259     -           1         
demux.data_in_m[112]                          SB_LUT4           I2           In      -         3.179       -         
demux.data_in_m[112]                          SB_LUT4           O            Out     0.517     3.696       -         
data_in_m[112]                                Net               -            -       1.371     -           1         
demux.data_out_iv_2[0]                        SB_LUT4           I0           In      -         5.067       -         
demux.data_out_iv_2[0]                        SB_LUT4           O            Out     0.661     5.728       -         
data_out_iv_2[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                        SB_LUT4           I0           In      -         7.099       -         
demux.data_out_iv_6[0]                        SB_LUT4           O            Out     0.661     7.761       -         
data_out_iv_6[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                       SB_LUT4           I0           In      -         9.132       -         
demux.data_out_iv_12[0]                       SB_LUT4           O            Out     0.661     9.793       -         
data_out_iv_12[0]                             Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                         SB_LUT4           I0           In      -         11.164      -         
demux.data_out_0_i[0]                         SB_LUT4           O            Out     0.569     11.733      -         
data_out_0_i[0]                               Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[8]               SB_DFFE           D            In      -         13.240      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.395 is 4.145(30.9%) logic and 9.250(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.980

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                  Pin          Pin               Arrival     No. of    
Name                                          Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[14\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
mux_data_in[112]                              Net               -            -       2.259     -           1         
demux.data_in_m[112]                          SB_LUT4           I2           In      -         3.179       -         
demux.data_in_m[112]                          SB_LUT4           O            Out     0.517     3.696       -         
data_in_m[112]                                Net               -            -       1.371     -           1         
demux.data_out_iv_2[0]                        SB_LUT4           I0           In      -         5.067       -         
demux.data_out_iv_2[0]                        SB_LUT4           O            Out     0.661     5.728       -         
data_out_iv_2[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                        SB_LUT4           I0           In      -         7.099       -         
demux.data_out_iv_6[0]                        SB_LUT4           O            Out     0.661     7.761       -         
data_out_iv_6[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                       SB_LUT4           I0           In      -         9.132       -         
demux.data_out_iv_12[0]                       SB_LUT4           O            Out     0.661     9.793       -         
data_out_iv_12[0]                             Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                         SB_LUT4           I0           In      -         11.164      -         
demux.data_out_0_i[0]                         SB_LUT4           O            Out     0.569     11.733      -         
data_out_0_i[0]                               Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[0]               SB_DFFE           D            In      -         13.240      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.395 is 4.145(30.9%) logic and 9.250(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.136
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.877

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
mux_data_in[32]                              Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_4[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_4[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_4[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_7[0]                       SB_LUT4           I1           In      -         7.141       -         
demux.data_out_iv_7[0]                       SB_LUT4           O            Out     0.589     7.730       -         
data_out_iv_7[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.101       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.690       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I0           In      -         11.061      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.569     11.629      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.instr_out[0]                 SB_DFFE           D            In      -         13.136      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.291 is 4.041(30.4%) logic and 9.250(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 193MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 193MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         144 uses
SB_DFFER        100 uses
SB_DFFES        1 use
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         745 uses

I/O Register bits:                  0
Register bits not including I/Os:   304 (47%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:
   top|clk_sb_inferred_clock: 334

@S |Mapping Summary:
Total  LUTs: 745 (116%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 745 = 745 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 193MB)

Process took 0h:00m:03s realtime, 0h:00m:04s cputime
# Fri Dec 03 19:19:22 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:20:29 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:20:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:20:30 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:20:30 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:20:31 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:20:31 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":17:1:17:6|Removing sequential instance dout[7:0] (in view: work.ram_11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|Removing sequential instance mem[7:0] (in view: work.ram_11(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        641.0 MHz     1.560         system       system_clkgroup           136  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 136 sequential elements including mux.data_out[127:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:20:31 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:20:32 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 146MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Removing sequential instance mux.data_out[47] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.56ns		 556 /       304



@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[16] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_425_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_423_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_45_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m15 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.rgb_data_tmpce[16] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_425_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_423_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_45_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m15 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1392 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Warning: Found 136 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[39]
1) instance mux.data_out_latch[39] (in view: work.top(verilog)), output net mux_data_out[39] (in view: work.top(verilog))
    net        mux_data_out[39]
    input  pin mux.data_out_latch[39]/I1
    instance   mux.data_out_latch[39] (cell SB_LUT4)
    output pin mux.data_out_latch[39]/O
    net        mux_data_out[39]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[39]
2) instance mux.data_out_1_0_i[39] (in view: work.top(verilog)), output net mux.data_out_1_0_i[39] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[39]
    input  pin mux.data_out_latch[39]/I2
    instance   mux.data_out_latch[39] (cell SB_LUT4)
    output pin mux.data_out_latch[39]/O
    net        mux_data_out[39]
    input  pin mux.data_out_1_0_i[39]/I2
    instance   mux.data_out_1_0_i[39] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[39]/O
    net        mux.data_out_1_0_i[39]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[38]
3) instance mux.data_out_latch[38] (in view: work.top(verilog)), output net mux_data_out[38] (in view: work.top(verilog))
    net        mux_data_out[38]
    input  pin mux.data_out_latch[38]/I1
    instance   mux.data_out_latch[38] (cell SB_LUT4)
    output pin mux.data_out_latch[38]/O
    net        mux_data_out[38]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[38]
4) instance mux.data_out_1_0_i[38] (in view: work.top(verilog)), output net mux.data_out_1_0_i[38] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[38]
    input  pin mux.data_out_latch[38]/I2
    instance   mux.data_out_latch[38] (cell SB_LUT4)
    output pin mux.data_out_latch[38]/O
    net        mux_data_out[38]
    input  pin mux.data_out_1_0_i[38]/I2
    instance   mux.data_out_1_0_i[38] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[38]/O
    net        mux.data_out_1_0_i[38]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[37]
5) instance mux.data_out_latch[37] (in view: work.top(verilog)), output net mux_data_out[37] (in view: work.top(verilog))
    net        mux_data_out[37]
    input  pin mux.data_out_latch[37]/I1
    instance   mux.data_out_latch[37] (cell SB_LUT4)
    output pin mux.data_out_latch[37]/O
    net        mux_data_out[37]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[37]
6) instance mux.data_out_1_0_i[37] (in view: work.top(verilog)), output net mux.data_out_1_0_i[37] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[37]
    input  pin mux.data_out_latch[37]/I2
    instance   mux.data_out_latch[37] (cell SB_LUT4)
    output pin mux.data_out_latch[37]/O
    net        mux_data_out[37]
    input  pin mux.data_out_1_0_i[37]/I2
    instance   mux.data_out_1_0_i[37] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[37]/O
    net        mux.data_out_1_0_i[37]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[36]
7) instance mux.data_out_latch[36] (in view: work.top(verilog)), output net mux_data_out[36] (in view: work.top(verilog))
    net        mux_data_out[36]
    input  pin mux.data_out_latch[36]/I1
    instance   mux.data_out_latch[36] (cell SB_LUT4)
    output pin mux.data_out_latch[36]/O
    net        mux_data_out[36]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[36]
8) instance mux.data_out_1_0_i[36] (in view: work.top(verilog)), output net mux.data_out_1_0_i[36] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[36]
    input  pin mux.data_out_latch[36]/I2
    instance   mux.data_out_latch[36] (cell SB_LUT4)
    output pin mux.data_out_latch[36]/O
    net        mux_data_out[36]
    input  pin mux.data_out_1_0_i[36]/I2
    instance   mux.data_out_1_0_i[36] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[36]/O
    net        mux.data_out_1_0_i[36]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[35]
9) instance mux.data_out_latch[35] (in view: work.top(verilog)), output net mux_data_out[35] (in view: work.top(verilog))
    net        mux_data_out[35]
    input  pin mux.data_out_latch[35]/I1
    instance   mux.data_out_latch[35] (cell SB_LUT4)
    output pin mux.data_out_latch[35]/O
    net        mux_data_out[35]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[35]
10) instance mux.data_out_1_0_i[35] (in view: work.top(verilog)), output net mux.data_out_1_0_i[35] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[35]
    input  pin mux.data_out_latch[35]/I2
    instance   mux.data_out_latch[35] (cell SB_LUT4)
    output pin mux.data_out_latch[35]/O
    net        mux_data_out[35]
    input  pin mux.data_out_1_0_i[35]/I2
    instance   mux.data_out_1_0_i[35] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[35]/O
    net        mux.data_out_1_0_i[35]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[34]
11) instance mux.data_out_latch[34] (in view: work.top(verilog)), output net mux_data_out[34] (in view: work.top(verilog))
    net        mux_data_out[34]
    input  pin mux.data_out_latch[34]/I1
    instance   mux.data_out_latch[34] (cell SB_LUT4)
    output pin mux.data_out_latch[34]/O
    net        mux_data_out[34]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[34]
12) instance mux.data_out_1_0_i[34] (in view: work.top(verilog)), output net mux.data_out_1_0_i[34] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[34]
    input  pin mux.data_out_latch[34]/I2
    instance   mux.data_out_latch[34] (cell SB_LUT4)
    output pin mux.data_out_latch[34]/O
    net        mux_data_out[34]
    input  pin mux.data_out_1_0_i[34]/I2
    instance   mux.data_out_1_0_i[34] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[34]/O
    net        mux.data_out_1_0_i[34]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[33]
13) instance mux.data_out_latch[33] (in view: work.top(verilog)), output net mux_data_out[33] (in view: work.top(verilog))
    net        mux_data_out[33]
    input  pin mux.data_out_latch[33]/I1
    instance   mux.data_out_latch[33] (cell SB_LUT4)
    output pin mux.data_out_latch[33]/O
    net        mux_data_out[33]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[33]
14) instance mux.data_out_1_0_i[33] (in view: work.top(verilog)), output net mux.data_out_1_0_i[33] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[33]
    input  pin mux.data_out_latch[33]/I2
    instance   mux.data_out_latch[33] (cell SB_LUT4)
    output pin mux.data_out_latch[33]/O
    net        mux_data_out[33]
    input  pin mux.data_out_1_0_i[33]/I2
    instance   mux.data_out_1_0_i[33] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[33]/O
    net        mux.data_out_1_0_i[33]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[32]
15) instance mux.data_out_latch[32] (in view: work.top(verilog)), output net mux_data_out[32] (in view: work.top(verilog))
    net        mux_data_out[32]
    input  pin mux.data_out_latch[32]/I1
    instance   mux.data_out_latch[32] (cell SB_LUT4)
    output pin mux.data_out_latch[32]/O
    net        mux_data_out[32]
@W: BN137 :|Found combinational loop during mapping at net mux.data_out_1_0_i[32]
16) instance mux.data_out_1_0_i[32] (in view: work.top(verilog)), output net mux.data_out_1_0_i[32] (in view: work.top(verilog))
    net        mux.data_out_1_0_i[32]
    input  pin mux.data_out_latch[32]/I2
    instance   mux.data_out_latch[32] (cell SB_LUT4)
    output pin mux.data_out_latch[32]/O
    net        mux_data_out[32]
    input  pin mux.data_out_1_0_i[32]/I2
    instance   mux.data_out_1_0_i[32] (cell SB_LUT4)
    output pin mux.data_out_1_0_i[32]/O
    net        mux.data_out_1_0_i[32]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
17) instance mux.data_out_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_latch[2]/I2
    instance   mux.data_out_latch[2] (cell SB_LUT4)
    output pin mux.data_out_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
18) instance mux.data_out_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_latch[1]/I2
    instance   mux.data_out_latch[1] (cell SB_LUT4)
    output pin mux.data_out_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
19) instance mux.data_out_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_latch[0]/I2
    instance   mux.data_out_latch[0] (cell SB_LUT4)
    output pin mux.data_out_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[17]
20) instance mux.data_out_latch[17] (in view: work.top(verilog)), output net mux_data_out[17] (in view: work.top(verilog))
    net        mux_data_out[17]
    input  pin mux.data_out_latch[17]/I2
    instance   mux.data_out_latch[17] (cell SB_LUT4)
    output pin mux.data_out_latch[17]/O
    net        mux_data_out[17]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[16]
21) instance mux.data_out_latch[16] (in view: work.top(verilog)), output net mux_data_out[16] (in view: work.top(verilog))
    net        mux_data_out[16]
    input  pin mux.data_out_latch[16]/I2
    instance   mux.data_out_latch[16] (cell SB_LUT4)
    output pin mux.data_out_latch[16]/O
    net        mux_data_out[16]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[15]
22) instance mux.data_out_latch[15] (in view: work.top(verilog)), output net mux_data_out[15] (in view: work.top(verilog))
    net        mux_data_out[15]
    input  pin mux.data_out_latch[15]/I2
    instance   mux.data_out_latch[15] (cell SB_LUT4)
    output pin mux.data_out_latch[15]/O
    net        mux_data_out[15]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[14]
23) instance mux.data_out_latch[14] (in view: work.top(verilog)), output net mux_data_out[14] (in view: work.top(verilog))
    net        mux_data_out[14]
    input  pin mux.data_out_latch[14]/I2
    instance   mux.data_out_latch[14] (cell SB_LUT4)
    output pin mux.data_out_latch[14]/O
    net        mux_data_out[14]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[13]
24) instance mux.data_out_latch[13] (in view: work.top(verilog)), output net mux_data_out[13] (in view: work.top(verilog))
    net        mux_data_out[13]
    input  pin mux.data_out_latch[13]/I2
    instance   mux.data_out_latch[13] (cell SB_LUT4)
    output pin mux.data_out_latch[13]/O
    net        mux_data_out[13]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[12]
25) instance mux.data_out_latch[12] (in view: work.top(verilog)), output net mux_data_out[12] (in view: work.top(verilog))
    net        mux_data_out[12]
    input  pin mux.data_out_latch[12]/I2
    instance   mux.data_out_latch[12] (cell SB_LUT4)
    output pin mux.data_out_latch[12]/O
    net        mux_data_out[12]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[11]
26) instance mux.data_out_latch[11] (in view: work.top(verilog)), output net mux_data_out[11] (in view: work.top(verilog))
    net        mux_data_out[11]
    input  pin mux.data_out_latch[11]/I2
    instance   mux.data_out_latch[11] (cell SB_LUT4)
    output pin mux.data_out_latch[11]/O
    net        mux_data_out[11]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[10]
27) instance mux.data_out_latch[10] (in view: work.top(verilog)), output net mux_data_out[10] (in view: work.top(verilog))
    net        mux_data_out[10]
    input  pin mux.data_out_latch[10]/I2
    instance   mux.data_out_latch[10] (cell SB_LUT4)
    output pin mux.data_out_latch[10]/O
    net        mux_data_out[10]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[9]
28) instance mux.data_out_latch[9] (in view: work.top(verilog)), output net mux_data_out[9] (in view: work.top(verilog))
    net        mux_data_out[9]
    input  pin mux.data_out_latch[9]/I2
    instance   mux.data_out_latch[9] (cell SB_LUT4)
    output pin mux.data_out_latch[9]/O
    net        mux_data_out[9]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[8]
29) instance mux.data_out_latch[8] (in view: work.top(verilog)), output net mux_data_out[8] (in view: work.top(verilog))
    net        mux_data_out[8]
    input  pin mux.data_out_latch[8]/I2
    instance   mux.data_out_latch[8] (cell SB_LUT4)
    output pin mux.data_out_latch[8]/O
    net        mux_data_out[8]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
30) instance mux.data_out_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_latch[7]/I2
    instance   mux.data_out_latch[7] (cell SB_LUT4)
    output pin mux.data_out_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
31) instance mux.data_out_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_latch[6]/I2
    instance   mux.data_out_latch[6] (cell SB_LUT4)
    output pin mux.data_out_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
32) instance mux.data_out_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_latch[5]/I2
    instance   mux.data_out_latch[5] (cell SB_LUT4)
    output pin mux.data_out_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
33) instance mux.data_out_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_latch[4]/I2
    instance   mux.data_out_latch[4] (cell SB_LUT4)
    output pin mux.data_out_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
34) instance mux.data_out_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_latch[3]/I2
    instance   mux.data_out_latch[3] (cell SB_LUT4)
    output pin mux.data_out_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[31]
35) instance mux.data_out_latch[31] (in view: work.top(verilog)), output net mux_data_out[31] (in view: work.top(verilog))
    net        mux_data_out[31]
    input  pin mux.data_out_latch[31]/I2
    instance   mux.data_out_latch[31] (cell SB_LUT4)
    output pin mux.data_out_latch[31]/O
    net        mux_data_out[31]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[30]
36) instance mux.data_out_latch[30] (in view: work.top(verilog)), output net mux_data_out[30] (in view: work.top(verilog))
    net        mux_data_out[30]
    input  pin mux.data_out_latch[30]/I2
    instance   mux.data_out_latch[30] (cell SB_LUT4)
    output pin mux.data_out_latch[30]/O
    net        mux_data_out[30]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[29]
37) instance mux.data_out_latch[29] (in view: work.top(verilog)), output net mux_data_out[29] (in view: work.top(verilog))
    net        mux_data_out[29]
    input  pin mux.data_out_latch[29]/I2
    instance   mux.data_out_latch[29] (cell SB_LUT4)
    output pin mux.data_out_latch[29]/O
    net        mux_data_out[29]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[28]
38) instance mux.data_out_latch[28] (in view: work.top(verilog)), output net mux_data_out[28] (in view: work.top(verilog))
    net        mux_data_out[28]
    input  pin mux.data_out_latch[28]/I2
    instance   mux.data_out_latch[28] (cell SB_LUT4)
    output pin mux.data_out_latch[28]/O
    net        mux_data_out[28]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[27]
39) instance mux.data_out_latch[27] (in view: work.top(verilog)), output net mux_data_out[27] (in view: work.top(verilog))
    net        mux_data_out[27]
    input  pin mux.data_out_latch[27]/I2
    instance   mux.data_out_latch[27] (cell SB_LUT4)
    output pin mux.data_out_latch[27]/O
    net        mux_data_out[27]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[26]
40) instance mux.data_out_latch[26] (in view: work.top(verilog)), output net mux_data_out[26] (in view: work.top(verilog))
    net        mux_data_out[26]
    input  pin mux.data_out_latch[26]/I2
    instance   mux.data_out_latch[26] (cell SB_LUT4)
    output pin mux.data_out_latch[26]/O
    net        mux_data_out[26]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[25]
41) instance mux.data_out_latch[25] (in view: work.top(verilog)), output net mux_data_out[25] (in view: work.top(verilog))
    net        mux_data_out[25]
    input  pin mux.data_out_latch[25]/I2
    instance   mux.data_out_latch[25] (cell SB_LUT4)
    output pin mux.data_out_latch[25]/O
    net        mux_data_out[25]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[24]
42) instance mux.data_out_latch[24] (in view: work.top(verilog)), output net mux_data_out[24] (in view: work.top(verilog))
    net        mux_data_out[24]
    input  pin mux.data_out_latch[24]/I2
    instance   mux.data_out_latch[24] (cell SB_LUT4)
    output pin mux.data_out_latch[24]/O
    net        mux_data_out[24]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[23]
43) instance mux.data_out_latch[23] (in view: work.top(verilog)), output net mux_data_out[23] (in view: work.top(verilog))
    net        mux_data_out[23]
    input  pin mux.data_out_latch[23]/I2
    instance   mux.data_out_latch[23] (cell SB_LUT4)
    output pin mux.data_out_latch[23]/O
    net        mux_data_out[23]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[22]
44) instance mux.data_out_latch[22] (in view: work.top(verilog)), output net mux_data_out[22] (in view: work.top(verilog))
    net        mux_data_out[22]
    input  pin mux.data_out_latch[22]/I2
    instance   mux.data_out_latch[22] (cell SB_LUT4)
    output pin mux.data_out_latch[22]/O
    net        mux_data_out[22]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[21]
45) instance mux.data_out_latch[21] (in view: work.top(verilog)), output net mux_data_out[21] (in view: work.top(verilog))
    net        mux_data_out[21]
    input  pin mux.data_out_latch[21]/I2
    instance   mux.data_out_latch[21] (cell SB_LUT4)
    output pin mux.data_out_latch[21]/O
    net        mux_data_out[21]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[20]
46) instance mux.data_out_latch[20] (in view: work.top(verilog)), output net mux_data_out[20] (in view: work.top(verilog))
    net        mux_data_out[20]
    input  pin mux.data_out_latch[20]/I2
    instance   mux.data_out_latch[20] (cell SB_LUT4)
    output pin mux.data_out_latch[20]/O
    net        mux_data_out[20]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[19]
47) instance mux.data_out_latch[19] (in view: work.top(verilog)), output net mux_data_out[19] (in view: work.top(verilog))
    net        mux_data_out[19]
    input  pin mux.data_out_latch[19]/I2
    instance   mux.data_out_latch[19] (cell SB_LUT4)
    output pin mux.data_out_latch[19]/O
    net        mux_data_out[19]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[18]
48) instance mux.data_out_latch[18] (in view: work.top(verilog)), output net mux_data_out[18] (in view: work.top(verilog))
    net        mux_data_out[18]
    input  pin mux.data_out_latch[18]/I2
    instance   mux.data_out_latch[18] (cell SB_LUT4)
    output pin mux.data_out_latch[18]/O
    net        mux_data_out[18]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[54]
49) instance mux.data_out_latch[54] (in view: work.top(verilog)), output net mux_data_out[54] (in view: work.top(verilog))
    net        mux_data_out[54]
    input  pin mux.data_out_latch[54]/I2
    instance   mux.data_out_latch[54] (cell SB_LUT4)
    output pin mux.data_out_latch[54]/O
    net        mux_data_out[54]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[53]
50) instance mux.data_out_latch[53] (in view: work.top(verilog)), output net mux_data_out[53] (in view: work.top(verilog))
    net        mux_data_out[53]
    input  pin mux.data_out_latch[53]/I2
    instance   mux.data_out_latch[53] (cell SB_LUT4)
    output pin mux.data_out_latch[53]/O
    net        mux_data_out[53]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[52]
51) instance mux.data_out_latch[52] (in view: work.top(verilog)), output net mux_data_out[52] (in view: work.top(verilog))
    net        mux_data_out[52]
    input  pin mux.data_out_latch[52]/I2
    instance   mux.data_out_latch[52] (cell SB_LUT4)
    output pin mux.data_out_latch[52]/O
    net        mux_data_out[52]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[51]
52) instance mux.data_out_latch[51] (in view: work.top(verilog)), output net mux_data_out[51] (in view: work.top(verilog))
    net        mux_data_out[51]
    input  pin mux.data_out_latch[51]/I2
    instance   mux.data_out_latch[51] (cell SB_LUT4)
    output pin mux.data_out_latch[51]/O
    net        mux_data_out[51]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[50]
53) instance mux.data_out_latch[50] (in view: work.top(verilog)), output net mux_data_out[50] (in view: work.top(verilog))
    net        mux_data_out[50]
    input  pin mux.data_out_latch[50]/I2
    instance   mux.data_out_latch[50] (cell SB_LUT4)
    output pin mux.data_out_latch[50]/O
    net        mux_data_out[50]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[49]
54) instance mux.data_out_latch[49] (in view: work.top(verilog)), output net mux_data_out[49] (in view: work.top(verilog))
    net        mux_data_out[49]
    input  pin mux.data_out_latch[49]/I2
    instance   mux.data_out_latch[49] (cell SB_LUT4)
    output pin mux.data_out_latch[49]/O
    net        mux_data_out[49]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[48]
55) instance mux.data_out_latch[48] (in view: work.top(verilog)), output net mux_data_out[48] (in view: work.top(verilog))
    net        mux_data_out[48]
    input  pin mux.data_out_latch[48]/I2
    instance   mux.data_out_latch[48] (cell SB_LUT4)
    output pin mux.data_out_latch[48]/O
    net        mux_data_out[48]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[69]
56) instance mux.data_out_latch[69] (in view: work.top(verilog)), output net mux_data_out[69] (in view: work.top(verilog))
    net        mux_data_out[69]
    input  pin mux.data_out_latch[69]/I2
    instance   mux.data_out_latch[69] (cell SB_LUT4)
    output pin mux.data_out_latch[69]/O
    net        mux_data_out[69]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[68]
57) instance mux.data_out_latch[68] (in view: work.top(verilog)), output net mux_data_out[68] (in view: work.top(verilog))
    net        mux_data_out[68]
    input  pin mux.data_out_latch[68]/I2
    instance   mux.data_out_latch[68] (cell SB_LUT4)
    output pin mux.data_out_latch[68]/O
    net        mux_data_out[68]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[67]
58) instance mux.data_out_latch[67] (in view: work.top(verilog)), output net mux_data_out[67] (in view: work.top(verilog))
    net        mux_data_out[67]
    input  pin mux.data_out_latch[67]/I2
    instance   mux.data_out_latch[67] (cell SB_LUT4)
    output pin mux.data_out_latch[67]/O
    net        mux_data_out[67]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[66]
59) instance mux.data_out_latch[66] (in view: work.top(verilog)), output net mux_data_out[66] (in view: work.top(verilog))
    net        mux_data_out[66]
    input  pin mux.data_out_latch[66]/I2
    instance   mux.data_out_latch[66] (cell SB_LUT4)
    output pin mux.data_out_latch[66]/O
    net        mux_data_out[66]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[65]
60) instance mux.data_out_latch[65] (in view: work.top(verilog)), output net mux_data_out[65] (in view: work.top(verilog))
    net        mux_data_out[65]
    input  pin mux.data_out_latch[65]/I2
    instance   mux.data_out_latch[65] (cell SB_LUT4)
    output pin mux.data_out_latch[65]/O
    net        mux_data_out[65]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[64]
61) instance mux.data_out_latch[64] (in view: work.top(verilog)), output net mux_data_out[64] (in view: work.top(verilog))
    net        mux_data_out[64]
    input  pin mux.data_out_latch[64]/I2
    instance   mux.data_out_latch[64] (cell SB_LUT4)
    output pin mux.data_out_latch[64]/O
    net        mux_data_out[64]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[63]
62) instance mux.data_out_latch[63] (in view: work.top(verilog)), output net mux_data_out[63] (in view: work.top(verilog))
    net        mux_data_out[63]
    input  pin mux.data_out_latch[63]/I2
    instance   mux.data_out_latch[63] (cell SB_LUT4)
    output pin mux.data_out_latch[63]/O
    net        mux_data_out[63]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[62]
63) instance mux.data_out_latch[62] (in view: work.top(verilog)), output net mux_data_out[62] (in view: work.top(verilog))
    net        mux_data_out[62]
    input  pin mux.data_out_latch[62]/I2
    instance   mux.data_out_latch[62] (cell SB_LUT4)
    output pin mux.data_out_latch[62]/O
    net        mux_data_out[62]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[61]
64) instance mux.data_out_latch[61] (in view: work.top(verilog)), output net mux_data_out[61] (in view: work.top(verilog))
    net        mux_data_out[61]
    input  pin mux.data_out_latch[61]/I2
    instance   mux.data_out_latch[61] (cell SB_LUT4)
    output pin mux.data_out_latch[61]/O
    net        mux_data_out[61]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[60]
65) instance mux.data_out_latch[60] (in view: work.top(verilog)), output net mux_data_out[60] (in view: work.top(verilog))
    net        mux_data_out[60]
    input  pin mux.data_out_latch[60]/I2
    instance   mux.data_out_latch[60] (cell SB_LUT4)
    output pin mux.data_out_latch[60]/O
    net        mux_data_out[60]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[59]
66) instance mux.data_out_latch[59] (in view: work.top(verilog)), output net mux_data_out[59] (in view: work.top(verilog))
    net        mux_data_out[59]
    input  pin mux.data_out_latch[59]/I2
    instance   mux.data_out_latch[59] (cell SB_LUT4)
    output pin mux.data_out_latch[59]/O
    net        mux_data_out[59]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[58]
67) instance mux.data_out_latch[58] (in view: work.top(verilog)), output net mux_data_out[58] (in view: work.top(verilog))
    net        mux_data_out[58]
    input  pin mux.data_out_latch[58]/I2
    instance   mux.data_out_latch[58] (cell SB_LUT4)
    output pin mux.data_out_latch[58]/O
    net        mux_data_out[58]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[57]
68) instance mux.data_out_latch[57] (in view: work.top(verilog)), output net mux_data_out[57] (in view: work.top(verilog))
    net        mux_data_out[57]
    input  pin mux.data_out_latch[57]/I2
    instance   mux.data_out_latch[57] (cell SB_LUT4)
    output pin mux.data_out_latch[57]/O
    net        mux_data_out[57]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[56]
69) instance mux.data_out_latch[56] (in view: work.top(verilog)), output net mux_data_out[56] (in view: work.top(verilog))
    net        mux_data_out[56]
    input  pin mux.data_out_latch[56]/I2
    instance   mux.data_out_latch[56] (cell SB_LUT4)
    output pin mux.data_out_latch[56]/O
    net        mux_data_out[56]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[55]
70) instance mux.data_out_latch[55] (in view: work.top(verilog)), output net mux_data_out[55] (in view: work.top(verilog))
    net        mux_data_out[55]
    input  pin mux.data_out_latch[55]/I2
    instance   mux.data_out_latch[55] (cell SB_LUT4)
    output pin mux.data_out_latch[55]/O
    net        mux_data_out[55]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[84]
71) instance mux.data_out_latch[84] (in view: work.top(verilog)), output net mux_data_out[84] (in view: work.top(verilog))
    net        mux_data_out[84]
    input  pin mux.data_out_latch[84]/I2
    instance   mux.data_out_latch[84] (cell SB_LUT4)
    output pin mux.data_out_latch[84]/O
    net        mux_data_out[84]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[83]
72) instance mux.data_out_latch[83] (in view: work.top(verilog)), output net mux_data_out[83] (in view: work.top(verilog))
    net        mux_data_out[83]
    input  pin mux.data_out_latch[83]/I2
    instance   mux.data_out_latch[83] (cell SB_LUT4)
    output pin mux.data_out_latch[83]/O
    net        mux_data_out[83]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[82]
73) instance mux.data_out_latch[82] (in view: work.top(verilog)), output net mux_data_out[82] (in view: work.top(verilog))
    net        mux_data_out[82]
    input  pin mux.data_out_latch[82]/I2
    instance   mux.data_out_latch[82] (cell SB_LUT4)
    output pin mux.data_out_latch[82]/O
    net        mux_data_out[82]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[81]
74) instance mux.data_out_latch[81] (in view: work.top(verilog)), output net mux_data_out[81] (in view: work.top(verilog))
    net        mux_data_out[81]
    input  pin mux.data_out_latch[81]/I2
    instance   mux.data_out_latch[81] (cell SB_LUT4)
    output pin mux.data_out_latch[81]/O
    net        mux_data_out[81]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[80]
75) instance mux.data_out_latch[80] (in view: work.top(verilog)), output net mux_data_out[80] (in view: work.top(verilog))
    net        mux_data_out[80]
    input  pin mux.data_out_latch[80]/I2
    instance   mux.data_out_latch[80] (cell SB_LUT4)
    output pin mux.data_out_latch[80]/O
    net        mux_data_out[80]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[79]
76) instance mux.data_out_latch[79] (in view: work.top(verilog)), output net mux_data_out[79] (in view: work.top(verilog))
    net        mux_data_out[79]
    input  pin mux.data_out_latch[79]/I2
    instance   mux.data_out_latch[79] (cell SB_LUT4)
    output pin mux.data_out_latch[79]/O
    net        mux_data_out[79]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[78]
77) instance mux.data_out_latch[78] (in view: work.top(verilog)), output net mux_data_out[78] (in view: work.top(verilog))
    net        mux_data_out[78]
    input  pin mux.data_out_latch[78]/I2
    instance   mux.data_out_latch[78] (cell SB_LUT4)
    output pin mux.data_out_latch[78]/O
    net        mux_data_out[78]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[77]
78) instance mux.data_out_latch[77] (in view: work.top(verilog)), output net mux_data_out[77] (in view: work.top(verilog))
    net        mux_data_out[77]
    input  pin mux.data_out_latch[77]/I2
    instance   mux.data_out_latch[77] (cell SB_LUT4)
    output pin mux.data_out_latch[77]/O
    net        mux_data_out[77]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[76]
79) instance mux.data_out_latch[76] (in view: work.top(verilog)), output net mux_data_out[76] (in view: work.top(verilog))
    net        mux_data_out[76]
    input  pin mux.data_out_latch[76]/I2
    instance   mux.data_out_latch[76] (cell SB_LUT4)
    output pin mux.data_out_latch[76]/O
    net        mux_data_out[76]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[75]
80) instance mux.data_out_latch[75] (in view: work.top(verilog)), output net mux_data_out[75] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[74]
81) instance mux.data_out_latch[74] (in view: work.top(verilog)), output net mux_data_out[74] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[73]
82) instance mux.data_out_latch[73] (in view: work.top(verilog)), output net mux_data_out[73] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[72]
83) instance mux.data_out_latch[72] (in view: work.top(verilog)), output net mux_data_out[72] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[71]
84) instance mux.data_out_latch[71] (in view: work.top(verilog)), output net mux_data_out[71] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[70]
85) instance mux.data_out_latch[70] (in view: work.top(verilog)), output net mux_data_out[70] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[99]
86) instance mux.data_out_latch[99] (in view: work.top(verilog)), output net mux_data_out[99] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[98]
87) instance mux.data_out_latch[98] (in view: work.top(verilog)), output net mux_data_out[98] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[97]
88) instance mux.data_out_latch[97] (in view: work.top(verilog)), output net mux_data_out[97] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[96]
89) instance mux.data_out_latch[96] (in view: work.top(verilog)), output net mux_data_out[96] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[95]
90) instance mux.data_out_latch[95] (in view: work.top(verilog)), output net mux_data_out[95] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[94]
91) instance mux.data_out_latch[94] (in view: work.top(verilog)), output net mux_data_out[94] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[93]
92) instance mux.data_out_latch[93] (in view: work.top(verilog)), output net mux_data_out[93] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[92]
93) instance mux.data_out_latch[92] (in view: work.top(verilog)), output net mux_data_out[92] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[91]
94) instance mux.data_out_latch[91] (in view: work.top(verilog)), output net mux_data_out[91] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[90]
95) instance mux.data_out_latch[90] (in view: work.top(verilog)), output net mux_data_out[90] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[89]
96) instance mux.data_out_latch[89] (in view: work.top(verilog)), output net mux_data_out[89] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[88]
97) instance mux.data_out_latch[88] (in view: work.top(verilog)), output net mux_data_out[88] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[87]
98) instance mux.data_out_latch[87] (in view: work.top(verilog)), output net mux_data_out[87] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[86]
99) instance mux.data_out_latch[86] (in view: work.top(verilog)), output net mux_data_out[86] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[85]
100) instance mux.data_out_latch[85] (in view: work.top(verilog)), output net mux_data_out[85] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[114]
101) instance mux.data_out_latch[114] (in view: work.top(verilog)), output net mux_data_out[114] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[113]
102) instance mux.data_out_latch[113] (in view: work.top(verilog)), output net mux_data_out[113] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[112]
103) instance mux.data_out_latch[112] (in view: work.top(verilog)), output net mux_data_out[112] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[111]
104) instance mux.data_out_latch[111] (in view: work.top(verilog)), output net mux_data_out[111] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[110]
105) instance mux.data_out_latch[110] (in view: work.top(verilog)), output net mux_data_out[110] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[109]
106) instance mux.data_out_latch[109] (in view: work.top(verilog)), output net mux_data_out[109] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[108]
107) instance mux.data_out_latch[108] (in view: work.top(verilog)), output net mux_data_out[108] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[107]
108) instance mux.data_out_latch[107] (in view: work.top(verilog)), output net mux_data_out[107] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[106]
109) instance mux.data_out_latch[106] (in view: work.top(verilog)), output net mux_data_out[106] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[105]
110) instance mux.data_out_latch[105] (in view: work.top(verilog)), output net mux_data_out[105] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[104]
111) instance mux.data_out_latch[104] (in view: work.top(verilog)), output net mux_data_out[104] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[103]
112) instance mux.data_out_latch[103] (in view: work.top(verilog)), output net mux_data_out[103] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[102]
113) instance mux.data_out_latch[102] (in view: work.top(verilog)), output net mux_data_out[102] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[101]
114) instance mux.data_out_latch[101] (in view: work.top(verilog)), output net mux_data_out[101] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[100]
115) instance mux.data_out_latch[100] (in view: work.top(verilog)), output net mux_data_out[100] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[127]
116) instance mux.data_out_latch[127] (in view: work.top(verilog)), output net mux_data_out[127] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[126]
117) instance mux.data_out_latch[126] (in view: work.top(verilog)), output net mux_data_out[126] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[125]
118) instance mux.data_out_latch[125] (in view: work.top(verilog)), output net mux_data_out[125] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[124]
119) instance mux.data_out_latch[124] (in view: work.top(verilog)), output net mux_data_out[124] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[123]
120) instance mux.data_out_latch[123] (in view: work.top(verilog)), output net mux_data_out[123] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[122]
121) instance mux.data_out_latch[122] (in view: work.top(verilog)), output net mux_data_out[122] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[121]
122) instance mux.data_out_latch[121] (in view: work.top(verilog)), output net mux_data_out[121] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[120]
123) instance mux.data_out_latch[120] (in view: work.top(verilog)), output net mux_data_out[120] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[119]
124) instance mux.data_out_latch[119] (in view: work.top(verilog)), output net mux_data_out[119] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[118]
125) instance mux.data_out_latch[118] (in view: work.top(verilog)), output net mux_data_out[118] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[117]
126) instance mux.data_out_latch[117] (in view: work.top(verilog)), output net mux_data_out[117] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[116]
127) instance mux.data_out_latch[116] (in view: work.top(verilog)), output net mux_data_out[116] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[115]
128) instance mux.data_out_latch[115] (in view: work.top(verilog)), output net mux_data_out[115] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[7]
129) instance demux.data_out_latch[7] (in view: work.top(verilog)), output net ram_data_out[7] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[6]
130) instance demux.data_out_latch[6] (in view: work.top(verilog)), output net ram_data_out[6] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[5]
131) instance demux.data_out_latch[5] (in view: work.top(verilog)), output net ram_data_out[5] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[4]
132) instance demux.data_out_latch[4] (in view: work.top(verilog)), output net ram_data_out[4] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[3]
133) instance demux.data_out_latch[3] (in view: work.top(verilog)), output net ram_data_out[3] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[2]
134) instance demux.data_out_latch[2] (in view: work.top(verilog)), output net ram_data_out[2] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[1]
135) instance demux.data_out_latch[1] (in view: work.top(verilog)), output net ram_data_out[1] (in view: work.top(verilog))
@W: BN137 :|Found combinational loop during mapping at net ram_data_out[0]
136) instance demux.data_out_latch[0] (in view: work.top(verilog)), output net ram_data_out[0] (in view: work.top(verilog))
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 334 clock pin(s) of sequential element(s)
0 instances converted, 334 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               334        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 149MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 149MB)

Warning: Found 128 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[0]
1) instance data_out_latch[0] (in view: work.demux_8x16(netlist)), output net ram_data_out[0] (in view: work.demux_8x16(netlist))
    net        demux.G_407
    input  pin demux.data_out_latch[0]/I1
    instance   demux.data_out_latch[0] (cell SB_LUT4)
    output pin demux.data_out_latch[0]/O
    net        demux.ram_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[1]
2) instance data_out_latch[1] (in view: work.demux_8x16(netlist)), output net ram_data_out[1] (in view: work.demux_8x16(netlist))
    net        demux.G_406
    input  pin demux.data_out_latch[1]/I1
    instance   demux.data_out_latch[1] (cell SB_LUT4)
    output pin demux.data_out_latch[1]/O
    net        demux.ram_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[2]
3) instance data_out_latch[2] (in view: work.demux_8x16(netlist)), output net ram_data_out[2] (in view: work.demux_8x16(netlist))
    net        demux.G_405
    input  pin demux.data_out_latch[2]/I1
    instance   demux.data_out_latch[2] (cell SB_LUT4)
    output pin demux.data_out_latch[2]/O
    net        demux.ram_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[3]
4) instance data_out_latch[3] (in view: work.demux_8x16(netlist)), output net ram_data_out[3] (in view: work.demux_8x16(netlist))
    net        demux.G_404
    input  pin demux.data_out_latch[3]/I1
    instance   demux.data_out_latch[3] (cell SB_LUT4)
    output pin demux.data_out_latch[3]/O
    net        demux.ram_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[4]
5) instance data_out_latch[4] (in view: work.demux_8x16(netlist)), output net ram_data_out[4] (in view: work.demux_8x16(netlist))
    net        demux.G_403
    input  pin demux.data_out_latch[4]/I1
    instance   demux.data_out_latch[4] (cell SB_LUT4)
    output pin demux.data_out_latch[4]/O
    net        demux.ram_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[5]
6) instance data_out_latch[5] (in view: work.demux_8x16(netlist)), output net ram_data_out[5] (in view: work.demux_8x16(netlist))
    net        demux.G_402
    input  pin demux.data_out_latch[5]/I1
    instance   demux.data_out_latch[5] (cell SB_LUT4)
    output pin demux.data_out_latch[5]/O
    net        demux.ram_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[6]
7) instance data_out_latch[6] (in view: work.demux_8x16(netlist)), output net ram_data_out[6] (in view: work.demux_8x16(netlist))
    net        demux.G_401
    input  pin demux.data_out_latch[6]/I1
    instance   demux.data_out_latch[6] (cell SB_LUT4)
    output pin demux.data_out_latch[6]/O
    net        demux.ram_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net demux.ram_data_out[7]
8) instance data_out_latch[7] (in view: work.demux_8x16(netlist)), output net ram_data_out[7] (in view: work.demux_8x16(netlist))
    net        demux.G_400
    input  pin demux.data_out_latch[7]/I1
    instance   demux.data_out_latch[7] (cell SB_LUT4)
    output pin demux.data_out_latch[7]/O
    net        demux.ram_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[115]
9) instance data_out_latch[115] (in view: work.mux_8x16(netlist)), output net mux_data_out[115] (in view: work.mux_8x16(netlist))
    net        mux.G_399
    input  pin mux.data_out_latch[115]/I2
    instance   mux.data_out_latch[115] (cell SB_LUT4)
    output pin mux.data_out_latch[115]/O
    net        mux.mux_data_out[115]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[116]
10) instance data_out_latch[116] (in view: work.mux_8x16(netlist)), output net mux_data_out[116] (in view: work.mux_8x16(netlist))
    net        mux.G_398
    input  pin mux.data_out_latch[116]/I2
    instance   mux.data_out_latch[116] (cell SB_LUT4)
    output pin mux.data_out_latch[116]/O
    net        mux.mux_data_out[116]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[117]
11) instance data_out_latch[117] (in view: work.mux_8x16(netlist)), output net mux_data_out[117] (in view: work.mux_8x16(netlist))
    net        mux.G_397
    input  pin mux.data_out_latch[117]/I2
    instance   mux.data_out_latch[117] (cell SB_LUT4)
    output pin mux.data_out_latch[117]/O
    net        mux.mux_data_out[117]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[118]
12) instance data_out_latch[118] (in view: work.mux_8x16(netlist)), output net mux_data_out[118] (in view: work.mux_8x16(netlist))
    net        mux.G_396
    input  pin mux.data_out_latch[118]/I2
    instance   mux.data_out_latch[118] (cell SB_LUT4)
    output pin mux.data_out_latch[118]/O
    net        mux.mux_data_out[118]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[119]
13) instance data_out_latch[119] (in view: work.mux_8x16(netlist)), output net mux_data_out[119] (in view: work.mux_8x16(netlist))
    net        mux.G_395
    input  pin mux.data_out_latch[119]/I2
    instance   mux.data_out_latch[119] (cell SB_LUT4)
    output pin mux.data_out_latch[119]/O
    net        mux.mux_data_out[119]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[120]
14) instance data_out_latch[120] (in view: work.mux_8x16(netlist)), output net mux_data_out[120] (in view: work.mux_8x16(netlist))
    net        mux.G_394
    input  pin mux.data_out_latch[120]/I2
    instance   mux.data_out_latch[120] (cell SB_LUT4)
    output pin mux.data_out_latch[120]/O
    net        mux.mux_data_out[120]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[121]
15) instance data_out_latch[121] (in view: work.mux_8x16(netlist)), output net mux_data_out[121] (in view: work.mux_8x16(netlist))
    net        mux.G_393
    input  pin mux.data_out_latch[121]/I2
    instance   mux.data_out_latch[121] (cell SB_LUT4)
    output pin mux.data_out_latch[121]/O
    net        mux.mux_data_out[121]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[122]
16) instance data_out_latch[122] (in view: work.mux_8x16(netlist)), output net mux_data_out[122] (in view: work.mux_8x16(netlist))
    net        mux.G_392
    input  pin mux.data_out_latch[122]/I2
    instance   mux.data_out_latch[122] (cell SB_LUT4)
    output pin mux.data_out_latch[122]/O
    net        mux.mux_data_out[122]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[123]
17) instance data_out_latch[123] (in view: work.mux_8x16(netlist)), output net mux_data_out[123] (in view: work.mux_8x16(netlist))
    net        mux.G_391
    input  pin mux.data_out_latch[123]/I2
    instance   mux.data_out_latch[123] (cell SB_LUT4)
    output pin mux.data_out_latch[123]/O
    net        mux.mux_data_out[123]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[124]
18) instance data_out_latch[124] (in view: work.mux_8x16(netlist)), output net mux_data_out[124] (in view: work.mux_8x16(netlist))
    net        mux.G_390
    input  pin mux.data_out_latch[124]/I2
    instance   mux.data_out_latch[124] (cell SB_LUT4)
    output pin mux.data_out_latch[124]/O
    net        mux.mux_data_out[124]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[125]
19) instance data_out_latch[125] (in view: work.mux_8x16(netlist)), output net mux_data_out[125] (in view: work.mux_8x16(netlist))
    net        mux.G_389
    input  pin mux.data_out_latch[125]/I2
    instance   mux.data_out_latch[125] (cell SB_LUT4)
    output pin mux.data_out_latch[125]/O
    net        mux.mux_data_out[125]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[126]
20) instance data_out_latch[126] (in view: work.mux_8x16(netlist)), output net mux_data_out[126] (in view: work.mux_8x16(netlist))
    net        mux.G_388
    input  pin mux.data_out_latch[126]/I2
    instance   mux.data_out_latch[126] (cell SB_LUT4)
    output pin mux.data_out_latch[126]/O
    net        mux.mux_data_out[126]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[127]
21) instance data_out_latch[127] (in view: work.mux_8x16(netlist)), output net mux_data_out[127] (in view: work.mux_8x16(netlist))
    net        mux.G_387
    input  pin mux.data_out_latch[127]/I2
    instance   mux.data_out_latch[127] (cell SB_LUT4)
    output pin mux.data_out_latch[127]/O
    net        mux.mux_data_out[127]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[100]
22) instance data_out_latch[100] (in view: work.mux_8x16(netlist)), output net mux_data_out[100] (in view: work.mux_8x16(netlist))
    net        mux.G_386
    input  pin mux.data_out_latch[100]/I2
    instance   mux.data_out_latch[100] (cell SB_LUT4)
    output pin mux.data_out_latch[100]/O
    net        mux.mux_data_out[100]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[101]
23) instance data_out_latch[101] (in view: work.mux_8x16(netlist)), output net mux_data_out[101] (in view: work.mux_8x16(netlist))
    net        mux.G_385
    input  pin mux.data_out_latch[101]/I2
    instance   mux.data_out_latch[101] (cell SB_LUT4)
    output pin mux.data_out_latch[101]/O
    net        mux.mux_data_out[101]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[102]
24) instance data_out_latch[102] (in view: work.mux_8x16(netlist)), output net mux_data_out[102] (in view: work.mux_8x16(netlist))
    net        mux.G_384
    input  pin mux.data_out_latch[102]/I2
    instance   mux.data_out_latch[102] (cell SB_LUT4)
    output pin mux.data_out_latch[102]/O
    net        mux.mux_data_out[102]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[103]
25) instance data_out_latch[103] (in view: work.mux_8x16(netlist)), output net mux_data_out[103] (in view: work.mux_8x16(netlist))
    net        mux.G_383
    input  pin mux.data_out_latch[103]/I2
    instance   mux.data_out_latch[103] (cell SB_LUT4)
    output pin mux.data_out_latch[103]/O
    net        mux.mux_data_out[103]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[104]
26) instance data_out_latch[104] (in view: work.mux_8x16(netlist)), output net mux_data_out[104] (in view: work.mux_8x16(netlist))
    net        mux.G_382
    input  pin mux.data_out_latch[104]/I2
    instance   mux.data_out_latch[104] (cell SB_LUT4)
    output pin mux.data_out_latch[104]/O
    net        mux.mux_data_out[104]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[105]
27) instance data_out_latch[105] (in view: work.mux_8x16(netlist)), output net mux_data_out[105] (in view: work.mux_8x16(netlist))
    net        mux.G_381
    input  pin mux.data_out_latch[105]/I2
    instance   mux.data_out_latch[105] (cell SB_LUT4)
    output pin mux.data_out_latch[105]/O
    net        mux.mux_data_out[105]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[106]
28) instance data_out_latch[106] (in view: work.mux_8x16(netlist)), output net mux_data_out[106] (in view: work.mux_8x16(netlist))
    net        mux.G_380
    input  pin mux.data_out_latch[106]/I2
    instance   mux.data_out_latch[106] (cell SB_LUT4)
    output pin mux.data_out_latch[106]/O
    net        mux.mux_data_out[106]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[107]
29) instance data_out_latch[107] (in view: work.mux_8x16(netlist)), output net mux_data_out[107] (in view: work.mux_8x16(netlist))
    net        mux.G_379
    input  pin mux.data_out_latch[107]/I2
    instance   mux.data_out_latch[107] (cell SB_LUT4)
    output pin mux.data_out_latch[107]/O
    net        mux.mux_data_out[107]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[108]
30) instance data_out_latch[108] (in view: work.mux_8x16(netlist)), output net mux_data_out[108] (in view: work.mux_8x16(netlist))
    net        mux.G_378
    input  pin mux.data_out_latch[108]/I2
    instance   mux.data_out_latch[108] (cell SB_LUT4)
    output pin mux.data_out_latch[108]/O
    net        mux.mux_data_out[108]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[109]
31) instance data_out_latch[109] (in view: work.mux_8x16(netlist)), output net mux_data_out[109] (in view: work.mux_8x16(netlist))
    net        mux.G_377
    input  pin mux.data_out_latch[109]/I2
    instance   mux.data_out_latch[109] (cell SB_LUT4)
    output pin mux.data_out_latch[109]/O
    net        mux.mux_data_out[109]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[110]
32) instance data_out_latch[110] (in view: work.mux_8x16(netlist)), output net mux_data_out[110] (in view: work.mux_8x16(netlist))
    net        mux.G_376
    input  pin mux.data_out_latch[110]/I2
    instance   mux.data_out_latch[110] (cell SB_LUT4)
    output pin mux.data_out_latch[110]/O
    net        mux.mux_data_out[110]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[111]
33) instance data_out_latch[111] (in view: work.mux_8x16(netlist)), output net mux_data_out[111] (in view: work.mux_8x16(netlist))
    net        mux.G_375
    input  pin mux.data_out_latch[111]/I2
    instance   mux.data_out_latch[111] (cell SB_LUT4)
    output pin mux.data_out_latch[111]/O
    net        mux.mux_data_out[111]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[112]
34) instance data_out_latch[112] (in view: work.mux_8x16(netlist)), output net mux_data_out[112] (in view: work.mux_8x16(netlist))
    net        mux.G_374
    input  pin mux.data_out_latch[112]/I2
    instance   mux.data_out_latch[112] (cell SB_LUT4)
    output pin mux.data_out_latch[112]/O
    net        mux.mux_data_out[112]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[113]
35) instance data_out_latch[113] (in view: work.mux_8x16(netlist)), output net mux_data_out[113] (in view: work.mux_8x16(netlist))
    net        mux.G_373
    input  pin mux.data_out_latch[113]/I2
    instance   mux.data_out_latch[113] (cell SB_LUT4)
    output pin mux.data_out_latch[113]/O
    net        mux.mux_data_out[113]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[114]
36) instance data_out_latch[114] (in view: work.mux_8x16(netlist)), output net mux_data_out[114] (in view: work.mux_8x16(netlist))
    net        mux.G_372
    input  pin mux.data_out_latch[114]/I2
    instance   mux.data_out_latch[114] (cell SB_LUT4)
    output pin mux.data_out_latch[114]/O
    net        mux.mux_data_out[114]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[85]
37) instance data_out_latch[85] (in view: work.mux_8x16(netlist)), output net mux_data_out[85] (in view: work.mux_8x16(netlist))
    net        mux.G_371
    input  pin mux.data_out_latch[85]/I2
    instance   mux.data_out_latch[85] (cell SB_LUT4)
    output pin mux.data_out_latch[85]/O
    net        mux.mux_data_out[85]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[86]
38) instance data_out_latch[86] (in view: work.mux_8x16(netlist)), output net mux_data_out[86] (in view: work.mux_8x16(netlist))
    net        mux.G_370
    input  pin mux.data_out_latch[86]/I2
    instance   mux.data_out_latch[86] (cell SB_LUT4)
    output pin mux.data_out_latch[86]/O
    net        mux.mux_data_out[86]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[87]
39) instance data_out_latch[87] (in view: work.mux_8x16(netlist)), output net mux_data_out[87] (in view: work.mux_8x16(netlist))
    net        mux.G_369
    input  pin mux.data_out_latch[87]/I2
    instance   mux.data_out_latch[87] (cell SB_LUT4)
    output pin mux.data_out_latch[87]/O
    net        mux.mux_data_out[87]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[88]
40) instance data_out_latch[88] (in view: work.mux_8x16(netlist)), output net mux_data_out[88] (in view: work.mux_8x16(netlist))
    net        mux.G_368
    input  pin mux.data_out_latch[88]/I2
    instance   mux.data_out_latch[88] (cell SB_LUT4)
    output pin mux.data_out_latch[88]/O
    net        mux.mux_data_out[88]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[89]
41) instance data_out_latch[89] (in view: work.mux_8x16(netlist)), output net mux_data_out[89] (in view: work.mux_8x16(netlist))
    net        mux.G_367
    input  pin mux.data_out_latch[89]/I2
    instance   mux.data_out_latch[89] (cell SB_LUT4)
    output pin mux.data_out_latch[89]/O
    net        mux.mux_data_out[89]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[90]
42) instance data_out_latch[90] (in view: work.mux_8x16(netlist)), output net mux_data_out[90] (in view: work.mux_8x16(netlist))
    net        mux.G_366
    input  pin mux.data_out_latch[90]/I2
    instance   mux.data_out_latch[90] (cell SB_LUT4)
    output pin mux.data_out_latch[90]/O
    net        mux.mux_data_out[90]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[91]
43) instance data_out_latch[91] (in view: work.mux_8x16(netlist)), output net mux_data_out[91] (in view: work.mux_8x16(netlist))
    net        mux.G_365
    input  pin mux.data_out_latch[91]/I2
    instance   mux.data_out_latch[91] (cell SB_LUT4)
    output pin mux.data_out_latch[91]/O
    net        mux.mux_data_out[91]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[92]
44) instance data_out_latch[92] (in view: work.mux_8x16(netlist)), output net mux_data_out[92] (in view: work.mux_8x16(netlist))
    net        mux.G_364
    input  pin mux.data_out_latch[92]/I2
    instance   mux.data_out_latch[92] (cell SB_LUT4)
    output pin mux.data_out_latch[92]/O
    net        mux.mux_data_out[92]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[93]
45) instance data_out_latch[93] (in view: work.mux_8x16(netlist)), output net mux_data_out[93] (in view: work.mux_8x16(netlist))
    net        mux.G_363
    input  pin mux.data_out_latch[93]/I2
    instance   mux.data_out_latch[93] (cell SB_LUT4)
    output pin mux.data_out_latch[93]/O
    net        mux.mux_data_out[93]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[94]
46) instance data_out_latch[94] (in view: work.mux_8x16(netlist)), output net mux_data_out[94] (in view: work.mux_8x16(netlist))
    net        mux.G_362
    input  pin mux.data_out_latch[94]/I2
    instance   mux.data_out_latch[94] (cell SB_LUT4)
    output pin mux.data_out_latch[94]/O
    net        mux.mux_data_out[94]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[95]
47) instance data_out_latch[95] (in view: work.mux_8x16(netlist)), output net mux_data_out[95] (in view: work.mux_8x16(netlist))
    net        mux.G_361
    input  pin mux.data_out_latch[95]/I2
    instance   mux.data_out_latch[95] (cell SB_LUT4)
    output pin mux.data_out_latch[95]/O
    net        mux.mux_data_out[95]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[96]
48) instance data_out_latch[96] (in view: work.mux_8x16(netlist)), output net mux_data_out[96] (in view: work.mux_8x16(netlist))
    net        mux.G_360
    input  pin mux.data_out_latch[96]/I2
    instance   mux.data_out_latch[96] (cell SB_LUT4)
    output pin mux.data_out_latch[96]/O
    net        mux.mux_data_out[96]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[97]
49) instance data_out_latch[97] (in view: work.mux_8x16(netlist)), output net mux_data_out[97] (in view: work.mux_8x16(netlist))
    net        mux.G_359
    input  pin mux.data_out_latch[97]/I2
    instance   mux.data_out_latch[97] (cell SB_LUT4)
    output pin mux.data_out_latch[97]/O
    net        mux.mux_data_out[97]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[98]
50) instance data_out_latch[98] (in view: work.mux_8x16(netlist)), output net mux_data_out[98] (in view: work.mux_8x16(netlist))
    net        mux.G_358
    input  pin mux.data_out_latch[98]/I2
    instance   mux.data_out_latch[98] (cell SB_LUT4)
    output pin mux.data_out_latch[98]/O
    net        mux.mux_data_out[98]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[99]
51) instance data_out_latch[99] (in view: work.mux_8x16(netlist)), output net mux_data_out[99] (in view: work.mux_8x16(netlist))
    net        mux.G_357
    input  pin mux.data_out_latch[99]/I2
    instance   mux.data_out_latch[99] (cell SB_LUT4)
    output pin mux.data_out_latch[99]/O
    net        mux.mux_data_out[99]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[70]
52) instance data_out_latch[70] (in view: work.mux_8x16(netlist)), output net mux_data_out[70] (in view: work.mux_8x16(netlist))
    net        mux.G_356
    input  pin mux.data_out_latch[70]/I2
    instance   mux.data_out_latch[70] (cell SB_LUT4)
    output pin mux.data_out_latch[70]/O
    net        mux.mux_data_out[70]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[71]
53) instance data_out_latch[71] (in view: work.mux_8x16(netlist)), output net mux_data_out[71] (in view: work.mux_8x16(netlist))
    net        mux.G_355
    input  pin mux.data_out_latch[71]/I2
    instance   mux.data_out_latch[71] (cell SB_LUT4)
    output pin mux.data_out_latch[71]/O
    net        mux.mux_data_out[71]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[72]
54) instance data_out_latch[72] (in view: work.mux_8x16(netlist)), output net mux_data_out[72] (in view: work.mux_8x16(netlist))
    net        mux.G_354
    input  pin mux.data_out_latch[72]/I2
    instance   mux.data_out_latch[72] (cell SB_LUT4)
    output pin mux.data_out_latch[72]/O
    net        mux.mux_data_out[72]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[73]
55) instance data_out_latch[73] (in view: work.mux_8x16(netlist)), output net mux_data_out[73] (in view: work.mux_8x16(netlist))
    net        mux.G_353
    input  pin mux.data_out_latch[73]/I2
    instance   mux.data_out_latch[73] (cell SB_LUT4)
    output pin mux.data_out_latch[73]/O
    net        mux.mux_data_out[73]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[74]
56) instance data_out_latch[74] (in view: work.mux_8x16(netlist)), output net mux_data_out[74] (in view: work.mux_8x16(netlist))
    net        mux.G_352
    input  pin mux.data_out_latch[74]/I2
    instance   mux.data_out_latch[74] (cell SB_LUT4)
    output pin mux.data_out_latch[74]/O
    net        mux.mux_data_out[74]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[75]
57) instance data_out_latch[75] (in view: work.mux_8x16(netlist)), output net mux_data_out[75] (in view: work.mux_8x16(netlist))
    net        mux.G_351
    input  pin mux.data_out_latch[75]/I2
    instance   mux.data_out_latch[75] (cell SB_LUT4)
    output pin mux.data_out_latch[75]/O
    net        mux.mux_data_out[75]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[76]
58) instance data_out_latch[76] (in view: work.mux_8x16(netlist)), output net mux_data_out[76] (in view: work.mux_8x16(netlist))
    net        mux.G_350
    input  pin mux.data_out_latch[76]/I2
    instance   mux.data_out_latch[76] (cell SB_LUT4)
    output pin mux.data_out_latch[76]/O
    net        mux.mux_data_out[76]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[77]
59) instance data_out_latch[77] (in view: work.mux_8x16(netlist)), output net mux_data_out[77] (in view: work.mux_8x16(netlist))
    net        mux.G_349
    input  pin mux.data_out_latch[77]/I2
    instance   mux.data_out_latch[77] (cell SB_LUT4)
    output pin mux.data_out_latch[77]/O
    net        mux.mux_data_out[77]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[78]
60) instance data_out_latch[78] (in view: work.mux_8x16(netlist)), output net mux_data_out[78] (in view: work.mux_8x16(netlist))
    net        mux.G_348
    input  pin mux.data_out_latch[78]/I2
    instance   mux.data_out_latch[78] (cell SB_LUT4)
    output pin mux.data_out_latch[78]/O
    net        mux.mux_data_out[78]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[79]
61) instance data_out_latch[79] (in view: work.mux_8x16(netlist)), output net mux_data_out[79] (in view: work.mux_8x16(netlist))
    net        mux.G_347
    input  pin mux.data_out_latch[79]/I2
    instance   mux.data_out_latch[79] (cell SB_LUT4)
    output pin mux.data_out_latch[79]/O
    net        mux.mux_data_out[79]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[80]
62) instance data_out_latch[80] (in view: work.mux_8x16(netlist)), output net mux_data_out[80] (in view: work.mux_8x16(netlist))
    net        mux.G_346
    input  pin mux.data_out_latch[80]/I2
    instance   mux.data_out_latch[80] (cell SB_LUT4)
    output pin mux.data_out_latch[80]/O
    net        mux.mux_data_out[80]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[81]
63) instance data_out_latch[81] (in view: work.mux_8x16(netlist)), output net mux_data_out[81] (in view: work.mux_8x16(netlist))
    net        mux.G_345
    input  pin mux.data_out_latch[81]/I2
    instance   mux.data_out_latch[81] (cell SB_LUT4)
    output pin mux.data_out_latch[81]/O
    net        mux.mux_data_out[81]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[82]
64) instance data_out_latch[82] (in view: work.mux_8x16(netlist)), output net mux_data_out[82] (in view: work.mux_8x16(netlist))
    net        mux.G_344
    input  pin mux.data_out_latch[82]/I2
    instance   mux.data_out_latch[82] (cell SB_LUT4)
    output pin mux.data_out_latch[82]/O
    net        mux.mux_data_out[82]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[83]
65) instance data_out_latch[83] (in view: work.mux_8x16(netlist)), output net mux_data_out[83] (in view: work.mux_8x16(netlist))
    net        mux.G_343
    input  pin mux.data_out_latch[83]/I2
    instance   mux.data_out_latch[83] (cell SB_LUT4)
    output pin mux.data_out_latch[83]/O
    net        mux.mux_data_out[83]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[84]
66) instance data_out_latch[84] (in view: work.mux_8x16(netlist)), output net mux_data_out[84] (in view: work.mux_8x16(netlist))
    net        mux.G_342
    input  pin mux.data_out_latch[84]/I2
    instance   mux.data_out_latch[84] (cell SB_LUT4)
    output pin mux.data_out_latch[84]/O
    net        mux.mux_data_out[84]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[55]
67) instance data_out_latch[55] (in view: work.mux_8x16(netlist)), output net mux_data_out[55] (in view: work.mux_8x16(netlist))
    net        mux.G_341
    input  pin mux.data_out_latch[55]/I2
    instance   mux.data_out_latch[55] (cell SB_LUT4)
    output pin mux.data_out_latch[55]/O
    net        mux.mux_data_out[55]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[56]
68) instance data_out_latch[56] (in view: work.mux_8x16(netlist)), output net mux_data_out[56] (in view: work.mux_8x16(netlist))
    net        mux.G_340
    input  pin mux.data_out_latch[56]/I2
    instance   mux.data_out_latch[56] (cell SB_LUT4)
    output pin mux.data_out_latch[56]/O
    net        mux.mux_data_out[56]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[57]
69) instance data_out_latch[57] (in view: work.mux_8x16(netlist)), output net mux_data_out[57] (in view: work.mux_8x16(netlist))
    net        mux.G_339
    input  pin mux.data_out_latch[57]/I2
    instance   mux.data_out_latch[57] (cell SB_LUT4)
    output pin mux.data_out_latch[57]/O
    net        mux.mux_data_out[57]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[58]
70) instance data_out_latch[58] (in view: work.mux_8x16(netlist)), output net mux_data_out[58] (in view: work.mux_8x16(netlist))
    net        mux.G_338
    input  pin mux.data_out_latch[58]/I2
    instance   mux.data_out_latch[58] (cell SB_LUT4)
    output pin mux.data_out_latch[58]/O
    net        mux.mux_data_out[58]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[59]
71) instance data_out_latch[59] (in view: work.mux_8x16(netlist)), output net mux_data_out[59] (in view: work.mux_8x16(netlist))
    net        mux.G_337
    input  pin mux.data_out_latch[59]/I2
    instance   mux.data_out_latch[59] (cell SB_LUT4)
    output pin mux.data_out_latch[59]/O
    net        mux.mux_data_out[59]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[60]
72) instance data_out_latch[60] (in view: work.mux_8x16(netlist)), output net mux_data_out[60] (in view: work.mux_8x16(netlist))
    net        mux.G_336
    input  pin mux.data_out_latch[60]/I2
    instance   mux.data_out_latch[60] (cell SB_LUT4)
    output pin mux.data_out_latch[60]/O
    net        mux.mux_data_out[60]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[61]
73) instance data_out_latch[61] (in view: work.mux_8x16(netlist)), output net mux_data_out[61] (in view: work.mux_8x16(netlist))
    net        mux.G_335
    input  pin mux.data_out_latch[61]/I2
    instance   mux.data_out_latch[61] (cell SB_LUT4)
    output pin mux.data_out_latch[61]/O
    net        mux.mux_data_out[61]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[62]
74) instance data_out_latch[62] (in view: work.mux_8x16(netlist)), output net mux_data_out[62] (in view: work.mux_8x16(netlist))
    net        mux.G_334
    input  pin mux.data_out_latch[62]/I2
    instance   mux.data_out_latch[62] (cell SB_LUT4)
    output pin mux.data_out_latch[62]/O
    net        mux.mux_data_out[62]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[63]
75) instance data_out_latch[63] (in view: work.mux_8x16(netlist)), output net mux_data_out[63] (in view: work.mux_8x16(netlist))
    net        mux.G_333
    input  pin mux.data_out_latch[63]/I2
    instance   mux.data_out_latch[63] (cell SB_LUT4)
    output pin mux.data_out_latch[63]/O
    net        mux.mux_data_out[63]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[64]
76) instance data_out_latch[64] (in view: work.mux_8x16(netlist)), output net mux_data_out[64] (in view: work.mux_8x16(netlist))
    net        mux.G_332
    input  pin mux.data_out_latch[64]/I2
    instance   mux.data_out_latch[64] (cell SB_LUT4)
    output pin mux.data_out_latch[64]/O
    net        mux.mux_data_out[64]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[65]
77) instance data_out_latch[65] (in view: work.mux_8x16(netlist)), output net mux_data_out[65] (in view: work.mux_8x16(netlist))
    net        mux.G_331
    input  pin mux.data_out_latch[65]/I2
    instance   mux.data_out_latch[65] (cell SB_LUT4)
    output pin mux.data_out_latch[65]/O
    net        mux.mux_data_out[65]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[66]
78) instance data_out_latch[66] (in view: work.mux_8x16(netlist)), output net mux_data_out[66] (in view: work.mux_8x16(netlist))
    net        mux.G_330
    input  pin mux.data_out_latch[66]/I2
    instance   mux.data_out_latch[66] (cell SB_LUT4)
    output pin mux.data_out_latch[66]/O
    net        mux.mux_data_out[66]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[67]
79) instance data_out_latch[67] (in view: work.mux_8x16(netlist)), output net mux_data_out[67] (in view: work.mux_8x16(netlist))
    net        mux.G_329
    input  pin mux.data_out_latch[67]/I2
    instance   mux.data_out_latch[67] (cell SB_LUT4)
    output pin mux.data_out_latch[67]/O
    net        mux.mux_data_out[67]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[68]
80) instance data_out_latch[68] (in view: work.mux_8x16(netlist)), output net mux_data_out[68] (in view: work.mux_8x16(netlist))
    net        mux.G_328
    input  pin mux.data_out_latch[68]/I2
    instance   mux.data_out_latch[68] (cell SB_LUT4)
    output pin mux.data_out_latch[68]/O
    net        mux.mux_data_out[68]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[69]
81) instance data_out_latch[69] (in view: work.mux_8x16(netlist)), output net mux_data_out[69] (in view: work.mux_8x16(netlist))
    net        mux.G_327
    input  pin mux.data_out_latch[69]/I2
    instance   mux.data_out_latch[69] (cell SB_LUT4)
    output pin mux.data_out_latch[69]/O
    net        mux.mux_data_out[69]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[48]
82) instance data_out_latch[48] (in view: work.mux_8x16(netlist)), output net mux_data_out[48] (in view: work.mux_8x16(netlist))
    net        mux.G_326
    input  pin mux.data_out_latch[48]/I2
    instance   mux.data_out_latch[48] (cell SB_LUT4)
    output pin mux.data_out_latch[48]/O
    net        mux.mux_data_out[48]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[49]
83) instance data_out_latch[49] (in view: work.mux_8x16(netlist)), output net mux_data_out[49] (in view: work.mux_8x16(netlist))
    net        mux.G_325
    input  pin mux.data_out_latch[49]/I2
    instance   mux.data_out_latch[49] (cell SB_LUT4)
    output pin mux.data_out_latch[49]/O
    net        mux.mux_data_out[49]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[50]
84) instance data_out_latch[50] (in view: work.mux_8x16(netlist)), output net mux_data_out[50] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[51]
85) instance data_out_latch[51] (in view: work.mux_8x16(netlist)), output net mux_data_out[51] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[52]
86) instance data_out_latch[52] (in view: work.mux_8x16(netlist)), output net mux_data_out[52] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[53]
87) instance data_out_latch[53] (in view: work.mux_8x16(netlist)), output net mux_data_out[53] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[54]
88) instance data_out_latch[54] (in view: work.mux_8x16(netlist)), output net mux_data_out[54] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[18]
89) instance data_out_latch[18] (in view: work.mux_8x16(netlist)), output net mux_data_out[18] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[19]
90) instance data_out_latch[19] (in view: work.mux_8x16(netlist)), output net mux_data_out[19] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[20]
91) instance data_out_latch[20] (in view: work.mux_8x16(netlist)), output net mux_data_out[20] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[21]
92) instance data_out_latch[21] (in view: work.mux_8x16(netlist)), output net mux_data_out[21] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[22]
93) instance data_out_latch[22] (in view: work.mux_8x16(netlist)), output net mux_data_out[22] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[23]
94) instance data_out_latch[23] (in view: work.mux_8x16(netlist)), output net mux_data_out[23] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[24]
95) instance data_out_latch[24] (in view: work.mux_8x16(netlist)), output net mux_data_out[24] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[25]
96) instance data_out_latch[25] (in view: work.mux_8x16(netlist)), output net mux_data_out[25] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[26]
97) instance data_out_latch[26] (in view: work.mux_8x16(netlist)), output net mux_data_out[26] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[27]
98) instance data_out_latch[27] (in view: work.mux_8x16(netlist)), output net mux_data_out[27] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[28]
99) instance data_out_latch[28] (in view: work.mux_8x16(netlist)), output net mux_data_out[28] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[29]
100) instance data_out_latch[29] (in view: work.mux_8x16(netlist)), output net mux_data_out[29] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[30]
101) instance data_out_latch[30] (in view: work.mux_8x16(netlist)), output net mux_data_out[30] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[31]
102) instance data_out_latch[31] (in view: work.mux_8x16(netlist)), output net mux_data_out[31] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
103) instance data_out_latch[3] (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
104) instance data_out_latch[4] (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
105) instance data_out_latch[5] (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
106) instance data_out_latch[6] (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
107) instance data_out_latch[7] (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[8]
108) instance data_out_latch[8] (in view: work.mux_8x16(netlist)), output net mux_data_out[8] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[9]
109) instance data_out_latch[9] (in view: work.mux_8x16(netlist)), output net mux_data_out[9] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[10]
110) instance data_out_latch[10] (in view: work.mux_8x16(netlist)), output net mux_data_out[10] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[11]
111) instance data_out_latch[11] (in view: work.mux_8x16(netlist)), output net mux_data_out[11] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[12]
112) instance data_out_latch[12] (in view: work.mux_8x16(netlist)), output net mux_data_out[12] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[13]
113) instance data_out_latch[13] (in view: work.mux_8x16(netlist)), output net mux_data_out[13] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[14]
114) instance data_out_latch[14] (in view: work.mux_8x16(netlist)), output net mux_data_out[14] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[15]
115) instance data_out_latch[15] (in view: work.mux_8x16(netlist)), output net mux_data_out[15] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[16]
116) instance data_out_latch[16] (in view: work.mux_8x16(netlist)), output net mux_data_out[16] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[17]
117) instance data_out_latch[17] (in view: work.mux_8x16(netlist)), output net mux_data_out[17] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
118) instance data_out_latch[0] (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
119) instance data_out_latch[1] (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
120) instance data_out_latch[2] (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[32]
121) instance data_out_latch[32] (in view: work.mux_8x16(netlist)), output net mux_data_out[32] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[33]
122) instance data_out_latch[33] (in view: work.mux_8x16(netlist)), output net mux_data_out[33] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[34]
123) instance data_out_latch[34] (in view: work.mux_8x16(netlist)), output net mux_data_out[34] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[35]
124) instance data_out_latch[35] (in view: work.mux_8x16(netlist)), output net mux_data_out[35] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[36]
125) instance data_out_latch[36] (in view: work.mux_8x16(netlist)), output net mux_data_out[36] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[37]
126) instance data_out_latch[37] (in view: work.mux_8x16(netlist)), output net mux_data_out[37] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[38]
127) instance data_out_latch[38] (in view: work.mux_8x16(netlist)), output net mux_data_out[38] (in view: work.mux_8x16(netlist))
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[39]
128) instance data_out_latch[39] (in view: work.mux_8x16(netlist)), output net mux_data_out[39] (in view: work.mux_8x16(netlist))
End of loops
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:20:34 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.009

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      43.8 MHz      20.830        22.848        -1.009     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.967  |  No paths    -      |  10.415      6.770  |  10.415      -1.009
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                         Arrival           
Instance                                     Reference                     Type              Pin          Net                 Time        Slack 
                                             Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     mux_data_in[0]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     mux_data_in[1]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     mux_data_in[2]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     mux_data_in[3]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     mux_data_in[4]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     mux_data_in[5]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     mux_data_in[6]      0.920       -1.009
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[7]     mux_data_in[7]      0.920       -1.009
genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     mux_data_in[64]     0.920       -0.978
genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     mux_data_in[65]     0.920       -0.978
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                    Required           
Instance                            Reference                     Type        Pin     Net       Time         Slack 
                                    Clock                                                                          
-------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[0]        top|clk_sb_inferred_clock     SB_DFFE     D       G_407     10.260       -1.009
sb_translator_1.instr_out[1]        top|clk_sb_inferred_clock     SB_DFFE     D       G_406     10.260       -1.009
sb_translator_1.instr_out[2]        top|clk_sb_inferred_clock     SB_DFFE     D       G_405     10.260       -1.009
sb_translator_1.instr_out[3]        top|clk_sb_inferred_clock     SB_DFFE     D       G_404     10.260       -1.009
sb_translator_1.instr_out[4]        top|clk_sb_inferred_clock     SB_DFFE     D       G_403     10.260       -1.009
sb_translator_1.instr_out[5]        top|clk_sb_inferred_clock     SB_DFFE     D       G_402     10.260       -1.009
sb_translator_1.instr_out[6]        top|clk_sb_inferred_clock     SB_DFFE     D       G_401     10.260       -1.009
sb_translator_1.instr_out[7]        top|clk_sb_inferred_clock     SB_DFFE     D       G_400     10.260       -1.009
sb_translator_1.rgb_data_tmp[0]     top|clk_sb_inferred_clock     SB_DFFE     D       G_407     10.260       -1.009
sb_translator_1.rgb_data_tmp[1]     top|clk_sb_inferred_clock     SB_DFFE     D       G_406     10.260       -1.009
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
mux_data_in[0]                               Net               -            -       2.259     -           1         
demux.data_out_1_iv_i_0[0]                   SB_LUT4           I0           In      -         3.179       -         
demux.data_out_1_iv_i_0[0]                   SB_LUT4           O            Out     0.661     3.840       -         
data_out_1_iv_i_0[0]                         Net               -            -       1.371     -           1         
demux.data_out_1_iv_i_10[0]                  SB_LUT4           I0           In      -         5.211       -         
demux.data_out_1_iv_i_10[0]                  SB_LUT4           O            Out     0.661     5.873       -         
data_out_1_iv_i_10[0]                        Net               -            -       1.371     -           1         
demux.data_out_1_iv_i[0]                     SB_LUT4           I1           In      -         7.244       -         
demux.data_out_1_iv_i[0]                     SB_LUT4           O            Out     0.589     7.833       -         
N_280                                        Net               -            -       1.371     -           1         
demux.data_out_latch[0]                      SB_LUT4           I2           In      -         9.204       -         
demux.data_out_latch[0]                      SB_LUT4           O            Out     0.558     9.762       -         
ram_data_out[0]                              Net               -            -       1.507     -           5         
sb_translator_1.instr_out[0]                 SB_DFFE           D            In      -         11.269      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.424 is 3.545(31.0%) logic and 7.879(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.instr_out[1] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
mux_data_in[1]                               Net               -            -       2.259     -           1         
demux.data_out_1_iv_i_0[1]                   SB_LUT4           I0           In      -         3.179       -         
demux.data_out_1_iv_i_0[1]                   SB_LUT4           O            Out     0.661     3.840       -         
data_out_1_iv_i_0[1]                         Net               -            -       1.371     -           1         
demux.data_out_1_iv_i_10[1]                  SB_LUT4           I0           In      -         5.211       -         
demux.data_out_1_iv_i_10[1]                  SB_LUT4           O            Out     0.661     5.873       -         
data_out_1_iv_i_10[1]                        Net               -            -       1.371     -           1         
demux.data_out_1_iv_i[1]                     SB_LUT4           I1           In      -         7.244       -         
demux.data_out_1_iv_i[1]                     SB_LUT4           O            Out     0.589     7.833       -         
data_out_1_iv_i[1]                           Net               -            -       1.371     -           1         
demux.data_out_latch[1]                      SB_LUT4           I2           In      -         9.204       -         
demux.data_out_latch[1]                      SB_LUT4           O            Out     0.558     9.762       -         
ram_data_out[1]                              Net               -            -       1.507     -           5         
sb_translator_1.instr_out[1]                 SB_DFFE           D            In      -         11.269      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.424 is 3.545(31.0%) logic and 7.879(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0 / RDATA[2]
    Ending point:                            sb_translator_1.instr_out[2] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[2]     Out     0.920     0.920       -         
mux_data_in[2]                               Net               -            -       2.259     -           1         
demux.data_out_1_iv_i_0[2]                   SB_LUT4           I0           In      -         3.179       -         
demux.data_out_1_iv_i_0[2]                   SB_LUT4           O            Out     0.661     3.840       -         
data_out_1_iv_i_0[2]                         Net               -            -       1.371     -           1         
demux.data_out_1_iv_i_10[2]                  SB_LUT4           I0           In      -         5.211       -         
demux.data_out_1_iv_i_10[2]                  SB_LUT4           O            Out     0.661     5.873       -         
data_out_1_iv_i_10[2]                        Net               -            -       1.371     -           1         
demux.data_out_1_iv_i[2]                     SB_LUT4           I1           In      -         7.244       -         
demux.data_out_1_iv_i[2]                     SB_LUT4           O            Out     0.589     7.833       -         
data_out_1_iv_i[2]                           Net               -            -       1.371     -           1         
demux.data_out_latch[2]                      SB_LUT4           I2           In      -         9.204       -         
demux.data_out_latch[2]                      SB_LUT4           O            Out     0.558     9.762       -         
ram_data_out[2]                              Net               -            -       1.507     -           5         
sb_translator_1.instr_out[2]                 SB_DFFE           D            In      -         11.269      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.424 is 3.545(31.0%) logic and 7.879(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0 / RDATA[3]
    Ending point:                            sb_translator_1.instr_out[3] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[3]     Out     0.920     0.920       -         
mux_data_in[3]                               Net               -            -       2.259     -           1         
demux.data_out_1_iv_i_0[3]                   SB_LUT4           I0           In      -         3.179       -         
demux.data_out_1_iv_i_0[3]                   SB_LUT4           O            Out     0.661     3.840       -         
data_out_1_iv_i_0[3]                         Net               -            -       1.371     -           1         
demux.data_out_1_iv_i_10[3]                  SB_LUT4           I0           In      -         5.211       -         
demux.data_out_1_iv_i_10[3]                  SB_LUT4           O            Out     0.661     5.873       -         
data_out_1_iv_i_10[3]                        Net               -            -       1.371     -           1         
demux.data_out_1_iv_i[3]                     SB_LUT4           I1           In      -         7.244       -         
demux.data_out_1_iv_i[3]                     SB_LUT4           O            Out     0.589     7.833       -         
data_out_1_iv_i[3]                           Net               -            -       1.371     -           1         
demux.data_out_latch[3]                      SB_LUT4           I2           In      -         9.204       -         
demux.data_out_latch[3]                      SB_LUT4           O            Out     0.558     9.762       -         
ram_data_out[3]                              Net               -            -       1.507     -           5         
sb_translator_1.instr_out[3]                 SB_DFFE           D            In      -         11.269      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.424 is 3.545(31.0%) logic and 7.879(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0 / RDATA[4]
    Ending point:                            sb_translator_1.instr_out[4] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[4]     Out     0.920     0.920       -         
mux_data_in[4]                               Net               -            -       2.259     -           1         
demux.data_out_1_iv_i_0[4]                   SB_LUT4           I0           In      -         3.179       -         
demux.data_out_1_iv_i_0[4]                   SB_LUT4           O            Out     0.661     3.840       -         
data_out_1_iv_i_0[4]                         Net               -            -       1.371     -           1         
demux.data_out_1_iv_i_10[4]                  SB_LUT4           I0           In      -         5.211       -         
demux.data_out_1_iv_i_10[4]                  SB_LUT4           O            Out     0.661     5.873       -         
data_out_1_iv_i_10[4]                        Net               -            -       1.371     -           1         
demux.data_out_1_iv_i[4]                     SB_LUT4           I1           In      -         7.244       -         
demux.data_out_1_iv_i[4]                     SB_LUT4           O            Out     0.589     7.833       -         
data_out_1_iv_i[4]                           Net               -            -       1.371     -           1         
demux.data_out_latch[4]                      SB_LUT4           I2           In      -         9.204       -         
demux.data_out_latch[4]                      SB_LUT4           O            Out     0.558     9.762       -         
ram_data_out[4]                              Net               -            -       1.507     -           5         
sb_translator_1.instr_out[4]                 SB_DFFE           D            In      -         11.269      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.424 is 3.545(31.0%) logic and 7.879(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 149MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         144 uses
SB_DFFER        100 uses
SB_DFFES        1 use
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         656 uses

I/O Register bits:                  0
Register bits not including I/Os:   304 (47%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:
   top|clk_sb_inferred_clock: 334

@S |Mapping Summary:
Total  LUTs: 656 (102%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 656 = 656 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 149MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Dec 03 19:20:34 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:21:46 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal rgb_data_tmp[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:21:46 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:21:46 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:21:46 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:21:48 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:21:48 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:21:48 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:21:48 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 664 /       416
   2		0h:00m:02s		    -4.01ns		 642 /       416
   3		0h:00m:02s		    -2.86ns		 642 /       416
   4		0h:00m:02s		    -1.63ns		 643 /       416
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Replicating instance spi_slave_1.bitcnt_tx[0] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:02s		    -1.63ns		 645 /       420


   6		0h:00m:02s		    -1.46ns		 647 /       420
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":109:16:109:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_1_axbxc4_a0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.un1_cs_n_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":140:4:140:7|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":125:7:125:43|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":109:16:109:32|Unbuffered I/O spi_slave_1.un1_bitcnt_tx_1_axbxc4_a0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.un1_cs_n_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Boundary register spi_slave_1.miso (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1411 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 152MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
1) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
2) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
3) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
4) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
5) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
6) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
7) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
8) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 152MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 450 clock pin(s) of sequential element(s)
0 instances converted, 450 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               450        demux.ram_sel_ret_2     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 152MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 152MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 152MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
1) instance ram_sel_ret_11_RNIKF4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[7]
    input  pin mux.ram_sel_ret_11_RNIKF4E5/I1
    instance   mux.ram_sel_ret_11_RNIKF4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIKF4E5/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
2) instance ram_sel_ret_11_RNID84E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[0]
    input  pin mux.ram_sel_ret_11_RNID84E5/I1
    instance   mux.ram_sel_ret_11_RNID84E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNID84E5/O
    net        mux.mux_data_out[0]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
3) instance ram_sel_ret_11_RNIE94E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[1]
    input  pin mux.ram_sel_ret_11_RNIE94E5/I1
    instance   mux.ram_sel_ret_11_RNIE94E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIE94E5/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
4) instance ram_sel_ret_11_RNIFA4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[2]
    input  pin mux.ram_sel_ret_11_RNIFA4E5/I1
    instance   mux.ram_sel_ret_11_RNIFA4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIFA4E5/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
5) instance ram_sel_ret_11_RNIGB4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[3]
    input  pin mux.ram_sel_ret_11_RNIGB4E5/I1
    instance   mux.ram_sel_ret_11_RNIGB4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIGB4E5/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
6) instance ram_sel_ret_11_RNIHC4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[4]
    input  pin mux.ram_sel_ret_11_RNIHC4E5/I1
    instance   mux.ram_sel_ret_11_RNIHC4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIHC4E5/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
7) instance ram_sel_ret_11_RNIID4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[5]
    input  pin mux.ram_sel_ret_11_RNIID4E5/I1
    instance   mux.ram_sel_ret_11_RNIID4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIID4E5/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
8) instance ram_sel_ret_11_RNIJE4E5 (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.mux_data_out[6]
    input  pin mux.ram_sel_ret_11_RNIJE4E5/I1
    instance   mux.ram_sel_ret_11_RNIJE4E5 (cell SB_LUT4)
    output pin mux.ram_sel_ret_11_RNIJE4E5/O
    net        mux.mux_data_out[6]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:21:52 2021
#


Top view:               top
Requested Frequency:    65.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.706

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             65.2 MHz      55.4 MHz      15.334        18.040        -2.706     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  15.334      -2.706  |  No paths    -      |  15.334      11.690  |  15.334      5.963
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                Arrival           
Instance                             Reference     Type         Pin     Net                  Time        Slack 
                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[1]          System        SB_DFFER     Q       cnt_leds[1]          0.796       -2.706
sb_translator_1.cnt_leds[2]          System        SB_DFFER     Q       cnt_leds[2]          0.796       -2.676
sb_translator_1.num_leds[1]          System        SB_DFFES     Q       num_leds[1]          0.796       -2.645
sb_translator_1.num_leds[0]          System        SB_DFFER     Q       cnt13_0              0.796       -2.634
sb_translator_1.num_leds_fast[1]     System        SB_DFFES     Q       num_leds_fast[1]     0.796       -2.603
sb_translator_1.cnt_leds[0]          System        SB_DFFER     Q       cnt_leds[0]          0.796       -2.555
sb_translator_1.num_leds[2]          System        SB_DFFER     Q       num_leds[2]          0.796       -2.552
sb_translator_1.cnt_leds[3]          System        SB_DFFER     Q       cnt_leds[3]          0.796       -2.476
sb_translator_1.num_leds[3]          System        SB_DFFER     Q       num_leds[3]          0.796       -2.352
sb_translator_1.cnt_leds[4]          System        SB_DFFER     Q       cnt_leds[4]          0.796       -2.276
===============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                   Required           
Instance                                     Reference     Type              Pin          Net                           Time         Slack 
                                             Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.state[0]                     System        SB_DFFS           D            N_289_0                       15.179       -2.706
ws2812.data                                  System        SB_DFFE           D            data_5                        15.179       -1.607
sb_translator_1.state[7]                     System        SB_DFFR           D            state_ns_0_i[7]               15.179       -0.736
ws2812.rgb_counter[3]                        System        SB_DFFR           D            rgb_counter_5[3]              15.179       0.489 
spi_slave_1.miso_esr                         System        SB_DFFESR         D            miso_6                        15.179       0.826 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     ram_sel_ret_11_RNID84E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     ram_sel_ret_11_RNIE94E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     ram_sel_ret_11_RNIFA4E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     ram_sel_ret_11_RNIGB4E5_0     15.097       1.496 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     ram_sel_ret_11_RNIHC4E5_0     15.097       1.496 
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.885
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.706

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.cnt_leds[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[1]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt_leds[1]                                       Net          -        -       1.599     -           6         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I0       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.661     3.056       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.961       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.299       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.313       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.499       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.513       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.699       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.713       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.899       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.913       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.099       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.113       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.299       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.313       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.499       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.513       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.699       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.713       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.899       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.913       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.099       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.485       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.950       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.321       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.786       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.157      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.818      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.189      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.613      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.984      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.449      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.820      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.378      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.885      -         
================================================================================================================
Total path delay (propagation time + setup) of 18.040 is 6.662(36.9%) logic and 11.378(63.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.855
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.676

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.cnt_leds[2] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.cnt_leds[2]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt_leds[2]                                       Net          -        -       1.599     -           5         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      I1       In      -         2.395       -         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      O        Out     0.589     2.984       -         
cnt_leds_RNI07L51[2]                              Net          -        -       0.905     -           2         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I0       In      -         3.889       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.380     4.269       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.283       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.469       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.483       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.669       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.683       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.869       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.883       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.069       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.083       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.269       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.283       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.469       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.483       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.669       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.683       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.869       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.883       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.069       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.455       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.920       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.291       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.756       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.127      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.788      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.159      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.583      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.954      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.419      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.790      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.348      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.855      -         
================================================================================================================
Total path delay (propagation time + setup) of 18.010 is 6.632(36.8%) logic and 11.378(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.824
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.645

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds[1]                       SB_DFFES     Q        Out     0.796     0.796       -         
num_leds[1]                                       Net          -        -       1.599     -           6         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      I2       In      -         2.395       -         
sb_translator_1.cnt_leds_RNI07L51[2]              SB_LUT4      O        Out     0.558     2.953       -         
cnt_leds_RNI07L51[2]                              Net          -        -       0.905     -           2         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I0       In      -         3.858       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.380     4.237       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.252       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.438       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.452       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.638       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.652       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.838       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.851       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.037       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.051       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.237       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.252       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.438       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.452       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.638       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.652       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.838       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.851       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.037       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.423       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.889       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.260       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.725       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.096      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.757      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.128      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.552      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.923      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.388      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.759      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.317      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.824      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.979 is 6.601(36.7%) logic and 11.378(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.813
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.634

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds[0] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds[0]                       SB_DFFER     Q        Out     0.796     0.796       -         
cnt13_0                                           Net          -        -       1.599     -           8         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I1       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.589     2.984       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.889       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.226       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.240       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.426       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.440       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.626       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.640       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.826       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.840       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     5.026       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.040       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.226       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.240       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.426       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.440       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.626       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.640       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.826       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.840       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     6.026       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.412       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.878       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.248       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.714       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.085      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.746      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.117      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.541      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.912      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.377      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.748      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.306      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.813      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.968 is 6.590(36.7%) logic and 11.378(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.334
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         15.179

    - Propagation time:                      17.782
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.603

    Number of logic level(s):                17
    Starting point:                          sb_translator_1.num_leds_fast[1] / Q
    Ending point:                            sb_translator_1.state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
sb_translator_1.num_leds_fast[1]                  SB_DFFES     Q        Out     0.796     0.796       -         
num_leds_fast[1]                                  Net          -        -       1.599     -           3         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      I2       In      -         2.395       -         
sb_translator_1.num_leds_fast_RNILEMM[1]          SB_LUT4      O        Out     0.558     2.953       -         
state56_a_5_44                                    Net          -        -       0.905     -           3         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     I1       In      -         3.858       -         
sb_translator_1.state56_a_5_cry_0_c               SB_CARRY     CO       Out     0.337     4.195       -         
state56_a_5_cry_0                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CI       In      -         4.209       -         
sb_translator_1.state56_a_5_cry_1_c               SB_CARRY     CO       Out     0.186     4.395       -         
state56_a_5_cry_1                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CI       In      -         4.409       -         
sb_translator_1.state56_a_5_cry_2_c               SB_CARRY     CO       Out     0.186     4.595       -         
state56_a_5_cry_2                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CI       In      -         4.609       -         
sb_translator_1.state56_a_5_cry_3_c               SB_CARRY     CO       Out     0.186     4.795       -         
state56_a_5_cry_3                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CI       In      -         4.809       -         
sb_translator_1.state56_a_5_cry_4_c               SB_CARRY     CO       Out     0.186     4.995       -         
state56_a_5_cry_4                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CI       In      -         5.009       -         
sb_translator_1.state56_a_5_cry_5_c               SB_CARRY     CO       Out     0.186     5.195       -         
state56_a_5_cry_5                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CI       In      -         5.209       -         
sb_translator_1.state56_a_5_cry_6_c               SB_CARRY     CO       Out     0.186     5.395       -         
state56_a_5_cry_6                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CI       In      -         5.409       -         
sb_translator_1.state56_a_5_cry_7_c               SB_CARRY     CO       Out     0.186     5.595       -         
state56_a_5_cry_7                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CI       In      -         5.609       -         
sb_translator_1.state56_a_5_cry_8_c               SB_CARRY     CO       Out     0.186     5.795       -         
state56_a_5_cry_8                                 Net          -        -       0.014     -           2         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CI       In      -         5.809       -         
sb_translator_1.state56_a_5_cry_9_c               SB_CARRY     CO       Out     0.186     5.995       -         
state56_a_5_cry_9                                 Net          -        -       0.386     -           2         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      I3       In      -         6.381       -         
sb_translator_1.state56_a_5_cry_9_c_RNINN433      SB_LUT4      O        Out     0.465     6.846       -         
state56_a_5[12]                                   Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      I3       In      -         8.217       -         
sb_translator_1.state56_a_5_cry_2_c_RNI4IJE9      SB_LUT4      O        Out     0.465     8.682       -         
state56_a_5_cry_2_c_RNI4IJE9                      Net          -        -       1.371     -           1         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      I0       In      -         10.054      -         
sb_translator_1.state56_a_5_cry_10_c_RNICT59C     SB_LUT4      O        Out     0.661     10.715      -         
state_0_sqmuxa_13                                 Net          -        -       1.371     -           2         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      I3       In      -         12.086      -         
sb_translator_1.state_RNO_2[0]                    SB_LUT4      O        Out     0.424     12.510      -         
state_0_sqmuxa_sx                                 Net          -        -       1.371     -           1         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      I3       In      -         13.881      -         
sb_translator_1.state_RNO_0[0]                    SB_LUT4      O        Out     0.465     14.346      -         
state_0_sqmuxa                                    Net          -        -       1.371     -           1         
sb_translator_1.state_RNO[0]                      SB_LUT4      I2       In      -         15.717      -         
sb_translator_1.state_RNO[0]                      SB_LUT4      O        Out     0.558     16.275      -         
N_289_0                                           Net          -        -       1.507     -           1         
sb_translator_1.state[0]                          SB_DFFS      D        In      -         17.782      -         
================================================================================================================
Total path delay (propagation time + setup) of 17.937 is 6.559(36.6%) logic and 11.378(63.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 152MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          11 uses
SB_DFFE         257 uses
SB_DFFER        100 uses
SB_DFFES        2 uses
SB_DFFESR       1 use
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         627 uses

I/O Register bits:                  0
Register bits not including I/Os:   420 (65%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 627 (97%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 627 = 627 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 152MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:21:52 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:25:48 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[47] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[46] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[45] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[44] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[43] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[42] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[41] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|All reachable assignments to data_out[40] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@W: CL246 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":4:15:4:21|Input port bits 47 to 40 of data_in[127:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:25:49 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:25:49 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:25:49 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:25:50 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:25:50 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\top.v":109:7:109:11|Removing instance genblk1\.genblk1\[5\]\.ram_i (in view: work.top(verilog)) of type view:work.ram_11(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           120  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     549  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 120 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 549 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:25:50 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:25:51 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[5] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 156MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 156MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 156MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 156MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 156MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 156MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 156MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 684 /       430
   2		0h:00m:02s		    -4.01ns		 659 /       430
   3		0h:00m:02s		    -2.61ns		 659 /       430
   4		0h:00m:02s		    -2.61ns		 660 /       430
   5		0h:00m:02s		    -2.61ns		 660 /       430
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:02s		    -1.46ns		 669 /       432
   7		0h:00m:02s		    -1.21ns		 669 /       432


   8		0h:00m:02s		    -1.21ns		 667 /       432
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_320 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_331 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_9_mux_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_210 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_232 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_254 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_265 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_287 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_309 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_188 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_199 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_221 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_243 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_276 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_298 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_61_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_320 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_331 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_9_mux_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_210 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_232 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_254 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_265 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_287 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O sb_translator_1.G_309 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_188 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_199 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_221 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_243 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_276 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O demux.G_298 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_61_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_0_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1422 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.addr_out_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 156MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[7]
1) instance mux.data_out_1_latch[7] (in view: work.top(verilog)), output net mux_data_out[7] (in view: work.top(verilog))
    net        mux_data_out[7]
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[6]
2) instance mux.data_out_1_latch[6] (in view: work.top(verilog)), output net mux_data_out[6] (in view: work.top(verilog))
    net        mux_data_out[6]
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[5]
3) instance mux.data_out_1_latch[5] (in view: work.top(verilog)), output net mux_data_out[5] (in view: work.top(verilog))
    net        mux_data_out[5]
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[4]
4) instance mux.data_out_1_latch[4] (in view: work.top(verilog)), output net mux_data_out[4] (in view: work.top(verilog))
    net        mux_data_out[4]
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[3]
5) instance mux.data_out_1_latch[3] (in view: work.top(verilog)), output net mux_data_out[3] (in view: work.top(verilog))
    net        mux_data_out[3]
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[2]
6) instance mux.data_out_1_latch[2] (in view: work.top(verilog)), output net mux_data_out[2] (in view: work.top(verilog))
    net        mux_data_out[2]
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[1]
7) instance mux.data_out_1_latch[1] (in view: work.top(verilog)), output net mux_data_out[1] (in view: work.top(verilog))
    net        mux_data_out[1]
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux_data_out[0]
8) instance mux.data_out_1_latch[0] (in view: work.top(verilog)), output net mux_data_out[0] (in view: work.top(verilog))
    net        mux_data_out[0]
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux_data_out[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 156MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 462 clock pin(s) of sequential element(s)
0 instances converted, 462 sequential instances remain driven by gated/generated clocks

==================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               462        demux.ram_sel_0_ret_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 156MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 156MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 156MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 156MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[7]
1) instance data_out_1_latch[7] (in view: work.mux_8x16(netlist)), output net mux_data_out[7] (in view: work.mux_8x16(netlist))
    net        mux.G_507
    input  pin mux.data_out_1_latch[7]/I1
    instance   mux.data_out_1_latch[7] (cell SB_LUT4)
    output pin mux.data_out_1_latch[7]/O
    net        mux.mux_data_out[7]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[6]
2) instance data_out_1_latch[6] (in view: work.mux_8x16(netlist)), output net mux_data_out[6] (in view: work.mux_8x16(netlist))
    net        mux.G_508
    input  pin mux.data_out_1_latch[6]/I1
    instance   mux.data_out_1_latch[6] (cell SB_LUT4)
    output pin mux.data_out_1_latch[6]/O
    net        mux.mux_data_out[6]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[5]
3) instance data_out_1_latch[5] (in view: work.mux_8x16(netlist)), output net mux_data_out[5] (in view: work.mux_8x16(netlist))
    net        mux.G_509
    input  pin mux.data_out_1_latch[5]/I1
    instance   mux.data_out_1_latch[5] (cell SB_LUT4)
    output pin mux.data_out_1_latch[5]/O
    net        mux.mux_data_out[5]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[4]
4) instance data_out_1_latch[4] (in view: work.mux_8x16(netlist)), output net mux_data_out[4] (in view: work.mux_8x16(netlist))
    net        mux.G_510
    input  pin mux.data_out_1_latch[4]/I1
    instance   mux.data_out_1_latch[4] (cell SB_LUT4)
    output pin mux.data_out_1_latch[4]/O
    net        mux.mux_data_out[4]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[3]
5) instance data_out_1_latch[3] (in view: work.mux_8x16(netlist)), output net mux_data_out[3] (in view: work.mux_8x16(netlist))
    net        mux.G_511
    input  pin mux.data_out_1_latch[3]/I1
    instance   mux.data_out_1_latch[3] (cell SB_LUT4)
    output pin mux.data_out_1_latch[3]/O
    net        mux.mux_data_out[3]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[2]
6) instance data_out_1_latch[2] (in view: work.mux_8x16(netlist)), output net mux_data_out[2] (in view: work.mux_8x16(netlist))
    net        mux.G_512
    input  pin mux.data_out_1_latch[2]/I1
    instance   mux.data_out_1_latch[2] (cell SB_LUT4)
    output pin mux.data_out_1_latch[2]/O
    net        mux.mux_data_out[2]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[1]
7) instance data_out_1_latch[1] (in view: work.mux_8x16(netlist)), output net mux_data_out[1] (in view: work.mux_8x16(netlist))
    net        mux.G_513
    input  pin mux.data_out_1_latch[1]/I1
    instance   mux.data_out_1_latch[1] (cell SB_LUT4)
    output pin mux.data_out_1_latch[1]/O
    net        mux.mux_data_out[1]
@W: BN137 :|Found combinational loop during mapping at net mux.mux_data_out[0]
8) instance data_out_1_latch[0] (in view: work.mux_8x16(netlist)), output net mux_data_out[0] (in view: work.mux_8x16(netlist))
    net        mux.G_514
    input  pin mux.data_out_1_latch[0]/I1
    instance   mux.data_out_1_latch[0] (cell SB_LUT4)
    output pin mux.data_out_1_latch[0]/O
    net        mux.mux_data_out[0]
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:25:54 2021
#


Top view:               top
Requested Frequency:    69.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.546

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             69.3 MHz      58.9 MHz      14.426        16.972        -2.546     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.426      -2.546  |  No paths    -      |  14.426      10.782  |  14.426      5.004
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                   Arrival           
Instance                             Reference     Type         Pin     Net                     Time        Slack 
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]                System        SB_DFFR      Q       bit_counter[0]          0.796       -2.546
ws2812.bit_counter[1]                System        SB_DFFR      Q       bit_counter[1]          0.796       -2.346
ws2812.bit_counter_0[0]              System        SB_DFFR      Q       bit_counter[2]          0.796       -2.146
ws2812.bit_counter_0[1]              System        SB_DFFR      Q       bit_counter[3]          0.796       -1.970
ws2812.bit_counter_0[2]              System        SB_DFFS      Q       bit_counter[4]          0.796       -0.413
ws2812.bit_counter_0[3]              System        SB_DFFS      Q       bit_counter[5]          0.796       -0.238
sb_translator_1.rgb_data_out[0]      System        SB_DFFER     Q       rgb_data_out[0]         0.796       -0.062
sb_translator_1.rgb_data_out[8]      System        SB_DFFER     Q       rgb_data_out[8]         0.796       -0.021
ws2812.rgb_counter_fast[2]           System        SB_DFFS      Q       rgb_counter_fast[2]     0.796       -0.010
sb_translator_1.rgb_data_out[10]     System        SB_DFFER     Q       rgb_data_out[10]        0.796       -0.010
==================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                Required           
Instance                                     Reference     Type              Pin          Net        Time         Slack 
                                             Clock                                                                      
------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  System        SB_DFFE           D            data_5     14.271       -2.546
sb_translator_1.state[7]                     System        SB_DFFR           D            N_40       14.271       0.106 
sb_translator_1.state[0]                     System        SB_DFFS           D            N_35_i     14.271       0.147 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[0]     G_514      14.189       0.423 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[1]     G_513      14.189       0.423 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[2]     G_512      14.189       0.423 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[3]     G_511      14.189       0.423 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[4]     G_510      14.189       0.423 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[5]     G_509      14.189       0.423 
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     System        SB_RAM512x8NR     WDATA[6]     G_508      14.189       0.423 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.759      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.317      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.688      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.817
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.546

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.963       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.428       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.799       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.388       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.759      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.349      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.720      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.278      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.649      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.310      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.817      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.972 is 5.692(33.5%) logic and 11.280(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.652      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.210      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.581      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.710
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.439

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           6         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_1_c_RNIENGA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_1_c_RNIENGA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I2       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.558     7.321       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.692       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.281       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I1       In      -         10.652      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.589     11.242      -         
data_5_0_0_o2_sn                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.613      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.171      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.542      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.203      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.710      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.865 is 5.599(33.2%) logic and 11.266(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.426
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.271

    - Propagation time:                      16.617
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.346

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           3         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           1         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      I3       In      -         6.763       -         
ws2812.un4_data_cry_0_c_RNIHSKS     SB_LUT4      O        Out     0.465     7.228       -         
data_5_0_0_o3_0_0_1                 Net          -        -       1.371     -           1         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      I1       In      -         8.599       -         
ws2812.bit_counter_RNI2FDS1[0]      SB_LUT4      O        Out     0.589     9.188       -         
data_5_0_0_o2_1                     Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I2       In      -         10.559      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.558     11.117      -         
data_5_0_0_o2_rn_1                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.488      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.078      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.449      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.110      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.617      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.772 is 5.506(32.8%) logic and 11.266(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 156MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 156MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        110 uses
SB_DFF          9 uses
SB_DFFE         247 uses
SB_DFFER        126 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   15 uses
VCC             20 uses
SB_LUT4         638 uses

I/O Register bits:                  0
Register bits not including I/Os:   432 (67%)

RAM/ROM usage summary
Block Rams : 15 of 16 (93%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 638 (99%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 638 = 638 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 156MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:25:54 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:29:09 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:29:09 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:29:09 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:29:09 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:29:10 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:29:10 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           128  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     565  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 128 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 565 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:29:11 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:29:11 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 695 /       433
   2		0h:00m:02s		    -2.61ns		 682 /       433
   3		0h:00m:02s		    -2.61ns		 683 /       433
   4		0h:00m:02s		    -2.61ns		 683 /       433
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:02s		    -1.46ns		 692 /       441
   6		0h:00m:02s		    -1.21ns		 692 /       441


   7		0h:00m:03s		    -1.21ns		 691 /       441
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1470 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 473 clock pin(s) of sequential element(s)
0 instances converted, 473 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               473        demux.ram_sel_ret_14     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:29:15 2021
#


Top view:               top
Requested Frequency:    68.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.580

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             68.4 MHz      58.1 MHz      14.620        17.200        -2.580     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.620      -2.580  |  No paths    -      |  14.620      10.975  |  14.620      5.300
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.580
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.380
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.180
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -2.005
ws2812.bit_counter[2]               System        SB_DFFR      Q       bit_counter[6]      0.796       0.010 
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       0.051 
ws2812.bit_counter[3]               System        SB_DFFR      Q       bit_counter[7]      0.796       0.082 
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       0.082 
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       0.100 
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       0.103 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                 Required           
Instance                     Reference     Type         Pin     Net                   Time         Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ws2812.data                  System        SB_DFFE      D       data_5                14.465       -2.580
ws2812.bit_counter_0[5]      System        SB_DFFS      D       N_45                  14.465       -0.093
ws2812.bit_counter_0[4]      System        SB_DFFS      D       N_47                  14.465       0.107 
sb_translator_1.state[0]     System        SB_DFFS      D       N_93_i                14.465       0.248 
sb_translator_1.state[7]     System        SB_DFFR      D       N_37                  14.465       0.299 
ws2812.bit_counter_0[1]      System        SB_DFFR      D       N_39_i                14.465       1.507 
ws2812.bit_counter_0[0]      System        SB_DFFR      D       N_41_i                14.465       1.707 
ws2812.rgb_counter[3]        System        SB_DFFR      D       rgb_counter_5[3]      14.465       1.947 
spi_slave_1.miso             System        SB_DFFSR     D       miso                  14.465       2.019 
demux.ram_sel_ret_14         System        SB_DFF       D       un1_sel_16_0_reti     14.465       2.071 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      17.045
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.580

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.956      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.545      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.916      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.505      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.876      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.538      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         17.045      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.200 is 5.920(34.4%) logic and 11.280(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.993
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.956      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.524      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.895      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.453      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.824      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.486      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.993      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.148 is 5.868(34.2%) logic and 11.280(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.756      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.345      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.716      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.305      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.676      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.338      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.845      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.000 is 5.734(33.7%) logic and 11.266(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.793
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.328

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.756      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.324      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.695      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.253      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.624      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.286      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.793      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.948 is 5.682(33.5%) logic and 11.266(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.645
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.180

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter_0[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter_0[0]             SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[2]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_0_RNIQAT2[0]            Net          -        -       0.905     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.563       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.152       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.523       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.185       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.556      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.145      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.516      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.105      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.476      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.138      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.800 is 5.548(33.0%) logic and 11.252(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             21 uses
SB_CARRY        110 uses
SB_DFF          10 uses
SB_DFFE         255 uses
SB_DFFER        126 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             21 uses
SB_LUT4         674 uses

I/O Register bits:                  0
Register bits not including I/Os:   441 (68%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 674 (105%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 674 = 674 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 159MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Dec 03 19:29:15 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:34:38 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:39 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:39 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:40 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:34:40 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           128  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     565  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 128 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 565 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:34:40 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:34:40 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 695 /       433
   2		0h:00m:02s		    -2.61ns		 682 /       433
   3		0h:00m:02s		    -2.61ns		 683 /       433
   4		0h:00m:02s		    -2.61ns		 683 /       433
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:02s		    -1.46ns		 692 /       441
   6		0h:00m:02s		    -1.21ns		 692 /       441


   7		0h:00m:02s		    -1.21ns		 691 /       441
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1470 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 473 clock pin(s) of sequential element(s)
0 instances converted, 473 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               473        demux.ram_sel_ret_14     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:34:44 2021
#


Top view:               top
Requested Frequency:    68.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.580

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             68.4 MHz      58.1 MHz      14.620        17.200        -2.580     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.620      -2.580  |  No paths    -      |  14.620      10.975  |  14.620      5.300
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.580
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.380
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.180
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -2.005
ws2812.bit_counter[2]               System        SB_DFFR      Q       bit_counter[6]      0.796       0.010 
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       0.051 
ws2812.bit_counter[3]               System        SB_DFFR      Q       bit_counter[7]      0.796       0.082 
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       0.082 
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       0.100 
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       0.103 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                 Required           
Instance                     Reference     Type         Pin     Net                   Time         Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ws2812.data                  System        SB_DFFE      D       data_5                14.465       -2.580
ws2812.bit_counter_0[5]      System        SB_DFFS      D       N_45                  14.465       -0.093
ws2812.bit_counter_0[4]      System        SB_DFFS      D       N_47                  14.465       0.107 
sb_translator_1.state[0]     System        SB_DFFS      D       N_93_i                14.465       0.248 
sb_translator_1.state[7]     System        SB_DFFR      D       N_37                  14.465       0.299 
ws2812.bit_counter_0[1]      System        SB_DFFR      D       N_39_i                14.465       1.507 
ws2812.bit_counter_0[0]      System        SB_DFFR      D       N_41_i                14.465       1.707 
ws2812.rgb_counter[3]        System        SB_DFFR      D       rgb_counter_5[3]      14.465       1.947 
spi_slave_1.miso             System        SB_DFFSR     D       miso                  14.465       2.019 
demux.ram_sel_ret_14         System        SB_DFF       D       un1_sel_16_0_reti     14.465       2.071 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      17.045
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.580

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.956      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.545      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.916      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.505      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.876      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.538      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         17.045      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.200 is 5.920(34.4%) logic and 11.280(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.993
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.956      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.524      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.895      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.453      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.824      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.486      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.993      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.148 is 5.868(34.2%) logic and 11.280(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.756      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.345      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.716      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.305      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.676      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.338      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.845      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.000 is 5.734(33.7%) logic and 11.266(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.793
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.328

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.756      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.324      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.695      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.253      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.624      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.286      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.793      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.948 is 5.682(33.5%) logic and 11.266(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.645
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.180

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter_0[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter_0[0]             SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[2]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_0_RNIQAT2[0]            Net          -        -       0.905     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.563       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.152       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.523       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.185       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.556      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.145      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.516      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.105      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.476      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.138      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.800 is 5.548(33.0%) logic and 11.252(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             21 uses
SB_CARRY        110 uses
SB_DFF          10 uses
SB_DFFE         255 uses
SB_DFFER        126 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             21 uses
SB_LUT4         674 uses

I/O Register bits:                  0
Register bits not including I/Os:   441 (68%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 674 (105%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 674 = 674 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 159MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:34:44 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:34:55 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:55 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:34:57 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:34:57 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           128  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     565  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 128 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 565 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:34:57 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:34:57 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 695 /       433
   2		0h:00m:02s		    -2.61ns		 682 /       433
   3		0h:00m:02s		    -2.61ns		 683 /       433
   4		0h:00m:02s		    -2.61ns		 683 /       433
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:02s		    -1.46ns		 692 /       441
   6		0h:00m:02s		    -1.21ns		 692 /       441


   7		0h:00m:02s		    -1.21ns		 691 /       441
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1470 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 473 clock pin(s) of sequential element(s)
0 instances converted, 473 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               473        demux.ram_sel_ret_14     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:35:01 2021
#


Top view:               top
Requested Frequency:    68.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.580

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             68.4 MHz      58.1 MHz      14.620        17.200        -2.580     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.620      -2.580  |  No paths    -      |  14.620      10.975  |  14.620      5.300
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.580
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.380
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.180
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -2.005
ws2812.bit_counter[2]               System        SB_DFFR      Q       bit_counter[6]      0.796       0.010 
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       0.051 
ws2812.bit_counter[3]               System        SB_DFFR      Q       bit_counter[7]      0.796       0.082 
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       0.082 
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       0.100 
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       0.103 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                 Required           
Instance                     Reference     Type         Pin     Net                   Time         Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ws2812.data                  System        SB_DFFE      D       data_5                14.465       -2.580
ws2812.bit_counter_0[5]      System        SB_DFFS      D       N_45                  14.465       -0.093
ws2812.bit_counter_0[4]      System        SB_DFFS      D       N_47                  14.465       0.107 
sb_translator_1.state[0]     System        SB_DFFS      D       N_93_i                14.465       0.248 
sb_translator_1.state[7]     System        SB_DFFR      D       N_37                  14.465       0.299 
ws2812.bit_counter_0[1]      System        SB_DFFR      D       N_39_i                14.465       1.507 
ws2812.bit_counter_0[0]      System        SB_DFFR      D       N_41_i                14.465       1.707 
ws2812.rgb_counter[3]        System        SB_DFFR      D       rgb_counter_5[3]      14.465       1.947 
spi_slave_1.miso             System        SB_DFFSR     D       miso                  14.465       2.019 
demux.ram_sel_ret_14         System        SB_DFF       D       un1_sel_16_0_reti     14.465       2.071 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      17.045
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.580

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.956      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.545      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.916      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.505      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.876      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.538      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         17.045      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.200 is 5.920(34.4%) logic and 11.280(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.993
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.956      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.524      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.895      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.453      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.824      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.486      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.993      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.148 is 5.868(34.2%) logic and 11.280(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.756      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.345      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.716      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.305      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.676      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.338      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.845      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.000 is 5.734(33.7%) logic and 11.266(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.793
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.328

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.756      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.324      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.695      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.253      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.624      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.286      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.793      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.948 is 5.682(33.5%) logic and 11.266(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.645
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.180

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter_0[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter_0[0]             SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[2]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_0_RNIQAT2[0]            Net          -        -       0.905     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.563       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.152       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.523       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.185       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.556      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.145      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.516      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.105      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.476      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.138      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.800 is 5.548(33.0%) logic and 11.252(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             21 uses
SB_CARRY        110 uses
SB_DFF          10 uses
SB_DFFE         255 uses
SB_DFFER        126 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             21 uses
SB_LUT4         674 uses

I/O Register bits:                  0
Register bits not including I/Os:   441 (68%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 674 (105%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 674 = 674 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 159MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:35:01 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:35:25 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:35:25 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:35:25 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:35:25 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:35:26 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:35:27 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           128  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     565  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 128 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 565 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:35:27 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:35:27 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 695 /       433
   2		0h:00m:02s		    -2.61ns		 682 /       433
   3		0h:00m:02s		    -2.61ns		 683 /       433
   4		0h:00m:02s		    -2.61ns		 683 /       433
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:02s		    -1.46ns		 692 /       441
   6		0h:00m:02s		    -1.21ns		 692 /       441


   7		0h:00m:02s		    -1.21ns		 691 /       441
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1470 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 473 clock pin(s) of sequential element(s)
0 instances converted, 473 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               473        demux.ram_sel_ret_14     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:35:31 2021
#


Top view:               top
Requested Frequency:    68.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.580

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             68.4 MHz      58.1 MHz      14.620        17.200        -2.580     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.620      -2.580  |  No paths    -      |  14.620      10.975  |  14.620      5.300
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.580
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.380
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.180
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -2.005
ws2812.bit_counter[2]               System        SB_DFFR      Q       bit_counter[6]      0.796       0.010 
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       0.051 
ws2812.bit_counter[3]               System        SB_DFFR      Q       bit_counter[7]      0.796       0.082 
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       0.082 
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       0.100 
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       0.103 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                 Required           
Instance                     Reference     Type         Pin     Net                   Time         Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ws2812.data                  System        SB_DFFE      D       data_5                14.465       -2.580
ws2812.bit_counter_0[5]      System        SB_DFFS      D       N_45                  14.465       -0.093
ws2812.bit_counter_0[4]      System        SB_DFFS      D       N_47                  14.465       0.107 
sb_translator_1.state[0]     System        SB_DFFS      D       N_93_i                14.465       0.248 
sb_translator_1.state[7]     System        SB_DFFR      D       N_37                  14.465       0.299 
ws2812.bit_counter_0[1]      System        SB_DFFR      D       N_39_i                14.465       1.507 
ws2812.bit_counter_0[0]      System        SB_DFFR      D       N_41_i                14.465       1.707 
ws2812.rgb_counter[3]        System        SB_DFFR      D       rgb_counter_5[3]      14.465       1.947 
spi_slave_1.miso             System        SB_DFFSR     D       miso                  14.465       2.019 
demux.ram_sel_ret_14         System        SB_DFF       D       un1_sel_16_0_reti     14.465       2.071 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      17.045
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.580

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.956      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.545      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.916      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.505      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.876      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.538      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         17.045      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.200 is 5.920(34.4%) logic and 11.280(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.993
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.956      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.524      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.895      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.453      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.824      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.486      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.993      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.148 is 5.868(34.2%) logic and 11.280(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.756      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.345      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.716      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.305      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.676      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.338      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.845      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.000 is 5.734(33.7%) logic and 11.266(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.793
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.328

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.756      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.324      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.695      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.253      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.624      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.286      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.793      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.948 is 5.682(33.5%) logic and 11.266(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.645
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.180

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter_0[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter_0[0]             SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[2]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_0_RNIQAT2[0]            Net          -        -       0.905     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.563       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.152       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.523       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.185       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.556      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.145      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.516      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.105      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.476      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.138      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.800 is 5.548(33.0%) logic and 11.252(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             21 uses
SB_CARRY        110 uses
SB_DFF          10 uses
SB_DFFE         255 uses
SB_DFFER        126 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             21 uses
SB_LUT4         674 uses

I/O Register bits:                  0
Register bits not including I/Os:   441 (68%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 674 (105%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 674 = 674 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 159MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:35:31 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:36:09 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:36:10 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:36:10 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:36:10 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:36:11 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:36:11 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           128  
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     565  
======================================================================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 128 sequential elements including mux.data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 565 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:36:12 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:36:12 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel_1[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.01ns		 695 /       433
   2		0h:00m:02s		    -2.61ns		 682 /       433
   3		0h:00m:02s		    -2.61ns		 683 /       433
   4		0h:00m:02s		    -2.61ns		 683 /       433
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Replicating instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Replicating instance ws2812.rgb_counter[2] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":42:0:42:5|Replicating instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:03s		    -1.46ns		 692 /       441
   6		0h:00m:03s		    -1.21ns		 692 /       441


   7		0h:00m:03s		    -1.21ns		 691 /       441
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_ldmx[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_342_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a2_0_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m14 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_a4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_14_i_m4 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable\ws2812.v":62:3:62:6|Unbuffered I/O ws2812.data_5_u_0_0_0 which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1470 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.num_leds_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clk_sb_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 473 clock pin(s) of sequential element(s)
0 instances converted, 473 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               473        demux.ram_sel_ret_14     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 159MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 159MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:36:16 2021
#


Top view:               top
Requested Frequency:    68.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.580

                   Requested     Estimated     Requested     Estimated                Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type       Group          
----------------------------------------------------------------------------------------------------------------
System             68.4 MHz      58.1 MHz      14.620        17.200        -2.580     system     system_clkgroup
================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  14.620      -2.580  |  No paths    -      |  14.620      10.975  |  14.620      5.300
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference     Type         Pin     Net                 Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               System        SB_DFFR      Q       bit_counter[0]      0.796       -2.580
ws2812.bit_counter[1]               System        SB_DFFR      Q       bit_counter[1]      0.796       -2.380
ws2812.bit_counter_0[0]             System        SB_DFFR      Q       bit_counter[2]      0.796       -2.180
ws2812.bit_counter_0[1]             System        SB_DFFR      Q       bit_counter[3]      0.796       -2.005
ws2812.bit_counter[2]               System        SB_DFFR      Q       bit_counter[6]      0.796       0.010 
ws2812.bit_counter_0[2]             System        SB_DFFS      Q       bit_counter[4]      0.796       0.051 
ws2812.bit_counter[3]               System        SB_DFFR      Q       bit_counter[7]      0.796       0.082 
ws2812.bit_counter_0[4]             System        SB_DFFS      Q       bit_counter[10]     0.796       0.082 
sb_translator_1.rgb_data_out[8]     System        SB_DFFER     Q       rgb_data_out[8]     0.796       0.100 
ws2812.bit_counter_0[3]             System        SB_DFFS      Q       bit_counter[5]      0.796       0.103 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                 Required           
Instance                     Reference     Type         Pin     Net                   Time         Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
ws2812.data                  System        SB_DFFE      D       data_5                14.465       -2.580
ws2812.bit_counter_0[5]      System        SB_DFFS      D       N_45                  14.465       -0.093
ws2812.bit_counter_0[4]      System        SB_DFFS      D       N_47                  14.465       0.107 
sb_translator_1.state[0]     System        SB_DFFS      D       N_93_i                14.465       0.248 
sb_translator_1.state[7]     System        SB_DFFR      D       N_37                  14.465       0.299 
ws2812.bit_counter_0[1]      System        SB_DFFR      D       N_39_i                14.465       1.507 
ws2812.bit_counter_0[0]      System        SB_DFFR      D       N_41_i                14.465       1.707 
ws2812.rgb_counter[3]        System        SB_DFFR      D       rgb_counter_5[3]      14.465       1.947 
spi_slave_1.miso             System        SB_DFFSR     D       miso                  14.465       2.019 
demux.ram_sel_ret_14         System        SB_DFF       D       un1_sel_16_0_reti     14.465       2.071 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      17.045
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.580

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.956      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.545      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.916      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.505      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.876      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.538      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         17.045      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.200 is 5.920(34.4%) logic and 11.280(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.993
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.528

    Number of logic level(s):                10
    Starting point:                          ws2812.bit_counter[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[0]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[0]                      Net          -        -       1.599     -           5         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      I0       In      -         2.395       -         
ws2812.un4_data_cry_0_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_i[0]                    Net          -        -       0.905     -           2         
ws2812.un4_data_cry_0_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_0_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_0                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.555       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.741       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         5.127       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.592       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.963       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.552       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.923       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.585       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.956      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.524      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.895      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.453      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.824      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.486      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.993      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.148 is 5.868(34.2%) logic and 11.280(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.756      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.345      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.716      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.305      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.676      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.338      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.845      -         
==================================================================================================
Total path delay (propagation time + setup) of 17.000 is 5.734(33.7%) logic and 11.266(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.793
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.328

    Number of logic level(s):                9
    Starting point:                          ws2812.bit_counter[1] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter[1]               SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[1]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_RNICLHA[1]       SB_LUT4      O        Out     0.661     3.056       -         
un4_data_axb_1                      Net          -        -       0.905     -           2         
ws2812.un4_data_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_1                      Net          -        -       0.014     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.927       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.392       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.763       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.352       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.723       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.385       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         10.756      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.569     11.324      -         
data_5_0_0_o2_0_sn                  Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I2       In      -         12.695      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.558     13.253      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.624      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.286      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.793      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.948 is 5.682(33.5%) logic and 11.266(66.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.620
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.465

    - Propagation time:                      16.645
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.180

    Number of logic level(s):                8
    Starting point:                          ws2812.bit_counter_0[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
ws2812.bit_counter_0[0]             SB_DFFR      Q        Out     0.796     0.796       -         
bit_counter[2]                      Net          -        -       1.599     -           4         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      I0       In      -         2.395       -         
ws2812.bit_counter_0_RNIQAT2[0]     SB_LUT4      O        Out     0.661     3.056       -         
bit_counter_0_RNIQAT2[0]            Net          -        -       0.905     -           2         
ws2812.un4_data_cry_2_c             SB_CARRY     I0       In      -         3.961       -         
ws2812.un4_data_cry_2_c             SB_CARRY     CO       Out     0.380     4.341       -         
un4_data_cry_2                      Net          -        -       0.386     -           2         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      I3       In      -         4.727       -         
ws2812.un4_data_cry_2_c_RNIGQHA     SB_LUT4      O        Out     0.465     5.192       -         
un4_data_cry_2_c_RNIGQHA            Net          -        -       1.371     -           2         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      I1       In      -         6.563       -         
ws2812.bit_counter_RNIRE3L[0]       SB_LUT4      O        Out     0.589     7.152       -         
data_5_0_0_o2_0_a2_1_0              Net          -        -       1.371     -           1         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      I0       In      -         8.523       -         
ws2812.bit_counter_RNIQ3BS1[0]      SB_LUT4      O        Out     0.661     9.185       -         
data_5_0_0_o2_0_1                   Net          -        -       1.371     -           2         
ws2812.data_RNO_3                   SB_LUT4      I1       In      -         10.556      -         
ws2812.data_RNO_3                   SB_LUT4      O        Out     0.589     11.145      -         
data_5_0_0_o2_0_rn_0                Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         12.516      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     13.105      -         
N_7                                 Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         14.476      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     15.138      -         
data_5                              Net          -        -       1.507     -           1         
ws2812.data                         SB_DFFE      D        In      -         16.645      -         
==================================================================================================
Total path delay (propagation time + setup) of 16.800 is 5.548(33.0%) logic and 11.252(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 159MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             21 uses
SB_CARRY        110 uses
SB_DFF          10 uses
SB_DFFE         255 uses
SB_DFFER        126 uses
SB_DFFR         38 uses
SB_DFFS         11 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             21 uses
SB_LUT4         674 uses

I/O Register bits:                  0
Register bits not including I/Os:   441 (68%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:

@S |Mapping Summary:
Total  LUTs: 674 (105%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 674 = 674 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 159MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Dec 03 19:36:16 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds
