{"vcs1":{"timestamp_begin":1750406265.249562012, "rt":1.11, "ut":0.44, "st":0.12}}
{"vcselab":{"timestamp_begin":1750406266.455357467, "rt":0.87, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1750406267.402244875, "rt":0.20, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750406264.854828400}
{"VCS_COMP_START_TIME": 1750406264.854828400}
{"VCS_COMP_END_TIME": 1750406268.843004806}
{"VCS_USER_OPTIONS": "-R -sverilog tb_top.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2475694}}
{"stitch_vcselab": {"peak_mem": 2475753}}
