INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.srcs/sources_1/new/ws2812.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ws2812
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
