Warning (10268): Verilog HDL information at my_lock.v(46): always construct contains both blocking and non-blocking assignments File: E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v Line: 46
