Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  3 14:31:13 2023
| Host         : DESKTOP-HJGDS75 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mux_ile_dff_methodology_drc_routed.rpt -pb mux_ile_dff_methodology_drc_routed.pb -rpx mux_ile_dff_methodology_drc_routed.rpx
| Design       : mux_ile_dff
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch p_reg cannot be properly analyzed as its control pin p_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch q_reg cannot be properly analyzed as its control pin q_reg/G is not reached by a timing clock
Related violations: <none>


