Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'Multistages'

Design Information
------------------
Command Line   : map -timing -ol high -p xc3s100e-cp132-4 -o Multistages_map.ncd
Multistages.ngd
D:\GitHub\Handwriting_recognition_using_neural_nets_on_FPGA\Xilinx_projects\Mult
istages\smartxplorer_results\run5\Multistages.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Fri Oct 30 18:51:51 2015

Mapping design into LUTs...
Writing file Multistages_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c3) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c3) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c3) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement
...........
Phase 4.2  Initial Clock and IO Placement (Checksum:c3) REAL time: 3 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c3) REAL time: 3 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:c3) REAL time: 3 secs 

Phase 7.3  Local Placement Optimization
..........
Phase 7.3  Local Placement Optimization (Checksum:14239303) REAL time: 4 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:14239303) REAL time: 4 secs 

Phase 9.8  Global Placement
....
..
Phase 9.8  Global Placement (Checksum:2e0a3eab) REAL time: 4 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2e0a3eab) REAL time: 4 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:35a44f2f) REAL time: 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:35a44f2f) REAL time: 4 secs 

Total REAL time to Placer completion: 4 secs 
Total CPU  time to Placer completion: 2 secs 
Running post-placement packing...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of 4 input LUTs:                 7 out of   1,920    1%
Logic Distribution:
  Number of occupied Slices:              5 out of     960    1%
    Number of Slices containing only related logic:       5 out of       5 100%
    Number of Slices containing unrelated logic:          0 out of       5   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:           7 out of   1,920    1%
  Number of bonded IOBs:                 13 out of      83   15%

Average Fanout of Non-Clock Nets:                1.80

Peak Memory Usage:  299 MB
Total REAL time to MAP completion:  4 secs 
Total CPU time to MAP completion:   2 secs 

Mapping completed.
See MAP report file "Multistages_map.mrp" for details.
