Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr  1 00:34:30 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file Large_Matrix_Mult_control_sets_placed.rpt
| Design       : Large_Matrix_Mult
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           15 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             725 |          227 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  Clock Signal  |                     Enable Signal                     |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | genblk1[0].genblk1[0].genblk1[0].m1/write_ready_reg_0 | genblk1[0].genblk1[0].genblk1[0].m1/write_ready_reg |                1 |              1 |
|  clk_IBUF_BUFG | reset_IBUF                                            | genblk1[0].genblk1[0].genblk1[0].m1/write_ready_reg |                1 |              1 |
|  clk_IBUF_BUFG | input_ready                                           |                                                     |                2 |              2 |
|  clk_IBUF_BUFG | genblk1[0].genblk1[0].genblk1[0].m1/E[0]              | genblk1[0].genblk1[0].genblk1[0].m1/SR[0]           |                1 |              4 |
|  clk_IBUF_BUFG | row_cnt0                                              | reset_IBUF                                          |                6 |             11 |
|  clk_IBUF_BUFG | B1[1][3][7]_i_1_n_0                                   | reset_IBUF                                          |                4 |             16 |
|  clk_IBUF_BUFG | B1[1][2][7]_i_1_n_0                                   | reset_IBUF                                          |                4 |             16 |
|  clk_IBUF_BUFG | B1[1][1][7]_i_1_n_0                                   | reset_IBUF                                          |                5 |             16 |
|  clk_IBUF_BUFG | B1[0][0][7]_i_1_n_0                                   | reset_IBUF                                          |                6 |             16 |
|  clk_IBUF_BUFG |                                                       | genblk1[0].genblk1[0].genblk1[0].m1/wdata_reg[0][0] |               15 |             32 |
|  clk_IBUF_BUFG | A1[3][2][7]_i_1_n_0                                   | reset_IBUF                                          |                8 |             32 |
|  clk_IBUF_BUFG | A1[3][1][7]_i_1_n_0                                   | reset_IBUF                                          |                7 |             32 |
|  clk_IBUF_BUFG | A1[3][0][7]_i_1_n_0                                   | reset_IBUF                                          |                6 |             32 |
|  clk_IBUF_BUFG | B1[2][3][7]_i_1_n_0                                   | reset_IBUF                                          |                7 |             32 |
|  clk_IBUF_BUFG | input_ready                                           | reset_IBUF                                          |              171 |            516 |
+----------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     1 |
| 11     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


