Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 08:43:32 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.03e-03    0.211 1.36e+07    0.231 100.0
  RegFile (Reg_File_WIDTH8_DEPTH16_ADDR4)
                                       1.75e-03 9.95e-02 3.13e+06    0.104  45.2
  U0_ALU (ALU_IN_Width8)                  0.000 1.24e-02 4.24e+06 1.66e-02   7.2
    mult_47 (ALU_IN_Width8_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.7
    add_39 (ALU_IN_Width8_DW01_add_0)     0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_43 (ALU_IN_Width8_DW01_sub_0)     0.000    0.000 2.48e+05 2.48e-04   0.1
    div_51 (ALU_IN_Width8_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.5
  U_CLK_GATE (CLK_GATE)                1.51e-03 4.65e-03 3.71e+04 6.20e-03   2.7
  Data_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 8.73e-03 1.63e+05 8.89e-03   3.8
  UART_RST_SYNC (RST_SYN_NUM_STAGES2_1)
                                       2.04e-04 2.42e-04 2.40e+04 4.70e-04   0.2
  REF_RST_SYNC (RST_SYN_NUM_STAGES2_0) 1.21e-05 2.24e-03 2.44e+04 2.27e-03   1.0
  U0_PULSE_GEN (PULSE_GEN)                0.000 9.98e-06 2.32e+04 3.32e-05   0.0
  UART_FIFO (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                       1.03e-03 5.84e-02 2.12e+06 6.15e-02  26.6
    U4_FIFO_MEM (FIFO_MEM_Data_Width8_Addr_Size3_FIFO_Dipth8)
                                       8.14e-04 4.66e-02 1.50e+06 4.89e-02  21.2
    U3_R2W_SYNC (BIT_SYNC_2_00000004_1)
                                          0.000 5.78e-03 8.12e+04 5.86e-03   2.5
    U2_FIFO_R (FIFO_R_Addr_Size3)         0.000 3.95e-05 2.29e+05 2.68e-04   0.1
    U1_W2R_SYNC (BIT_SYNC_2_00000004_0)
                                          0.000 3.99e-05 7.48e+04 1.15e-04   0.0
    U0_FIFO_W (FIFO_W_Addr_Size3)         0.000 5.88e-03 2.24e+05 6.11e-03   2.6
  UART_TX (UART_TOP)                   1.87e-04 1.53e-04 6.41e+05 9.81e-04   0.4
    U4_FSM (FSM)                          0.000 2.00e-05 7.67e+04 9.66e-05   0.0
    U3_Serializer (Serializer_1byte)      0.000 6.49e-05 2.67e+05 3.32e-04   0.1
    U2_Parity_Calc (Parity_Calc)          0.000 4.49e-05 2.66e+05 3.10e-04   0.1
    U1_MUX_4x1 (MUX_4x1)                  0.000 4.76e-06 2.64e+04 3.12e-05   0.0
  UART_RX (UART_RX_TOP_Data_Width8)    2.98e-04 2.35e-03 1.78e+06 4.43e-03   1.9
    U7 (RX_FSM_Data_Width8)            3.25e-05 5.43e-04 5.65e+05 1.14e-03   0.5
    U6 (Stop_Check)                       0.000 6.13e-05 1.80e+04 7.93e-05   0.0
    U5 (Start_Check)                      0.000 5.66e-05 1.21e+04 6.87e-05   0.0
    U4 (Parity_Check_Data_Width8)         0.000 1.13e-04 1.50e+05 2.63e-04   0.1
    U3 (Edge_Bit_Counter_Data_Width8)  2.65e-05 6.03e-04 3.53e+05 9.83e-04   0.4
    U2 (Deserializer_Data_Width8)      8.57e-07 7.18e-04 3.26e+05 1.04e-03   0.5
    U1 (Data_Sampling)                 4.96e-06 2.40e-04 3.54e+05 6.00e-04   0.3
  CLKDIV_MUX (RX_CLKDIV_MUX_Width4)       0.000    0.000 3.90e+04 3.90e-05   0.0
  UART_RX_ClkDiv (Integer_ClkDiv_ratio_Width4)
                                       2.62e-04 3.78e-04 1.60e+05 8.00e-04   0.3
  UART_TX_ClkDiv (Integer_ClkDiv_ratio_Width8)
                                       5.96e-05 7.98e-04 5.17e+05 1.37e-03   0.6
    add_73 (Integer_ClkDiv_ratio_Width8_DW01_inc_0)
                                       4.95e-06 1.85e-05 8.32e+04 1.07e-04   0.0
  SYS_Cntroller (SYS_CTRL_D_Width8_Addr_Size4)
                                       2.84e-04 2.16e-02 7.02e+05 2.26e-02   9.8
1
