
UP_DCmotorControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000299c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08002aac  08002aac  00012aac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002ab0  08002ab0  00012ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002ab4  08002ab4  00012ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000094  20000000  08002ab8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000064  20000094  08002b4c  00020094  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200000f8  08002b4c  000200f8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  9 .debug_info   000062c7  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000f93  00000000  00000000  00026384  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000798  00000000  00000000  00027318  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000700  00000000  00000000  00027ab0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000281b  00000000  00000000  000281b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000265d  00000000  00000000  0002a9cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002d028  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000245c  00000000  00000000  0002d0a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002f500  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000094 	.word	0x20000094
 800012c:	00000000 	.word	0x00000000
 8000130:	08002a94 	.word	0x08002a94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000098 	.word	0x20000098
 800014c:	08002a94 	.word	0x08002a94

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__aeabi_d2uiz>:
 80008e4:	004a      	lsls	r2, r1, #1
 80008e6:	d211      	bcs.n	800090c <__aeabi_d2uiz+0x28>
 80008e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ec:	d211      	bcs.n	8000912 <__aeabi_d2uiz+0x2e>
 80008ee:	d50d      	bpl.n	800090c <__aeabi_d2uiz+0x28>
 80008f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f8:	d40e      	bmi.n	8000918 <__aeabi_d2uiz+0x34>
 80008fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000902:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000906:	fa23 f002 	lsr.w	r0, r3, r2
 800090a:	4770      	bx	lr
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	4770      	bx	lr
 8000912:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000916:	d102      	bne.n	800091e <__aeabi_d2uiz+0x3a>
 8000918:	f04f 30ff 	mov.w	r0, #4294967295
 800091c:	4770      	bx	lr
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	4770      	bx	lr

08000924 <__aeabi_d2f>:
 8000924:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000928:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800092c:	bf24      	itt	cs
 800092e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000932:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000936:	d90d      	bls.n	8000954 <__aeabi_d2f+0x30>
 8000938:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800093c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000940:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000944:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000948:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800094c:	bf08      	it	eq
 800094e:	f020 0001 	biceq.w	r0, r0, #1
 8000952:	4770      	bx	lr
 8000954:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000958:	d121      	bne.n	800099e <__aeabi_d2f+0x7a>
 800095a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800095e:	bfbc      	itt	lt
 8000960:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000964:	4770      	bxlt	lr
 8000966:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800096e:	f1c2 0218 	rsb	r2, r2, #24
 8000972:	f1c2 0c20 	rsb	ip, r2, #32
 8000976:	fa10 f30c 	lsls.w	r3, r0, ip
 800097a:	fa20 f002 	lsr.w	r0, r0, r2
 800097e:	bf18      	it	ne
 8000980:	f040 0001 	orrne.w	r0, r0, #1
 8000984:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000988:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800098c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000990:	ea40 000c 	orr.w	r0, r0, ip
 8000994:	fa23 f302 	lsr.w	r3, r3, r2
 8000998:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800099c:	e7cc      	b.n	8000938 <__aeabi_d2f+0x14>
 800099e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009a2:	d107      	bne.n	80009b4 <__aeabi_d2f+0x90>
 80009a4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009a8:	bf1e      	ittt	ne
 80009aa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ae:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009b2:	4770      	bxne	lr
 80009b4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009b8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop

080009c4 <__aeabi_frsub>:
 80009c4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009c8:	e002      	b.n	80009d0 <__addsf3>
 80009ca:	bf00      	nop

080009cc <__aeabi_fsub>:
 80009cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009d0 <__addsf3>:
 80009d0:	0042      	lsls	r2, r0, #1
 80009d2:	bf1f      	itttt	ne
 80009d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009d8:	ea92 0f03 	teqne	r2, r3
 80009dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009e4:	d06a      	beq.n	8000abc <__addsf3+0xec>
 80009e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009ee:	bfc1      	itttt	gt
 80009f0:	18d2      	addgt	r2, r2, r3
 80009f2:	4041      	eorgt	r1, r0
 80009f4:	4048      	eorgt	r0, r1
 80009f6:	4041      	eorgt	r1, r0
 80009f8:	bfb8      	it	lt
 80009fa:	425b      	neglt	r3, r3
 80009fc:	2b19      	cmp	r3, #25
 80009fe:	bf88      	it	hi
 8000a00:	4770      	bxhi	lr
 8000a02:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a0a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a0e:	bf18      	it	ne
 8000a10:	4240      	negne	r0, r0
 8000a12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a16:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a1a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a1e:	bf18      	it	ne
 8000a20:	4249      	negne	r1, r1
 8000a22:	ea92 0f03 	teq	r2, r3
 8000a26:	d03f      	beq.n	8000aa8 <__addsf3+0xd8>
 8000a28:	f1a2 0201 	sub.w	r2, r2, #1
 8000a2c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a30:	eb10 000c 	adds.w	r0, r0, ip
 8000a34:	f1c3 0320 	rsb	r3, r3, #32
 8000a38:	fa01 f103 	lsl.w	r1, r1, r3
 8000a3c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a40:	d502      	bpl.n	8000a48 <__addsf3+0x78>
 8000a42:	4249      	negs	r1, r1
 8000a44:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a48:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a4c:	d313      	bcc.n	8000a76 <__addsf3+0xa6>
 8000a4e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a52:	d306      	bcc.n	8000a62 <__addsf3+0x92>
 8000a54:	0840      	lsrs	r0, r0, #1
 8000a56:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a5a:	f102 0201 	add.w	r2, r2, #1
 8000a5e:	2afe      	cmp	r2, #254	; 0xfe
 8000a60:	d251      	bcs.n	8000b06 <__addsf3+0x136>
 8000a62:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a66:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a6a:	bf08      	it	eq
 8000a6c:	f020 0001 	biceq.w	r0, r0, #1
 8000a70:	ea40 0003 	orr.w	r0, r0, r3
 8000a74:	4770      	bx	lr
 8000a76:	0049      	lsls	r1, r1, #1
 8000a78:	eb40 0000 	adc.w	r0, r0, r0
 8000a7c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a80:	f1a2 0201 	sub.w	r2, r2, #1
 8000a84:	d1ed      	bne.n	8000a62 <__addsf3+0x92>
 8000a86:	fab0 fc80 	clz	ip, r0
 8000a8a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a8e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a92:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a96:	bfaa      	itet	ge
 8000a98:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a9c:	4252      	neglt	r2, r2
 8000a9e:	4318      	orrge	r0, r3
 8000aa0:	bfbc      	itt	lt
 8000aa2:	40d0      	lsrlt	r0, r2
 8000aa4:	4318      	orrlt	r0, r3
 8000aa6:	4770      	bx	lr
 8000aa8:	f092 0f00 	teq	r2, #0
 8000aac:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ab0:	bf06      	itte	eq
 8000ab2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ab6:	3201      	addeq	r2, #1
 8000ab8:	3b01      	subne	r3, #1
 8000aba:	e7b5      	b.n	8000a28 <__addsf3+0x58>
 8000abc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ac0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ac4:	bf18      	it	ne
 8000ac6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aca:	d021      	beq.n	8000b10 <__addsf3+0x140>
 8000acc:	ea92 0f03 	teq	r2, r3
 8000ad0:	d004      	beq.n	8000adc <__addsf3+0x10c>
 8000ad2:	f092 0f00 	teq	r2, #0
 8000ad6:	bf08      	it	eq
 8000ad8:	4608      	moveq	r0, r1
 8000ada:	4770      	bx	lr
 8000adc:	ea90 0f01 	teq	r0, r1
 8000ae0:	bf1c      	itt	ne
 8000ae2:	2000      	movne	r0, #0
 8000ae4:	4770      	bxne	lr
 8000ae6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aea:	d104      	bne.n	8000af6 <__addsf3+0x126>
 8000aec:	0040      	lsls	r0, r0, #1
 8000aee:	bf28      	it	cs
 8000af0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000af4:	4770      	bx	lr
 8000af6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000afa:	bf3c      	itt	cc
 8000afc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b00:	4770      	bxcc	lr
 8000b02:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b06:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	4770      	bx	lr
 8000b10:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b14:	bf16      	itet	ne
 8000b16:	4608      	movne	r0, r1
 8000b18:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b1c:	4601      	movne	r1, r0
 8000b1e:	0242      	lsls	r2, r0, #9
 8000b20:	bf06      	itte	eq
 8000b22:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b26:	ea90 0f01 	teqeq	r0, r1
 8000b2a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_ui2f>:
 8000b30:	f04f 0300 	mov.w	r3, #0
 8000b34:	e004      	b.n	8000b40 <__aeabi_i2f+0x8>
 8000b36:	bf00      	nop

08000b38 <__aeabi_i2f>:
 8000b38:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b3c:	bf48      	it	mi
 8000b3e:	4240      	negmi	r0, r0
 8000b40:	ea5f 0c00 	movs.w	ip, r0
 8000b44:	bf08      	it	eq
 8000b46:	4770      	bxeq	lr
 8000b48:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b4c:	4601      	mov	r1, r0
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	e01c      	b.n	8000b8e <__aeabi_l2f+0x2a>

08000b54 <__aeabi_ul2f>:
 8000b54:	ea50 0201 	orrs.w	r2, r0, r1
 8000b58:	bf08      	it	eq
 8000b5a:	4770      	bxeq	lr
 8000b5c:	f04f 0300 	mov.w	r3, #0
 8000b60:	e00a      	b.n	8000b78 <__aeabi_l2f+0x14>
 8000b62:	bf00      	nop

08000b64 <__aeabi_l2f>:
 8000b64:	ea50 0201 	orrs.w	r2, r0, r1
 8000b68:	bf08      	it	eq
 8000b6a:	4770      	bxeq	lr
 8000b6c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b70:	d502      	bpl.n	8000b78 <__aeabi_l2f+0x14>
 8000b72:	4240      	negs	r0, r0
 8000b74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b78:	ea5f 0c01 	movs.w	ip, r1
 8000b7c:	bf02      	ittt	eq
 8000b7e:	4684      	moveq	ip, r0
 8000b80:	4601      	moveq	r1, r0
 8000b82:	2000      	moveq	r0, #0
 8000b84:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b88:	bf08      	it	eq
 8000b8a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b8e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b92:	fabc f28c 	clz	r2, ip
 8000b96:	3a08      	subs	r2, #8
 8000b98:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b9c:	db10      	blt.n	8000bc0 <__aeabi_l2f+0x5c>
 8000b9e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba2:	4463      	add	r3, ip
 8000ba4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ba8:	f1c2 0220 	rsb	r2, r2, #32
 8000bac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000bb0:	fa20 f202 	lsr.w	r2, r0, r2
 8000bb4:	eb43 0002 	adc.w	r0, r3, r2
 8000bb8:	bf08      	it	eq
 8000bba:	f020 0001 	biceq.w	r0, r0, #1
 8000bbe:	4770      	bx	lr
 8000bc0:	f102 0220 	add.w	r2, r2, #32
 8000bc4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bc8:	f1c2 0220 	rsb	r2, r2, #32
 8000bcc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bd0:	fa21 f202 	lsr.w	r2, r1, r2
 8000bd4:	eb43 0002 	adc.w	r0, r3, r2
 8000bd8:	bf08      	it	eq
 8000bda:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bde:	4770      	bx	lr

08000be0 <__gesf2>:
 8000be0:	f04f 3cff 	mov.w	ip, #4294967295
 8000be4:	e006      	b.n	8000bf4 <__cmpsf2+0x4>
 8000be6:	bf00      	nop

08000be8 <__lesf2>:
 8000be8:	f04f 0c01 	mov.w	ip, #1
 8000bec:	e002      	b.n	8000bf4 <__cmpsf2+0x4>
 8000bee:	bf00      	nop

08000bf0 <__cmpsf2>:
 8000bf0:	f04f 0c01 	mov.w	ip, #1
 8000bf4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000bf8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000bfc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c04:	bf18      	it	ne
 8000c06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c0a:	d011      	beq.n	8000c30 <__cmpsf2+0x40>
 8000c0c:	b001      	add	sp, #4
 8000c0e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000c12:	bf18      	it	ne
 8000c14:	ea90 0f01 	teqne	r0, r1
 8000c18:	bf58      	it	pl
 8000c1a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000c1e:	bf88      	it	hi
 8000c20:	17c8      	asrhi	r0, r1, #31
 8000c22:	bf38      	it	cc
 8000c24:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000c28:	bf18      	it	ne
 8000c2a:	f040 0001 	orrne.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c34:	d102      	bne.n	8000c3c <__cmpsf2+0x4c>
 8000c36:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000c3a:	d105      	bne.n	8000c48 <__cmpsf2+0x58>
 8000c3c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000c40:	d1e4      	bne.n	8000c0c <__cmpsf2+0x1c>
 8000c42:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000c46:	d0e1      	beq.n	8000c0c <__cmpsf2+0x1c>
 8000c48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_cfrcmple>:
 8000c50:	4684      	mov	ip, r0
 8000c52:	4608      	mov	r0, r1
 8000c54:	4661      	mov	r1, ip
 8000c56:	e7ff      	b.n	8000c58 <__aeabi_cfcmpeq>

08000c58 <__aeabi_cfcmpeq>:
 8000c58:	b50f      	push	{r0, r1, r2, r3, lr}
 8000c5a:	f7ff ffc9 	bl	8000bf0 <__cmpsf2>
 8000c5e:	2800      	cmp	r0, #0
 8000c60:	bf48      	it	mi
 8000c62:	f110 0f00 	cmnmi.w	r0, #0
 8000c66:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000c68 <__aeabi_fcmpeq>:
 8000c68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c6c:	f7ff fff4 	bl	8000c58 <__aeabi_cfcmpeq>
 8000c70:	bf0c      	ite	eq
 8000c72:	2001      	moveq	r0, #1
 8000c74:	2000      	movne	r0, #0
 8000c76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c7a:	bf00      	nop

08000c7c <__aeabi_fcmplt>:
 8000c7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c80:	f7ff ffea 	bl	8000c58 <__aeabi_cfcmpeq>
 8000c84:	bf34      	ite	cc
 8000c86:	2001      	movcc	r0, #1
 8000c88:	2000      	movcs	r0, #0
 8000c8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c8e:	bf00      	nop

08000c90 <__aeabi_fcmple>:
 8000c90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c94:	f7ff ffe0 	bl	8000c58 <__aeabi_cfcmpeq>
 8000c98:	bf94      	ite	ls
 8000c9a:	2001      	movls	r0, #1
 8000c9c:	2000      	movhi	r0, #0
 8000c9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_fcmpge>:
 8000ca4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ca8:	f7ff ffd2 	bl	8000c50 <__aeabi_cfrcmple>
 8000cac:	bf94      	ite	ls
 8000cae:	2001      	movls	r0, #1
 8000cb0:	2000      	movhi	r0, #0
 8000cb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_fcmpgt>:
 8000cb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cbc:	f7ff ffc8 	bl	8000c50 <__aeabi_cfrcmple>
 8000cc0:	bf34      	ite	cc
 8000cc2:	2001      	movcc	r0, #1
 8000cc4:	2000      	movcs	r0, #0
 8000cc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cca:	bf00      	nop

08000ccc <__aeabi_f2uiz>:
 8000ccc:	0042      	lsls	r2, r0, #1
 8000cce:	d20e      	bcs.n	8000cee <__aeabi_f2uiz+0x22>
 8000cd0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000cd4:	d30b      	bcc.n	8000cee <__aeabi_f2uiz+0x22>
 8000cd6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000cda:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000cde:	d409      	bmi.n	8000cf4 <__aeabi_f2uiz+0x28>
 8000ce0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ce4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce8:	fa23 f002 	lsr.w	r0, r3, r2
 8000cec:	4770      	bx	lr
 8000cee:	f04f 0000 	mov.w	r0, #0
 8000cf2:	4770      	bx	lr
 8000cf4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000cf8:	d101      	bne.n	8000cfe <__aeabi_f2uiz+0x32>
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	d102      	bne.n	8000d04 <__aeabi_f2uiz+0x38>
 8000cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000d02:	4770      	bx	lr
 8000d04:	f04f 0000 	mov.w	r0, #0
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b089      	sub	sp, #36	; 0x24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61bb      	str	r3, [r7, #24]
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	78db      	ldrb	r3, [r3, #3]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	78db      	ldrb	r3, [r3, #3]
 8000d3c:	f003 0310 	and.w	r3, r3, #16
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d005      	beq.n	8000d50 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	789b      	ldrb	r3, [r3, #2]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d044      	beq.n	8000de4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]
 8000d64:	e038      	b.n	8000dd8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000d66:	2201      	movs	r2, #1
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d126      	bne.n	8000dd2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	43db      	mvns	r3, r3
 8000d98:	697a      	ldr	r2, [r7, #20]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	78db      	ldrb	r3, [r3, #3]
 8000db0:	2b28      	cmp	r3, #40	; 0x28
 8000db2:	d105      	bne.n	8000dc0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000db4:	2201      	movs	r2, #1
 8000db6:	69bb      	ldr	r3, [r7, #24]
 8000db8:	409a      	lsls	r2, r3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	615a      	str	r2, [r3, #20]
 8000dbe:	e008      	b.n	8000dd2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	78db      	ldrb	r3, [r3, #3]
 8000dc4:	2b48      	cmp	r3, #72	; 0x48
 8000dc6:	d104      	bne.n	8000dd2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	409a      	lsls	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	61bb      	str	r3, [r7, #24]
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2b07      	cmp	r3, #7
 8000ddc:	d9c3      	bls.n	8000d66 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	2bff      	cmp	r3, #255	; 0xff
 8000dea:	d946      	bls.n	8000e7a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
 8000df6:	e03a      	b.n	8000e6e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	3308      	adds	r3, #8
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d127      	bne.n	8000e68 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000e1e:	220f      	movs	r2, #15
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000e32:	69fa      	ldr	r2, [r7, #28]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	78db      	ldrb	r3, [r3, #3]
 8000e44:	2b28      	cmp	r3, #40	; 0x28
 8000e46:	d105      	bne.n	8000e54 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	3308      	adds	r3, #8
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	78db      	ldrb	r3, [r3, #3]
 8000e58:	2b48      	cmp	r3, #72	; 0x48
 8000e5a:	d105      	bne.n	8000e68 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	3308      	adds	r3, #8
 8000e60:	2201      	movs	r2, #1
 8000e62:	409a      	lsls	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000e68:	69bb      	ldr	r3, [r7, #24]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	61bb      	str	r3, [r7, #24]
 8000e6e:	69bb      	ldr	r3, [r7, #24]
 8000e70:	2b07      	cmp	r3, #7
 8000e72:	d9c1      	bls.n	8000df8 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	697a      	ldr	r2, [r7, #20]
 8000e78:	605a      	str	r2, [r3, #4]
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	3724      	adds	r7, #36	; 0x24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr

08000e84 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000e90:	2300      	movs	r3, #0
 8000e92:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689a      	ldr	r2, [r3, #8]
 8000e98:	887b      	ldrh	r3, [r7, #2]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d002      	beq.n	8000ea6 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	73fb      	strb	r3, [r7, #15]
 8000ea4:	e001      	b.n	8000eaa <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr

08000eb6 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000ec2:	887a      	ldrh	r2, [r7, #2]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	611a      	str	r2, [r3, #16]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr

08000ed2 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
 8000eda:	460b      	mov	r3, r1
 8000edc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000ede:	887a      	ldrh	r2, [r7, #2]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	615a      	str	r2, [r3, #20]
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
	...

08000ef0 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	2300      	movs	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]
 8000f00:	2300      	movs	r3, #0
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	2300      	movs	r3, #0
 8000f06:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000f08:	4b4c      	ldr	r3, [pc, #304]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 030c 	and.w	r3, r3, #12
 8000f10:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	2b04      	cmp	r3, #4
 8000f16:	d007      	beq.n	8000f28 <RCC_GetClocksFreq+0x38>
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d009      	beq.n	8000f30 <RCC_GetClocksFreq+0x40>
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d133      	bne.n	8000f88 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4a47      	ldr	r2, [pc, #284]	; (8001040 <RCC_GetClocksFreq+0x150>)
 8000f24:	601a      	str	r2, [r3, #0]
      break;
 8000f26:	e033      	b.n	8000f90 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a45      	ldr	r2, [pc, #276]	; (8001040 <RCC_GetClocksFreq+0x150>)
 8000f2c:	601a      	str	r2, [r3, #0]
      break;
 8000f2e:	e02f      	b.n	8000f90 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000f30:	4b42      	ldr	r3, [pc, #264]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000f38:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000f3a:	4b40      	ldr	r3, [pc, #256]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f42:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	0c9b      	lsrs	r3, r3, #18
 8000f48:	3302      	adds	r3, #2
 8000f4a:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d106      	bne.n	8000f60 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	4a3b      	ldr	r2, [pc, #236]	; (8001044 <RCC_GetClocksFreq+0x154>)
 8000f56:	fb02 f203 	mul.w	r2, r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000f5e:	e017      	b.n	8000f90 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000f60:	4b36      	ldr	r3, [pc, #216]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d006      	beq.n	8000f7a <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	4a35      	ldr	r2, [pc, #212]	; (8001044 <RCC_GetClocksFreq+0x154>)
 8000f70:	fb02 f203 	mul.w	r2, r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	601a      	str	r2, [r3, #0]
      break;
 8000f78:	e00a      	b.n	8000f90 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	4a30      	ldr	r2, [pc, #192]	; (8001040 <RCC_GetClocksFreq+0x150>)
 8000f7e:	fb02 f203 	mul.w	r2, r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	601a      	str	r2, [r3, #0]
      break;
 8000f86:	e003      	b.n	8000f90 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a2d      	ldr	r2, [pc, #180]	; (8001040 <RCC_GetClocksFreq+0x150>)
 8000f8c:	601a      	str	r2, [r3, #0]
      break;
 8000f8e:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000f90:	4b2a      	ldr	r3, [pc, #168]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f98:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	091b      	lsrs	r3, r3, #4
 8000f9e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000fa0:	4a29      	ldr	r2, [pc, #164]	; (8001048 <RCC_GetClocksFreq+0x158>)
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	40da      	lsrs	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000fb8:	4b20      	ldr	r3, [pc, #128]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000fc0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	0a1b      	lsrs	r3, r3, #8
 8000fc6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000fc8:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <RCC_GetClocksFreq+0x158>)
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	4413      	add	r3, r2
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685a      	ldr	r2, [r3, #4]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	40da      	lsrs	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000fe0:	4b16      	ldr	r3, [pc, #88]	; (800103c <RCC_GetClocksFreq+0x14c>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000fe8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	0adb      	lsrs	r3, r3, #11
 8000fee:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000ff0:	4a15      	ldr	r2, [pc, #84]	; (8001048 <RCC_GetClocksFreq+0x158>)
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	40da      	lsrs	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <RCC_GetClocksFreq+0x14c>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001010:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	0b9b      	lsrs	r3, r3, #14
 8001016:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001018:	4a0c      	ldr	r2, [pc, #48]	; (800104c <RCC_GetClocksFreq+0x15c>)
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	4413      	add	r3, r2
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	fbb2 f2f3 	udiv	r2, r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	611a      	str	r2, [r3, #16]
}
 8001032:	bf00      	nop
 8001034:	371c      	adds	r7, #28
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr
 800103c:	40021000 	.word	0x40021000
 8001040:	007a1200 	.word	0x007a1200
 8001044:	003d0900 	.word	0x003d0900
 8001048:	20000000 	.word	0x20000000
 800104c:	20000010 	.word	0x20000010

08001050 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	460b      	mov	r3, r1
 800105a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800105c:	78fb      	ldrb	r3, [r7, #3]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d006      	beq.n	8001070 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001062:	4909      	ldr	r1, [pc, #36]	; (8001088 <RCC_APB2PeriphClockCmd+0x38>)
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <RCC_APB2PeriphClockCmd+0x38>)
 8001066:	699a      	ldr	r2, [r3, #24]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4313      	orrs	r3, r2
 800106c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800106e:	e006      	b.n	800107e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001070:	4905      	ldr	r1, [pc, #20]	; (8001088 <RCC_APB2PeriphClockCmd+0x38>)
 8001072:	4b05      	ldr	r3, [pc, #20]	; (8001088 <RCC_APB2PeriphClockCmd+0x38>)
 8001074:	699a      	ldr	r2, [r3, #24]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	43db      	mvns	r3, r3
 800107a:	4013      	ands	r3, r2
 800107c:	618b      	str	r3, [r1, #24]
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	40021000 	.word	0x40021000

0800108c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001098:	78fb      	ldrb	r3, [r7, #3]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d006      	beq.n	80010ac <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800109e:	4909      	ldr	r1, [pc, #36]	; (80010c4 <RCC_APB1PeriphClockCmd+0x38>)
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <RCC_APB1PeriphClockCmd+0x38>)
 80010a2:	69da      	ldr	r2, [r3, #28]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80010aa:	e006      	b.n	80010ba <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80010ac:	4905      	ldr	r1, [pc, #20]	; (80010c4 <RCC_APB1PeriphClockCmd+0x38>)
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <RCC_APB1PeriphClockCmd+0x38>)
 80010b0:	69da      	ldr	r2, [r3, #28]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	4013      	ands	r3, r2
 80010b8:	61cb      	str	r3, [r1, #28]
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	40021000 	.word	0x40021000

080010c8 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4a2e      	ldr	r2, [pc, #184]	; (8001198 <TIM_TimeBaseInit+0xd0>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d013      	beq.n	800110c <TIM_TimeBaseInit+0x44>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a2d      	ldr	r2, [pc, #180]	; (800119c <TIM_TimeBaseInit+0xd4>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d00f      	beq.n	800110c <TIM_TimeBaseInit+0x44>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010f2:	d00b      	beq.n	800110c <TIM_TimeBaseInit+0x44>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a2a      	ldr	r2, [pc, #168]	; (80011a0 <TIM_TimeBaseInit+0xd8>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d007      	beq.n	800110c <TIM_TimeBaseInit+0x44>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a29      	ldr	r2, [pc, #164]	; (80011a4 <TIM_TimeBaseInit+0xdc>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d003      	beq.n	800110c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a28      	ldr	r2, [pc, #160]	; (80011a8 <TIM_TimeBaseInit+0xe0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d108      	bne.n	800111e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800110c:	89fb      	ldrh	r3, [r7, #14]
 800110e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001112:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	885a      	ldrh	r2, [r3, #2]
 8001118:	89fb      	ldrh	r3, [r7, #14]
 800111a:	4313      	orrs	r3, r2
 800111c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a22      	ldr	r2, [pc, #136]	; (80011ac <TIM_TimeBaseInit+0xe4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d00c      	beq.n	8001140 <TIM_TimeBaseInit+0x78>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a21      	ldr	r2, [pc, #132]	; (80011b0 <TIM_TimeBaseInit+0xe8>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d008      	beq.n	8001140 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800112e:	89fb      	ldrh	r3, [r7, #14]
 8001130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001134:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	88da      	ldrh	r2, [r3, #6]
 800113a:	89fb      	ldrh	r3, [r7, #14]
 800113c:	4313      	orrs	r3, r2
 800113e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	89fa      	ldrh	r2, [r7, #14]
 8001144:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	889a      	ldrh	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	881a      	ldrh	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a0f      	ldr	r2, [pc, #60]	; (8001198 <TIM_TimeBaseInit+0xd0>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d00f      	beq.n	800117e <TIM_TimeBaseInit+0xb6>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a0e      	ldr	r2, [pc, #56]	; (800119c <TIM_TimeBaseInit+0xd4>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d00b      	beq.n	800117e <TIM_TimeBaseInit+0xb6>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a12      	ldr	r2, [pc, #72]	; (80011b4 <TIM_TimeBaseInit+0xec>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d007      	beq.n	800117e <TIM_TimeBaseInit+0xb6>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <TIM_TimeBaseInit+0xf0>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d003      	beq.n	800117e <TIM_TimeBaseInit+0xb6>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a10      	ldr	r2, [pc, #64]	; (80011bc <TIM_TimeBaseInit+0xf4>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d104      	bne.n	8001188 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	7a1b      	ldrb	r3, [r3, #8]
 8001182:	b29a      	uxth	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2201      	movs	r2, #1
 800118c:	829a      	strh	r2, [r3, #20]
}
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	40012c00 	.word	0x40012c00
 800119c:	40013400 	.word	0x40013400
 80011a0:	40000400 	.word	0x40000400
 80011a4:	40000800 	.word	0x40000800
 80011a8:	40000c00 	.word	0x40000c00
 80011ac:	40001000 	.word	0x40001000
 80011b0:	40001400 	.word	0x40001400
 80011b4:	40014000 	.word	0x40014000
 80011b8:	40014400 	.word	0x40014400
 80011bc:	40014800 	.word	0x40014800

080011c0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	817b      	strh	r3, [r7, #10]
 80011ce:	2300      	movs	r3, #0
 80011d0:	81fb      	strh	r3, [r7, #14]
 80011d2:	2300      	movs	r3, #0
 80011d4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	8c1b      	ldrh	r3, [r3, #32]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	f023 0301 	bic.w	r3, r3, #1
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	8c1b      	ldrh	r3, [r3, #32]
 80011ea:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	889b      	ldrh	r3, [r3, #4]
 80011f0:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	8b1b      	ldrh	r3, [r3, #24]
 80011f6:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 80011f8:	897b      	ldrh	r3, [r7, #10]
 80011fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011fe:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8001200:	897b      	ldrh	r3, [r7, #10]
 8001202:	f023 0303 	bic.w	r3, r3, #3
 8001206:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	881a      	ldrh	r2, [r3, #0]
 800120c:	897b      	ldrh	r3, [r7, #10]
 800120e:	4313      	orrs	r3, r2
 8001210:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8001212:	89fb      	ldrh	r3, [r7, #14]
 8001214:	f023 0302 	bic.w	r3, r3, #2
 8001218:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	891a      	ldrh	r2, [r3, #8]
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	4313      	orrs	r3, r2
 8001222:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	885a      	ldrh	r2, [r3, #2]
 8001228:	89fb      	ldrh	r3, [r7, #14]
 800122a:	4313      	orrs	r3, r2
 800122c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a24      	ldr	r2, [pc, #144]	; (80012c4 <TIM_OC1Init+0x104>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d00f      	beq.n	8001256 <TIM_OC1Init+0x96>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a23      	ldr	r2, [pc, #140]	; (80012c8 <TIM_OC1Init+0x108>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d00b      	beq.n	8001256 <TIM_OC1Init+0x96>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a22      	ldr	r2, [pc, #136]	; (80012cc <TIM_OC1Init+0x10c>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d007      	beq.n	8001256 <TIM_OC1Init+0x96>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a21      	ldr	r2, [pc, #132]	; (80012d0 <TIM_OC1Init+0x110>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d003      	beq.n	8001256 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a20      	ldr	r2, [pc, #128]	; (80012d4 <TIM_OC1Init+0x114>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d123      	bne.n	800129e <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8001256:	89fb      	ldrh	r3, [r7, #14]
 8001258:	f023 0308 	bic.w	r3, r3, #8
 800125c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	895a      	ldrh	r2, [r3, #10]
 8001262:	89fb      	ldrh	r3, [r7, #14]
 8001264:	4313      	orrs	r3, r2
 8001266:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8001268:	89fb      	ldrh	r3, [r7, #14]
 800126a:	f023 0304 	bic.w	r3, r3, #4
 800126e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	889a      	ldrh	r2, [r3, #4]
 8001274:	89fb      	ldrh	r3, [r7, #14]
 8001276:	4313      	orrs	r3, r2
 8001278:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 800127a:	89bb      	ldrh	r3, [r7, #12]
 800127c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001280:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8001282:	89bb      	ldrh	r3, [r7, #12]
 8001284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001288:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	899a      	ldrh	r2, [r3, #12]
 800128e:	89bb      	ldrh	r3, [r7, #12]
 8001290:	4313      	orrs	r3, r2
 8001292:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	89da      	ldrh	r2, [r3, #14]
 8001298:	89bb      	ldrh	r3, [r7, #12]
 800129a:	4313      	orrs	r3, r2
 800129c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	89ba      	ldrh	r2, [r7, #12]
 80012a2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	897a      	ldrh	r2, [r7, #10]
 80012a8:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	88da      	ldrh	r2, [r3, #6]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	89fa      	ldrh	r2, [r7, #14]
 80012b6:	841a      	strh	r2, [r3, #32]
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40012c00 	.word	0x40012c00
 80012c8:	40013400 	.word	0x40013400
 80012cc:	40014000 	.word	0x40014000
 80012d0:	40014400 	.word	0x40014400
 80012d4:	40014800 	.word	0x40014800

080012d8 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	881b      	ldrh	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10f      	bne.n	800130a <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	8859      	ldrh	r1, [r3, #2]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	889a      	ldrh	r2, [r3, #4]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	891b      	ldrh	r3, [r3, #8]
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 f948 	bl	800158c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	88db      	ldrh	r3, [r3, #6]
 8001300:	4619      	mov	r1, r3
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f000 f899 	bl	800143a <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001308:	e036      	b.n	8001378 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	2b04      	cmp	r3, #4
 8001310:	d10f      	bne.n	8001332 <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	8859      	ldrh	r1, [r3, #2]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	889a      	ldrh	r2, [r3, #4]
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	891b      	ldrh	r3, [r3, #8]
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 f9a4 	bl	800166c <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	88db      	ldrh	r3, [r3, #6]
 8001328:	4619      	mov	r1, r3
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f000 f8a0 	bl	8001470 <TIM_SetIC2Prescaler>
}
 8001330:	e022      	b.n	8001378 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	2b08      	cmp	r3, #8
 8001338:	d10f      	bne.n	800135a <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	8859      	ldrh	r1, [r3, #2]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	889a      	ldrh	r2, [r3, #4]
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	891b      	ldrh	r3, [r3, #8]
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 fa0a 	bl	8001760 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	88db      	ldrh	r3, [r3, #6]
 8001350:	4619      	mov	r1, r3
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f8a9 	bl	80014aa <TIM_SetIC3Prescaler>
}
 8001358:	e00e      	b.n	8001378 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	8859      	ldrh	r1, [r3, #2]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	889a      	ldrh	r2, [r3, #4]
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	891b      	ldrh	r3, [r3, #8]
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 fa70 	bl	800184c <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	88db      	ldrh	r3, [r3, #6]
 8001370:	4619      	mov	r1, r3
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f8b4 	bl	80014e0 <TIM_SetIC4Prescaler>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d008      	beq.n	80013a4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	b29b      	uxth	r3, r3
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	b29a      	uxth	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80013a2:	e007      	b.n	80013b4 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	f023 0301 	bic.w	r3, r3, #1
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	801a      	strh	r2, [r3, #0]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bc80      	pop	{r7}
 80013bc:	4770      	bx	lr

080013be <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
 80013c6:	460b      	mov	r3, r1
 80013c8:	807b      	strh	r3, [r7, #2]
 80013ca:	4613      	mov	r3, r2
 80013cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013ce:	787b      	ldrb	r3, [r7, #1]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d008      	beq.n	80013e6 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	899b      	ldrh	r3, [r3, #12]
 80013d8:	b29a      	uxth	r2, r3
 80013da:	887b      	ldrh	r3, [r7, #2]
 80013dc:	4313      	orrs	r3, r2
 80013de:	b29a      	uxth	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80013e4:	e009      	b.n	80013fa <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	899b      	ldrh	r3, [r3, #12]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	887b      	ldrh	r3, [r7, #2]
 80013ee:	43db      	mvns	r3, r3
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	4013      	ands	r3, r2
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	819a      	strh	r2, [r3, #12]
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr

08001404 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	8b1b      	ldrh	r3, [r3, #24]
 8001418:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800141a:	89fb      	ldrh	r3, [r7, #14]
 800141c:	f023 0308 	bic.w	r3, r3, #8
 8001420:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001422:	89fa      	ldrh	r2, [r7, #14]
 8001424:	887b      	ldrh	r3, [r7, #2]
 8001426:	4313      	orrs	r3, r2
 8001428:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	89fa      	ldrh	r2, [r7, #14]
 800142e:	831a      	strh	r2, [r3, #24]
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800143a:	b480      	push	{r7}
 800143c:	b083      	sub	sp, #12
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
 8001442:	460b      	mov	r3, r1
 8001444:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	8b1b      	ldrh	r3, [r3, #24]
 800144a:	b29b      	uxth	r3, r3
 800144c:	f023 030c 	bic.w	r3, r3, #12
 8001450:	b29a      	uxth	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	8b1b      	ldrh	r3, [r3, #24]
 800145a:	b29a      	uxth	r2, r3
 800145c:	887b      	ldrh	r3, [r7, #2]
 800145e:	4313      	orrs	r3, r2
 8001460:	b29a      	uxth	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	831a      	strh	r2, [r3, #24]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	8b1b      	ldrh	r3, [r3, #24]
 8001480:	b29b      	uxth	r3, r3
 8001482:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001486:	b29a      	uxth	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	8b1b      	ldrh	r3, [r3, #24]
 8001490:	b29a      	uxth	r2, r3
 8001492:	887b      	ldrh	r3, [r7, #2]
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b29b      	uxth	r3, r3
 8001498:	4313      	orrs	r3, r2
 800149a:	b29a      	uxth	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	831a      	strh	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr

080014aa <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	460b      	mov	r3, r1
 80014b4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8b9b      	ldrh	r3, [r3, #28]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	f023 030c 	bic.w	r3, r3, #12
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	8b9b      	ldrh	r3, [r3, #28]
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	887b      	ldrh	r3, [r7, #2]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	839a      	strh	r2, [r3, #28]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	8b9b      	ldrh	r3, [r3, #28]
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	8b9b      	ldrh	r3, [r3, #28]
 8001500:	b29a      	uxth	r2, r3
 8001502:	887b      	ldrh	r3, [r7, #2]
 8001504:	021b      	lsls	r3, r3, #8
 8001506:	b29b      	uxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b29a      	uxth	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	839a      	strh	r2, [r3, #28]
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr

0800151a <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800151a:	b480      	push	{r7}
 800151c:	b085      	sub	sp, #20
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	460b      	mov	r3, r1
 8001524:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001526:	2300      	movs	r3, #0
 8001528:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800152a:	2300      	movs	r3, #0
 800152c:	81bb      	strh	r3, [r7, #12]
 800152e:	2300      	movs	r3, #0
 8001530:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	8a1b      	ldrh	r3, [r3, #16]
 8001536:	b29a      	uxth	r2, r3
 8001538:	887b      	ldrh	r3, [r7, #2]
 800153a:	4013      	ands	r3, r2
 800153c:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	899b      	ldrh	r3, [r3, #12]
 8001542:	b29a      	uxth	r2, r3
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	4013      	ands	r3, r2
 8001548:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800154a:	89bb      	ldrh	r3, [r7, #12]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <TIM_GetITStatus+0x42>
 8001550:	897b      	ldrh	r3, [r7, #10]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d002      	beq.n	800155c <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001556:	2301      	movs	r3, #1
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	e001      	b.n	8001560 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800155c:	2300      	movs	r3, #0
 800155e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001560:	7bfb      	ldrb	r3, [r7, #15]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001578:	887b      	ldrh	r3, [r7, #2]
 800157a:	43db      	mvns	r3, r3
 800157c:	b29a      	uxth	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	821a      	strh	r2, [r3, #16]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800158c:	b480      	push	{r7}
 800158e:	b087      	sub	sp, #28
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	4608      	mov	r0, r1
 8001596:	4611      	mov	r1, r2
 8001598:	461a      	mov	r2, r3
 800159a:	4603      	mov	r3, r0
 800159c:	817b      	strh	r3, [r7, #10]
 800159e:	460b      	mov	r3, r1
 80015a0:	813b      	strh	r3, [r7, #8]
 80015a2:	4613      	mov	r3, r2
 80015a4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	82bb      	strh	r3, [r7, #20]
 80015aa:	2300      	movs	r3, #0
 80015ac:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	8c1b      	ldrh	r3, [r3, #32]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	f023 0301 	bic.w	r3, r3, #1
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	8b1b      	ldrh	r3, [r3, #24]
 80015c2:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	8c1b      	ldrh	r3, [r3, #32]
 80015c8:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 80015ca:	8abb      	ldrh	r3, [r7, #20]
 80015cc:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80015d0:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	011b      	lsls	r3, r3, #4
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	893b      	ldrh	r3, [r7, #8]
 80015da:	4313      	orrs	r3, r2
 80015dc:	b29a      	uxth	r2, r3
 80015de:	8abb      	ldrh	r3, [r7, #20]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <TI1_Config+0xcc>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d013      	beq.n	8001614 <TI1_Config+0x88>
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4a1b      	ldr	r2, [pc, #108]	; (800165c <TI1_Config+0xd0>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d00f      	beq.n	8001614 <TI1_Config+0x88>
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015fa:	d00b      	beq.n	8001614 <TI1_Config+0x88>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4a18      	ldr	r2, [pc, #96]	; (8001660 <TI1_Config+0xd4>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d007      	beq.n	8001614 <TI1_Config+0x88>
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4a17      	ldr	r2, [pc, #92]	; (8001664 <TI1_Config+0xd8>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d003      	beq.n	8001614 <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	4a16      	ldr	r2, [pc, #88]	; (8001668 <TI1_Config+0xdc>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d10b      	bne.n	800162c <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8001614:	8afb      	ldrh	r3, [r7, #22]
 8001616:	f023 0302 	bic.w	r3, r3, #2
 800161a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800161c:	897a      	ldrh	r2, [r7, #10]
 800161e:	8afb      	ldrh	r3, [r7, #22]
 8001620:	4313      	orrs	r3, r2
 8001622:	b29b      	uxth	r3, r3
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	82fb      	strh	r3, [r7, #22]
 800162a:	e00a      	b.n	8001642 <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800162c:	8afb      	ldrh	r3, [r7, #22]
 800162e:	f023 030a 	bic.w	r3, r3, #10
 8001632:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001634:	897a      	ldrh	r2, [r7, #10]
 8001636:	8afb      	ldrh	r3, [r7, #22]
 8001638:	4313      	orrs	r3, r2
 800163a:	b29b      	uxth	r3, r3
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	8aba      	ldrh	r2, [r7, #20]
 8001646:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	8afa      	ldrh	r2, [r7, #22]
 800164c:	841a      	strh	r2, [r3, #32]
}
 800164e:	bf00      	nop
 8001650:	371c      	adds	r7, #28
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	40012c00 	.word	0x40012c00
 800165c:	40013400 	.word	0x40013400
 8001660:	40000400 	.word	0x40000400
 8001664:	40000800 	.word	0x40000800
 8001668:	40000c00 	.word	0x40000c00

0800166c <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	4608      	mov	r0, r1
 8001676:	4611      	mov	r1, r2
 8001678:	461a      	mov	r2, r3
 800167a:	4603      	mov	r3, r0
 800167c:	817b      	strh	r3, [r7, #10]
 800167e:	460b      	mov	r3, r1
 8001680:	813b      	strh	r3, [r7, #8]
 8001682:	4613      	mov	r3, r2
 8001684:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	82bb      	strh	r3, [r7, #20]
 800168a:	2300      	movs	r3, #0
 800168c:	82fb      	strh	r3, [r7, #22]
 800168e:	2300      	movs	r3, #0
 8001690:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	8c1b      	ldrh	r3, [r3, #32]
 8001696:	b29b      	uxth	r3, r3
 8001698:	f023 0310 	bic.w	r3, r3, #16
 800169c:	b29a      	uxth	r2, r3
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	8b1b      	ldrh	r3, [r3, #24]
 80016a6:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	8c1b      	ldrh	r3, [r3, #32]
 80016ac:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80016ae:	897b      	ldrh	r3, [r7, #10]
 80016b0:	011b      	lsls	r3, r3, #4
 80016b2:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 80016b4:	8abb      	ldrh	r3, [r7, #20]
 80016b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016ba:	051b      	lsls	r3, r3, #20
 80016bc:	0d1b      	lsrs	r3, r3, #20
 80016be:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80016c0:	88fb      	ldrh	r3, [r7, #6]
 80016c2:	031b      	lsls	r3, r3, #12
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	8abb      	ldrh	r3, [r7, #20]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80016cc:	893b      	ldrh	r3, [r7, #8]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	8abb      	ldrh	r3, [r7, #20]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	4a1c      	ldr	r2, [pc, #112]	; (800174c <TI2_Config+0xe0>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d013      	beq.n	8001708 <TI2_Config+0x9c>
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4a1b      	ldr	r2, [pc, #108]	; (8001750 <TI2_Config+0xe4>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d00f      	beq.n	8001708 <TI2_Config+0x9c>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016ee:	d00b      	beq.n	8001708 <TI2_Config+0x9c>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4a18      	ldr	r2, [pc, #96]	; (8001754 <TI2_Config+0xe8>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d007      	beq.n	8001708 <TI2_Config+0x9c>
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	4a17      	ldr	r2, [pc, #92]	; (8001758 <TI2_Config+0xec>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d003      	beq.n	8001708 <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4a16      	ldr	r2, [pc, #88]	; (800175c <TI2_Config+0xf0>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d10b      	bne.n	8001720 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8001708:	8afb      	ldrh	r3, [r7, #22]
 800170a:	f023 0320 	bic.w	r3, r3, #32
 800170e:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001710:	8a7a      	ldrh	r2, [r7, #18]
 8001712:	8afb      	ldrh	r3, [r7, #22]
 8001714:	4313      	orrs	r3, r2
 8001716:	b29b      	uxth	r3, r3
 8001718:	f043 0310 	orr.w	r3, r3, #16
 800171c:	82fb      	strh	r3, [r7, #22]
 800171e:	e00a      	b.n	8001736 <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001720:	8afb      	ldrh	r3, [r7, #22]
 8001722:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001726:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8001728:	897a      	ldrh	r2, [r7, #10]
 800172a:	8afb      	ldrh	r3, [r7, #22]
 800172c:	4313      	orrs	r3, r2
 800172e:	b29b      	uxth	r3, r3
 8001730:	f043 0310 	orr.w	r3, r3, #16
 8001734:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	8aba      	ldrh	r2, [r7, #20]
 800173a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	8afa      	ldrh	r2, [r7, #22]
 8001740:	841a      	strh	r2, [r3, #32]
}
 8001742:	bf00      	nop
 8001744:	371c      	adds	r7, #28
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	40012c00 	.word	0x40012c00
 8001750:	40013400 	.word	0x40013400
 8001754:	40000400 	.word	0x40000400
 8001758:	40000800 	.word	0x40000800
 800175c:	40000c00 	.word	0x40000c00

08001760 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001760:	b480      	push	{r7}
 8001762:	b087      	sub	sp, #28
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	4608      	mov	r0, r1
 800176a:	4611      	mov	r1, r2
 800176c:	461a      	mov	r2, r3
 800176e:	4603      	mov	r3, r0
 8001770:	817b      	strh	r3, [r7, #10]
 8001772:	460b      	mov	r3, r1
 8001774:	813b      	strh	r3, [r7, #8]
 8001776:	4613      	mov	r3, r2
 8001778:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	82bb      	strh	r3, [r7, #20]
 800177e:	2300      	movs	r3, #0
 8001780:	82fb      	strh	r3, [r7, #22]
 8001782:	2300      	movs	r3, #0
 8001784:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	8c1b      	ldrh	r3, [r3, #32]
 800178a:	b29b      	uxth	r3, r3
 800178c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001790:	b29a      	uxth	r2, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	8b9b      	ldrh	r3, [r3, #28]
 800179a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	8c1b      	ldrh	r3, [r3, #32]
 80017a0:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 80017a2:	897b      	ldrh	r3, [r7, #10]
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 80017a8:	8abb      	ldrh	r3, [r7, #20]
 80017aa:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80017ae:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	011b      	lsls	r3, r3, #4
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	893b      	ldrh	r3, [r7, #8]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	8abb      	ldrh	r3, [r7, #20]
 80017be:	4313      	orrs	r3, r2
 80017c0:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4a1c      	ldr	r2, [pc, #112]	; (8001838 <TI3_Config+0xd8>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d013      	beq.n	80017f2 <TI3_Config+0x92>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	4a1b      	ldr	r2, [pc, #108]	; (800183c <TI3_Config+0xdc>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d00f      	beq.n	80017f2 <TI3_Config+0x92>
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d8:	d00b      	beq.n	80017f2 <TI3_Config+0x92>
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	4a18      	ldr	r2, [pc, #96]	; (8001840 <TI3_Config+0xe0>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d007      	beq.n	80017f2 <TI3_Config+0x92>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4a17      	ldr	r2, [pc, #92]	; (8001844 <TI3_Config+0xe4>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d003      	beq.n	80017f2 <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	4a16      	ldr	r2, [pc, #88]	; (8001848 <TI3_Config+0xe8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d10b      	bne.n	800180a <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 80017f2:	8afb      	ldrh	r3, [r7, #22]
 80017f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80017f8:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80017fa:	8a7a      	ldrh	r2, [r7, #18]
 80017fc:	8afb      	ldrh	r3, [r7, #22]
 80017fe:	4313      	orrs	r3, r2
 8001800:	b29b      	uxth	r3, r3
 8001802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001806:	82fb      	strh	r3, [r7, #22]
 8001808:	e00a      	b.n	8001820 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800180a:	8afb      	ldrh	r3, [r7, #22]
 800180c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001810:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8001812:	897a      	ldrh	r2, [r7, #10]
 8001814:	8afb      	ldrh	r3, [r7, #22]
 8001816:	4313      	orrs	r3, r2
 8001818:	b29b      	uxth	r3, r3
 800181a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800181e:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	8aba      	ldrh	r2, [r7, #20]
 8001824:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	8afa      	ldrh	r2, [r7, #22]
 800182a:	841a      	strh	r2, [r3, #32]
}
 800182c:	bf00      	nop
 800182e:	371c      	adds	r7, #28
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40012c00 	.word	0x40012c00
 800183c:	40013400 	.word	0x40013400
 8001840:	40000400 	.word	0x40000400
 8001844:	40000800 	.word	0x40000800
 8001848:	40000c00 	.word	0x40000c00

0800184c <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800184c:	b480      	push	{r7}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	4608      	mov	r0, r1
 8001856:	4611      	mov	r1, r2
 8001858:	461a      	mov	r2, r3
 800185a:	4603      	mov	r3, r0
 800185c:	817b      	strh	r3, [r7, #10]
 800185e:	460b      	mov	r3, r1
 8001860:	813b      	strh	r3, [r7, #8]
 8001862:	4613      	mov	r3, r2
 8001864:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	82bb      	strh	r3, [r7, #20]
 800186a:	2300      	movs	r3, #0
 800186c:	82fb      	strh	r3, [r7, #22]
 800186e:	2300      	movs	r3, #0
 8001870:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8c1b      	ldrh	r3, [r3, #32]
 8001876:	b29b      	uxth	r3, r3
 8001878:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800187c:	b29a      	uxth	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	8b9b      	ldrh	r3, [r3, #28]
 8001886:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	8c1b      	ldrh	r3, [r3, #32]
 800188c:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 800188e:	897b      	ldrh	r3, [r7, #10]
 8001890:	031b      	lsls	r3, r3, #12
 8001892:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8001894:	8abb      	ldrh	r3, [r7, #20]
 8001896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800189a:	051b      	lsls	r3, r3, #20
 800189c:	0d1b      	lsrs	r3, r3, #20
 800189e:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 80018a0:	893b      	ldrh	r3, [r7, #8]
 80018a2:	021b      	lsls	r3, r3, #8
 80018a4:	b29a      	uxth	r2, r3
 80018a6:	8abb      	ldrh	r3, [r7, #20]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	031b      	lsls	r3, r3, #12
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	8abb      	ldrh	r3, [r7, #20]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4a1d      	ldr	r2, [pc, #116]	; (8001930 <TI4_Config+0xe4>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d013      	beq.n	80018e8 <TI4_Config+0x9c>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	4a1c      	ldr	r2, [pc, #112]	; (8001934 <TI4_Config+0xe8>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d00f      	beq.n	80018e8 <TI4_Config+0x9c>
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018ce:	d00b      	beq.n	80018e8 <TI4_Config+0x9c>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4a19      	ldr	r2, [pc, #100]	; (8001938 <TI4_Config+0xec>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d007      	beq.n	80018e8 <TI4_Config+0x9c>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	4a18      	ldr	r2, [pc, #96]	; (800193c <TI4_Config+0xf0>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d003      	beq.n	80018e8 <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4a17      	ldr	r2, [pc, #92]	; (8001940 <TI4_Config+0xf4>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d10b      	bne.n	8001900 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 80018e8:	8afb      	ldrh	r3, [r7, #22]
 80018ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018ee:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80018f0:	8a7a      	ldrh	r2, [r7, #18]
 80018f2:	8afb      	ldrh	r3, [r7, #22]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018fc:	82fb      	strh	r3, [r7, #22]
 80018fe:	e00c      	b.n	800191a <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8001900:	8afb      	ldrh	r3, [r7, #22]
 8001902:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001906:	045b      	lsls	r3, r3, #17
 8001908:	0c5b      	lsrs	r3, r3, #17
 800190a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 800190c:	897a      	ldrh	r2, [r7, #10]
 800190e:	8afb      	ldrh	r3, [r7, #22]
 8001910:	4313      	orrs	r3, r2
 8001912:	b29b      	uxth	r3, r3
 8001914:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001918:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	8aba      	ldrh	r2, [r7, #20]
 800191e:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	8afa      	ldrh	r2, [r7, #22]
 8001924:	841a      	strh	r2, [r3, #32]
}
 8001926:	bf00      	nop
 8001928:	371c      	adds	r7, #28
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	40012c00 	.word	0x40012c00
 8001934:	40013400 	.word	0x40013400
 8001938:	40000400 	.word	0x40000400
 800193c:	40000800 	.word	0x40000800
 8001940:	40000c00 	.word	0x40000c00

08001944 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08c      	sub	sp, #48	; 0x30
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800194e:	2300      	movs	r3, #0
 8001950:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001952:	2300      	movs	r3, #0
 8001954:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	8a1b      	ldrh	r3, [r3, #16]
 800196a:	b29b      	uxth	r3, r3
 800196c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800196e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001970:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001974:	4013      	ands	r3, r2
 8001976:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	88db      	ldrh	r3, [r3, #6]
 800197c:	461a      	mov	r2, r3
 800197e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001980:	4313      	orrs	r3, r2
 8001982:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001986:	b29a      	uxth	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	899b      	ldrh	r3, [r3, #12]
 8001990:	b29b      	uxth	r3, r3
 8001992:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001994:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001996:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800199a:	4013      	ands	r3, r2
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	889a      	ldrh	r2, [r3, #4]
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	891b      	ldrh	r3, [r3, #8]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80019ae:	4313      	orrs	r3, r2
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	461a      	mov	r2, r3
 80019b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b6:	4313      	orrs	r3, r2
 80019b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80019ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	8a9b      	ldrh	r3, [r3, #20]
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80019ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019cc:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80019d0:	4013      	ands	r3, r2
 80019d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	899b      	ldrh	r3, [r3, #12]
 80019d8:	461a      	mov	r2, r3
 80019da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019dc:	4313      	orrs	r3, r2
 80019de:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80019e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80019e8:	f107 0308 	add.w	r3, r7, #8
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fa7f 	bl	8000ef0 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	4a2e      	ldr	r2, [pc, #184]	; (8001ab0 <USART_Init+0x16c>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d102      	bne.n	8001a00 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80019fe:	e001      	b.n	8001a04 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	899b      	ldrh	r3, [r3, #12]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	da0c      	bge.n	8001a2a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001a10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a12:	4613      	mov	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4413      	add	r3, r2
 8001a18:	009a      	lsls	r2, r3, #2
 8001a1a:	441a      	add	r2, r3
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
 8001a28:	e00b      	b.n	8001a42 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	009a      	lsls	r2, r3, #2
 8001a34:	441a      	add	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a44:	4a1b      	ldr	r2, [pc, #108]	; (8001ab4 <USART_Init+0x170>)
 8001a46:	fba2 2303 	umull	r2, r3, r2, r3
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a52:	091b      	lsrs	r3, r3, #4
 8001a54:	2264      	movs	r2, #100	; 0x64
 8001a56:	fb02 f303 	mul.w	r3, r2, r3
 8001a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	899b      	ldrh	r3, [r3, #12]
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	b21b      	sxth	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	da0c      	bge.n	8001a86 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	3332      	adds	r3, #50	; 0x32
 8001a72:	4a10      	ldr	r2, [pc, #64]	; (8001ab4 <USART_Init+0x170>)
 8001a74:	fba2 2303 	umull	r2, r3, r2, r3
 8001a78:	095b      	lsrs	r3, r3, #5
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a80:	4313      	orrs	r3, r2
 8001a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a84:	e00b      	b.n	8001a9e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001a86:	6a3b      	ldr	r3, [r7, #32]
 8001a88:	011b      	lsls	r3, r3, #4
 8001a8a:	3332      	adds	r3, #50	; 0x32
 8001a8c:	4a09      	ldr	r2, [pc, #36]	; (8001ab4 <USART_Init+0x170>)
 8001a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a92:	095b      	lsrs	r3, r3, #5
 8001a94:	f003 030f 	and.w	r3, r3, #15
 8001a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	811a      	strh	r2, [r3, #8]
}
 8001aa6:	bf00      	nop
 8001aa8:	3730      	adds	r7, #48	; 0x30
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40013800 	.word	0x40013800
 8001ab4:	51eb851f 	.word	0x51eb851f

08001ab8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ac4:	78fb      	ldrb	r3, [r7, #3]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d008      	beq.n	8001adc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	899b      	ldrh	r3, [r3, #12]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001ada:	e007      	b.n	8001aec <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	899b      	ldrh	r3, [r3, #12]
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	819a      	strh	r2, [r3, #12]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr

08001af6 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001af6:	b480      	push	{r7}
 8001af8:	b087      	sub	sp, #28
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	460b      	mov	r3, r1
 8001b00:	807b      	strh	r3, [r7, #2]
 8001b02:	4613      	mov	r3, r2
 8001b04:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001b1a:	887b      	ldrh	r3, [r7, #2]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001b24:	887b      	ldrh	r3, [r7, #2]
 8001b26:	f003 031f 	and.w	r3, r3, #31
 8001b2a:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d103      	bne.n	8001b44 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	330c      	adds	r3, #12
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	e009      	b.n	8001b58 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d103      	bne.n	8001b52 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	3310      	adds	r3, #16
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	e002      	b.n	8001b58 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	3314      	adds	r3, #20
 8001b56:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d006      	beq.n	8001b6c <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	697a      	ldr	r2, [r7, #20]
 8001b62:	6811      	ldr	r1, [r2, #0]
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001b6a:	e006      	b.n	8001b7a <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	6811      	ldr	r1, [r2, #0]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	43d2      	mvns	r2, r2
 8001b76:	400a      	ands	r2, r1
 8001b78:	601a      	str	r2, [r3, #0]
}
 8001b7a:	bf00      	nop
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr

08001b84 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001b90:	887b      	ldrh	r3, [r7, #2]
 8001b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	809a      	strh	r2, [r3, #4]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	889b      	ldrh	r3, [r3, #4]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bb8:	b29b      	uxth	r3, r3
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	881b      	ldrh	r3, [r3, #0]
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d002      	beq.n	8001bea <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001be4:	2301      	movs	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	e001      	b.n	8001bee <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b087      	sub	sp, #28
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	460b      	mov	r3, r1
 8001c04:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001c12:	2300      	movs	r3, #0
 8001c14:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001c16:	887b      	ldrh	r3, [r7, #2]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001c20:	887b      	ldrh	r3, [r7, #2]
 8001c22:	f003 031f 	and.w	r3, r3, #31
 8001c26:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001c28:	2201      	movs	r2, #1
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d107      	bne.n	8001c48 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	899b      	ldrh	r3, [r3, #12]
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	461a      	mov	r2, r3
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	4013      	ands	r3, r2
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	e011      	b.n	8001c6c <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d107      	bne.n	8001c5e <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	8a1b      	ldrh	r3, [r3, #16]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	461a      	mov	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	e006      	b.n	8001c6c <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	8a9b      	ldrh	r3, [r3, #20]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	461a      	mov	r2, r3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001c6c:	887b      	ldrh	r3, [r7, #2]
 8001c6e:	0a1b      	lsrs	r3, r3, #8
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001c74:	2201      	movs	r2, #1
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d005      	beq.n	8001c9e <USART_GetITStatus+0xa4>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d002      	beq.n	8001c9e <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	74fb      	strb	r3, [r7, #19]
 8001c9c:	e001      	b.n	8001ca2 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001ca2:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	371c      	adds	r7, #28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr

08001cae <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b085      	sub	sp, #20
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	81fb      	strh	r3, [r7, #14]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8001cc2:	887b      	ldrh	r3, [r7, #2]
 8001cc4:	0a1b      	lsrs	r3, r3, #8
 8001cc6:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001cc8:	89fb      	ldrh	r3, [r7, #14]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001cd2:	89bb      	ldrh	r3, [r7, #12]
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	801a      	strh	r2, [r3, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr
	...

08001ce8 <NVIC_GetPriorityGrouping>:
  Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.

    \return                Priority grouping field
 */
static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001cec:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <NVIC_GetPriorityGrouping+0x18>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	f003 0307 	and.w	r3, r3, #7
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8001d0e:	4908      	ldr	r1, [pc, #32]	; (8001d30 <NVIC_EnableIRQ+0x2c>)
 8001d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d14:	095b      	lsrs	r3, r3, #5
 8001d16:	79fa      	ldrb	r2, [r7, #7]
 8001d18:	f002 021f 	and.w	r2, r2, #31
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	e000e100 	.word	0xe000e100

08001d34 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	da0b      	bge.n	8001d60 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001d48:	490d      	ldr	r1, [pc, #52]	; (8001d80 <NVIC_SetPriority+0x4c>)
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	f003 030f 	and.w	r3, r3, #15
 8001d50:	3b04      	subs	r3, #4
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001d5e:	e009      	b.n	8001d74 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001d60:	4908      	ldr	r1, [pc, #32]	; (8001d84 <NVIC_SetPriority+0x50>)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	0112      	lsls	r2, r2, #4
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	440b      	add	r3, r1
 8001d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000ed00 	.word	0xe000ed00
 8001d84:	e000e100 	.word	0xe000e100

08001d88 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
    \param [in]       SubPriority  Sub priority value (starting from 0)
    \return                        Encoded priority for the interrupt
 */
static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b089      	sub	sp, #36	; 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f1c3 0307 	rsb	r3, r3, #7
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	bf28      	it	cs
 8001da6:	2304      	movcs	r3, #4
 8001da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3304      	adds	r3, #4
 8001dae:	2b06      	cmp	r3, #6
 8001db0:	d902      	bls.n	8001db8 <NVIC_EncodePriority+0x30>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3b03      	subs	r3, #3
 8001db6:	e000      	b.n	8001dba <NVIC_EncodePriority+0x32>
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	401a      	ands	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	4619      	mov	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	400b      	ands	r3, r1
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001de0:	4313      	orrs	r3, r2
         );
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3724      	adds	r7, #36	; 0x24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <USART1_PC_Init>:

#include "uart.h"


void USART1_PC_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART1_InitStruct;
    /* Bit configuration structure for GPIOA PIN9 and PIN10 */
    GPIO_InitTypeDef GPIO_USART1_InitStruct;

    /* Enable clock for USART1, AFIO and GPIOA */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_AFIO |
 8001df2:	2101      	movs	r1, #1
 8001df4:	f244 0005 	movw	r0, #16389	; 0x4005
 8001df8:	f7ff f92a 	bl	8001050 <RCC_APB2PeriphClockCmd>
                           RCC_APB2Periph_GPIOA, ENABLE);

    /* GPIOA PIN9 alternative function Tx */
    GPIO_USART1_InitStruct.GPIO_Pin = GPIO_Pin_9;
 8001dfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e00:	80bb      	strh	r3, [r7, #4]
    GPIO_USART1_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001e02:	2303      	movs	r3, #3
 8001e04:	71bb      	strb	r3, [r7, #6]
    GPIO_USART1_InitStruct.GPIO_Mode = GPIO_Mode_AF_PP;
 8001e06:	2318      	movs	r3, #24
 8001e08:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_USART1_InitStruct);
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4820      	ldr	r0, [pc, #128]	; (8001e90 <USART1_PC_Init+0xa4>)
 8001e10:	f7fe ff7c 	bl	8000d0c <GPIO_Init>
    /* GPIOA PIN10 alternative function Rx */
    GPIO_USART1_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8001e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e18:	80bb      	strh	r3, [r7, #4]
    GPIO_USART1_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	71bb      	strb	r3, [r7, #6]
    GPIO_USART1_InitStruct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001e1e:	2304      	movs	r3, #4
 8001e20:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_USART1_InitStruct);
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	4619      	mov	r1, r3
 8001e26:	481a      	ldr	r0, [pc, #104]	; (8001e90 <USART1_PC_Init+0xa4>)
 8001e28:	f7fe ff70 	bl	8000d0c <GPIO_Init>

    /* Baud rate 9600, 8-bit data, One stop bit
     * No parity, Do both Rx and Tx, No HW flow control
     */
    USART1_InitStruct.USART_BaudRate = 115200;
 8001e2c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001e30:	60bb      	str	r3, [r7, #8]
    USART1_InitStruct.USART_WordLength = USART_WordLength_8b;
 8001e32:	2300      	movs	r3, #0
 8001e34:	81bb      	strh	r3, [r7, #12]
    USART1_InitStruct.USART_StopBits = USART_StopBits_1;
 8001e36:	2300      	movs	r3, #0
 8001e38:	81fb      	strh	r3, [r7, #14]
    USART1_InitStruct.USART_Parity = USART_Parity_No ;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	823b      	strh	r3, [r7, #16]
    USART1_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001e3e:	230c      	movs	r3, #12
 8001e40:	827b      	strh	r3, [r7, #18]
    USART1_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001e42:	2300      	movs	r3, #0
 8001e44:	82bb      	strh	r3, [r7, #20]

    /* Configure USART1 */
    USART_Init(USART1, &USART1_InitStruct);
 8001e46:	f107 0308 	add.w	r3, r7, #8
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4811      	ldr	r0, [pc, #68]	; (8001e94 <USART1_PC_Init+0xa8>)
 8001e4e:	f7ff fd79 	bl	8001944 <USART_Init>

    /* Enable USART1 */
    USART_Cmd(USART1, ENABLE);
 8001e52:	2101      	movs	r1, #1
 8001e54:	480f      	ldr	r0, [pc, #60]	; (8001e94 <USART1_PC_Init+0xa8>)
 8001e56:	f7ff fe2f 	bl	8001ab8 <USART_Cmd>

    /* Enable RXNE interrupt */
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f240 5125 	movw	r1, #1317	; 0x525
 8001e60:	480c      	ldr	r0, [pc, #48]	; (8001e94 <USART1_PC_Init+0xa8>)
 8001e62:	f7ff fe48 	bl	8001af6 <USART_ITConfig>

    /* set priority */
    NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),3,0));
 8001e66:	f7ff ff3f 	bl	8001ce8 <NVIC_GetPriorityGrouping>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2103      	movs	r1, #3
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff89 	bl	8001d88 <NVIC_EncodePriority>
 8001e76:	4603      	mov	r3, r0
 8001e78:	4619      	mov	r1, r3
 8001e7a:	2025      	movs	r0, #37	; 0x25
 8001e7c:	f7ff ff5a 	bl	8001d34 <NVIC_SetPriority>

    /* Enable USART1 global interrupt */
    NVIC_EnableIRQ(USART1_IRQn);
 8001e80:	2025      	movs	r0, #37	; 0x25
 8001e82:	f7ff ff3f 	bl	8001d04 <NVIC_EnableIRQ>


}
 8001e86:	bf00      	nop
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40010800 	.word	0x40010800
 8001e94:	40013800 	.word	0x40013800

08001e98 <USART_PutChar>:


void USART_PutChar(char c)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
    // Wait until transmit data register is empty
    while (!USART_GetFlagStatus(USART1, USART_FLAG_TXE));
 8001ea2:	bf00      	nop
 8001ea4:	2180      	movs	r1, #128	; 0x80
 8001ea6:	4808      	ldr	r0, [pc, #32]	; (8001ec8 <USART_PutChar+0x30>)
 8001ea8:	f7ff fe8c 	bl	8001bc4 <USART_GetFlagStatus>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f8      	beq.n	8001ea4 <USART_PutChar+0xc>
    // Send a char using USART1
    USART_SendData(USART1, c);
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4803      	ldr	r0, [pc, #12]	; (8001ec8 <USART_PutChar+0x30>)
 8001eba:	f7ff fe63 	bl	8001b84 <USART_SendData>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40013800 	.word	0x40013800

08001ecc <USART_GetChar>:
    }
}


uint16_t USART_GetChar(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
    // Wait until data is received
    while (!USART_GetFlagStatus(USART1, USART_FLAG_RXNE));
 8001ed0:	bf00      	nop
 8001ed2:	2120      	movs	r1, #32
 8001ed4:	4805      	ldr	r0, [pc, #20]	; (8001eec <USART_GetChar+0x20>)
 8001ed6:	f7ff fe75 	bl	8001bc4 <USART_GetFlagStatus>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0f8      	beq.n	8001ed2 <USART_GetChar+0x6>
    // Read received char
    return USART_ReceiveData(USART1);
 8001ee0:	4802      	ldr	r0, [pc, #8]	; (8001eec <USART_GetChar+0x20>)
 8001ee2:	f7ff fe60 	bl	8001ba6 <USART_ReceiveData>
 8001ee6:	4603      	mov	r3, r0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40013800 	.word	0x40013800

08001ef0 <USART_SendUInt_32>:
	c = (num >> 8) & 0xFF;
	USART_PutChar(c);
}

void USART_SendUInt_32(uint32_t num)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	char c;

	c = num & 0xFF;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ffca 	bl	8001e98 <USART_PutChar>

	c = (num >> 8) & 0xFF;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	0a1b      	lsrs	r3, r3, #8
 8001f08:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff ffc3 	bl	8001e98 <USART_PutChar>

	c = (num >> 16) & 0xFF;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	0c1b      	lsrs	r3, r3, #16
 8001f16:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff ffbc 	bl	8001e98 <USART_PutChar>

	c = (num >> 24) & 0xFF;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	0e1b      	lsrs	r3, r3, #24
 8001f24:	73fb      	strb	r3, [r7, #15]
	USART_PutChar(c);
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ffb5 	bl	8001e98 <USART_PutChar>




}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <NVIC_GetPriorityGrouping>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <NVIC_EnableIRQ>:
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8001f5e:	4908      	ldr	r1, [pc, #32]	; (8001f80 <NVIC_EnableIRQ+0x2c>)
 8001f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f64:	095b      	lsrs	r3, r3, #5
 8001f66:	79fa      	ldrb	r2, [r7, #7]
 8001f68:	f002 021f 	and.w	r2, r2, #31
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr
 8001f80:	e000e100 	.word	0xe000e100

08001f84 <NVIC_SetPriority>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	6039      	str	r1, [r7, #0]
 8001f8e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	da0b      	bge.n	8001fb0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001f98:	490d      	ldr	r1, [pc, #52]	; (8001fd0 <NVIC_SetPriority+0x4c>)
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	f003 030f 	and.w	r3, r3, #15
 8001fa0:	3b04      	subs	r3, #4
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	0112      	lsls	r2, r2, #4
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	440b      	add	r3, r1
 8001fac:	761a      	strb	r2, [r3, #24]
}
 8001fae:	e009      	b.n	8001fc4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001fb0:	4908      	ldr	r1, [pc, #32]	; (8001fd4 <NVIC_SetPriority+0x50>)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	0112      	lsls	r2, r2, #4
 8001fbc:	b2d2      	uxtb	r2, r2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	e000ed00 	.word	0xe000ed00
 8001fd4:	e000e100 	.word	0xe000e100

08001fd8 <NVIC_EncodePriority>:
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b089      	sub	sp, #36	; 0x24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f1c3 0307 	rsb	r3, r3, #7
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	bf28      	it	cs
 8001ff6:	2304      	movcs	r3, #4
 8001ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	2b06      	cmp	r3, #6
 8002000:	d902      	bls.n	8002008 <NVIC_EncodePriority+0x30>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3b03      	subs	r3, #3
 8002006:	e000      	b.n	800200a <NVIC_EncodePriority+0x32>
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800200c:	2201      	movs	r2, #1
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	3b01      	subs	r3, #1
 8002016:	461a      	mov	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	401a      	ands	r2, r3
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002020:	2101      	movs	r1, #1
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	fa01 f303 	lsl.w	r3, r1, r3
 8002028:	3b01      	subs	r3, #1
 800202a:	4619      	mov	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	400b      	ands	r3, r1
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002030:	4313      	orrs	r3, r2
}
 8002032:	4618      	mov	r0, r3
 8002034:	3724      	adds	r7, #36	; 0x24
 8002036:	46bd      	mov	sp, r7
 8002038:	bc80      	pop	{r7}
 800203a:	4770      	bx	lr

0800203c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800204a:	d301      	bcc.n	8002050 <SysTick_Config+0x14>
 800204c:	2301      	movs	r3, #1
 800204e:	e011      	b.n	8002074 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002050:	4a0a      	ldr	r2, [pc, #40]	; (800207c <SysTick_Config+0x40>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002058:	3b01      	subs	r3, #1
 800205a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 800205c:	210f      	movs	r1, #15
 800205e:	f04f 30ff 	mov.w	r0, #4294967295
 8002062:	f7ff ff8f 	bl	8001f84 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002066:	4b05      	ldr	r3, [pc, #20]	; (800207c <SysTick_Config+0x40>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206c:	4b03      	ldr	r3, [pc, #12]	; (800207c <SysTick_Config+0x40>)
 800206e:	2207      	movs	r2, #7
 8002070:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	e000e010 	.word	0xe000e010

08002080 <Systick_init>:
const uint16_t PWM_period = 14400;
static uint32_t startTime = 0;
extern volatile int noMs;

void Systick_init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
	// interrupt every ms
	// RELOAD = (1 ms x 72 MHz) - 1 = 71999 ticks
	SysTick_Config(71999);
 8002084:	4802      	ldr	r0, [pc, #8]	; (8002090 <Systick_init+0x10>)
 8002086:	f7ff ffd9 	bl	800203c <SysTick_Config>
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	0001193f 	.word	0x0001193f

08002094 <Delay_ms>:

void Delay_ms(uint32_t delayMs)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	startTime = noMs;
 800209c:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <Delay_ms+0x30>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <Delay_ms+0x34>)
 80020a4:	601a      	str	r2, [r3, #0]
	while( (noMs - startTime) < delayMs){}
 80020a6:	bf00      	nop
 80020a8:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <Delay_ms+0x30>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <Delay_ms+0x34>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	1ad2      	subs	r2, r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d3f6      	bcc.n	80020a8 <Delay_ms+0x14>
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	200000b4 	.word	0x200000b4
 80020c8:	200000b0 	.word	0x200000b0

080020cc <Output_setup>:

void Output_setup(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure_LED;
	GPIO_InitTypeDef GPIO_InitStructure_L298N;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80020d2:	2101      	movs	r1, #1
 80020d4:	2010      	movs	r0, #16
 80020d6:	f7fe ffbb 	bl	8001050 <RCC_APB2PeriphClockCmd>

	//plava LED na PC13
	GPIO_InitStructure_LED.GPIO_Pin = GPIO_Pin_13;
 80020da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020de:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure_LED.GPIO_Mode = GPIO_Mode_Out_PP;
 80020e0:	2310      	movs	r3, #16
 80020e2:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure_LED.GPIO_Speed = GPIO_Speed_2MHz;
 80020e4:	2302      	movs	r3, #2
 80020e6:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure_LED);
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	4619      	mov	r1, r3
 80020ec:	4812      	ldr	r0, [pc, #72]	; (8002138 <Output_setup+0x6c>)
 80020ee:	f7fe fe0d 	bl	8000d0c <GPIO_Init>

	GPIO_SetBits(GPIOC,GPIO_Pin_13); //LED turn off
 80020f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020f6:	4810      	ldr	r0, [pc, #64]	; (8002138 <Output_setup+0x6c>)
 80020f8:	f7fe fedd 	bl	8000eb6 <GPIO_SetBits>


	//L298N IN1 IN2
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80020fc:	2101      	movs	r1, #1
 80020fe:	2008      	movs	r0, #8
 8002100:	f7fe ffa6 	bl	8001050 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure_L298N.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_10;
 8002104:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002108:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure_L298N.GPIO_Mode = GPIO_Mode_Out_PP;
 800210a:	2310      	movs	r3, #16
 800210c:	70fb      	strb	r3, [r7, #3]
	GPIO_InitStructure_L298N.GPIO_Speed = GPIO_Speed_2MHz;
 800210e:	2302      	movs	r3, #2
 8002110:	70bb      	strb	r3, [r7, #2]
	GPIO_Init(GPIOB, &GPIO_InitStructure_L298N);
 8002112:	463b      	mov	r3, r7
 8002114:	4619      	mov	r1, r3
 8002116:	4809      	ldr	r0, [pc, #36]	; (800213c <Output_setup+0x70>)
 8002118:	f7fe fdf8 	bl	8000d0c <GPIO_Init>

	//motor forward
	GPIO_SetBits(GPIOB,GPIO_Pin_11);
 800211c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002120:	4806      	ldr	r0, [pc, #24]	; (800213c <Output_setup+0x70>)
 8002122:	f7fe fec8 	bl	8000eb6 <GPIO_SetBits>
	GPIO_ResetBits(GPIOB,GPIO_Pin_10);
 8002126:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800212a:	4804      	ldr	r0, [pc, #16]	; (800213c <Output_setup+0x70>)
 800212c:	f7fe fed1 	bl	8000ed2 <GPIO_ResetBits>
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40011000 	.word	0x40011000
 800213c:	40010c00 	.word	0x40010c00

08002140 <Timer_setup>:

void Timer_setup(void)
{
 8002140:	b590      	push	{r4, r7, lr}
 8002142:	b091      	sub	sp, #68	; 0x44
 8002144:	af00      	add	r7, sp, #0
	 * 	ts = 1/(freq/prescaler+1)*1200
	 *
	 */

	/* TIM4 - for periodic tasks */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002146:	2101      	movs	r1, #1
 8002148:	2004      	movs	r0, #4
 800214a:	f7fe ff9f 	bl	800108c <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitTypeDef TIM4_InitStructure;
	TIM4_InitStructure.TIM_Prescaler = 599; 				//frequency prescaler - define Ts
 800214e:	f240 2357 	movw	r3, #599	; 0x257
 8002152:	86bb      	strh	r3, [r7, #52]	; 0x34
	TIM4_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002154:	2300      	movs	r3, #0
 8002156:	86fb      	strh	r3, [r7, #54]	; 0x36
	TIM4_InitStructure.TIM_Period = 1199; 					//auto-reload register value - define Ts
 8002158:	f240 43af 	movw	r3, #1199	; 0x4af
 800215c:	873b      	strh	r3, [r7, #56]	; 0x38
	TIM4_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800215e:	2300      	movs	r3, #0
 8002160:	877b      	strh	r3, [r7, #58]	; 0x3a
	TIM_TimeBaseInit(TIM4, &TIM4_InitStructure);
 8002162:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002166:	4619      	mov	r1, r3
 8002168:	4859      	ldr	r0, [pc, #356]	; (80022d0 <Timer_setup+0x190>)
 800216a:	f7fe ffad 	bl	80010c8 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 800216e:	2201      	movs	r2, #1
 8002170:	2101      	movs	r1, #1
 8002172:	4857      	ldr	r0, [pc, #348]	; (80022d0 <Timer_setup+0x190>)
 8002174:	f7ff f923 	bl	80013be <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE);
 8002178:	2101      	movs	r1, #1
 800217a:	4855      	ldr	r0, [pc, #340]	; (80022d0 <Timer_setup+0x190>)
 800217c:	f7ff f900 	bl	8001380 <TIM_Cmd>

	NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1,0));
 8002180:	f7ff feda 	bl	8001f38 <NVIC_GetPriorityGrouping>
 8002184:	4603      	mov	r3, r0
 8002186:	2200      	movs	r2, #0
 8002188:	2101      	movs	r1, #1
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff ff24 	bl	8001fd8 <NVIC_EncodePriority>
 8002190:	4603      	mov	r3, r0
 8002192:	4619      	mov	r1, r3
 8002194:	201e      	movs	r0, #30
 8002196:	f7ff fef5 	bl	8001f84 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn);
 800219a:	201e      	movs	r0, #30
 800219c:	f7ff feda 	bl	8001f54 <NVIC_EnableIRQ>
	 * PB0 - CH3
	 * PB1 - CH4
	 *
	*/

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80021a0:	2101      	movs	r1, #1
 80021a2:	2002      	movs	r0, #2
 80021a4:	f7fe ff72 	bl	800108c <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 80021a8:	2101      	movs	r1, #1
 80021aa:	200d      	movs	r0, #13
 80021ac:	f7fe ff50 	bl	8001050 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructPWM;

	GPIO_InitStructPWM.GPIO_Pin = GPIO_Pin_6;
 80021b0:	2340      	movs	r3, #64	; 0x40
 80021b2:	863b      	strh	r3, [r7, #48]	; 0x30
	GPIO_InitStructPWM.GPIO_Mode = GPIO_Mode_AF_PP;
 80021b4:	2318      	movs	r3, #24
 80021b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	GPIO_InitStructPWM.GPIO_Speed = GPIO_Speed_50MHz;
 80021ba:	2303      	movs	r3, #3
 80021bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	GPIO_Init(GPIOA, &GPIO_InitStructPWM);
 80021c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021c4:	4619      	mov	r1, r3
 80021c6:	4843      	ldr	r0, [pc, #268]	; (80022d4 <Timer_setup+0x194>)
 80021c8:	f7fe fda0 	bl	8000d0c <GPIO_Init>

	//PWM frequency 5KHz
	TIM_TimeBaseInitTypeDef TIM3_InitStructure;
	TIM3_InitStructure.TIM_Prescaler = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM3_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80021d0:	2300      	movs	r3, #0
 80021d2:	84fb      	strh	r3, [r7, #38]	; 0x26
	TIM3_InitStructure.TIM_Period = PWM_period-1;
 80021d4:	f44f 5361 	mov.w	r3, #14400	; 0x3840
 80021d8:	3b01      	subs	r3, #1
 80021da:	b29b      	uxth	r3, r3
 80021dc:	853b      	strh	r3, [r7, #40]	; 0x28
	TIM3_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80021de:	2300      	movs	r3, #0
 80021e0:	857b      	strh	r3, [r7, #42]	; 0x2a
	TIM_TimeBaseInit(TIM3, &TIM3_InitStructure);
 80021e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e6:	4619      	mov	r1, r3
 80021e8:	483b      	ldr	r0, [pc, #236]	; (80022d8 <Timer_setup+0x198>)
 80021ea:	f7fe ff6d 	bl	80010c8 <TIM_TimeBaseInit>

	TIM_Cmd(TIM3, ENABLE);
 80021ee:	2101      	movs	r1, #1
 80021f0:	4839      	ldr	r0, [pc, #228]	; (80022d8 <Timer_setup+0x198>)
 80021f2:	f7ff f8c5 	bl	8001380 <TIM_Cmd>

	//PWM on CH1
	TIM_OCInitTypeDef TIM3_OCInitStruct;
	TIM3_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80021f6:	2360      	movs	r3, #96	; 0x60
 80021f8:	82bb      	strh	r3, [r7, #20]
	TIM3_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80021fa:	2301      	movs	r3, #1
 80021fc:	82fb      	strh	r3, [r7, #22]
	TIM3_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 80021fe:	2300      	movs	r3, #0
 8002200:	83bb      	strh	r3, [r7, #28]
	TIM3_OCInitStruct.TIM_Pulse = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	837b      	strh	r3, [r7, #26]
	TIM_OC1Init(TIM3, &TIM3_OCInitStruct);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	4832      	ldr	r0, [pc, #200]	; (80022d8 <Timer_setup+0x198>)
 800220e:	f7fe ffd7 	bl	80011c0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8002212:	2108      	movs	r1, #8
 8002214:	4830      	ldr	r0, [pc, #192]	; (80022d8 <Timer_setup+0x198>)
 8002216:	f7ff f8f5 	bl	8001404 <TIM_OC1PreloadConfig>
	TIM3->CCR1 = (uint16_t)(PWM_period*0.45);
 800221a:	4c2f      	ldr	r4, [pc, #188]	; (80022d8 <Timer_setup+0x198>)
 800221c:	f44f 5361 	mov.w	r3, #14400	; 0x3840
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe f8e7 	bl	80003f4 <__aeabi_i2d>
 8002226:	a328      	add	r3, pc, #160	; (adr r3, 80022c8 <Timer_setup+0x188>)
 8002228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222c:	f7fe f948 	bl	80004c0 <__aeabi_dmul>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4610      	mov	r0, r2
 8002236:	4619      	mov	r1, r3
 8002238:	f7fe fb54 	bl	80008e4 <__aeabi_d2uiz>
 800223c:	4603      	mov	r3, r0
 800223e:	b29b      	uxth	r3, r3
 8002240:	86a3      	strh	r3, [r4, #52]	; 0x34
	 * PA2 - CH3 (speed 2)
	 * */

	GPIO_InitTypeDef GPIO_InitStructInputCapture;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002242:	2101      	movs	r1, #1
 8002244:	2001      	movs	r0, #1
 8002246:	f7fe ff21 	bl	800108c <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800224a:	2101      	movs	r1, #1
 800224c:	2004      	movs	r0, #4
 800224e:	f7fe feff 	bl	8001050 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructInputCapture.GPIO_Pin =  GPIO_Pin_3;
 8002252:	2308      	movs	r3, #8
 8002254:	823b      	strh	r3, [r7, #16]
	GPIO_InitStructInputCapture.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002256:	2304      	movs	r3, #4
 8002258:	74fb      	strb	r3, [r7, #19]
	GPIO_InitStructInputCapture.GPIO_Speed = GPIO_Speed_50MHz;
 800225a:	2303      	movs	r3, #3
 800225c:	74bb      	strb	r3, [r7, #18]
    GPIO_Init(GPIOA, &GPIO_InitStructInputCapture) ;
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	4619      	mov	r1, r3
 8002264:	481b      	ldr	r0, [pc, #108]	; (80022d4 <Timer_setup+0x194>)
 8002266:	f7fe fd51 	bl	8000d0c <GPIO_Init>

    TIM_ICInitTypeDef TIM2_ICInitStruct;

    TIM2_ICInitStruct.TIM_Channel = TIM_Channel_4;
 800226a:	230c      	movs	r3, #12
 800226c:	80bb      	strh	r3, [r7, #4]
    TIM2_ICInitStruct.TIM_ICPolarity = TIM_ICPolarity_Rising;
 800226e:	2300      	movs	r3, #0
 8002270:	80fb      	strh	r3, [r7, #6]
    TIM2_ICInitStruct.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8002272:	2301      	movs	r3, #1
 8002274:	813b      	strh	r3, [r7, #8]
    TIM2_ICInitStruct.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8002276:	2300      	movs	r3, #0
 8002278:	817b      	strh	r3, [r7, #10]
    TIM2_ICInitStruct.TIM_ICFilter = 0xFF;
 800227a:	23ff      	movs	r3, #255	; 0xff
 800227c:	81bb      	strh	r3, [r7, #12]

    TIM_ICInit(TIM2, &TIM2_ICInitStruct);
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	4619      	mov	r1, r3
 8002282:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002286:	f7ff f827 	bl	80012d8 <TIM_ICInit>
    TIM_Cmd(TIM2, ENABLE) ;
 800228a:	2101      	movs	r1, #1
 800228c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002290:	f7ff f876 	bl	8001380 <TIM_Cmd>

    TIM_ITConfig(TIM2, TIM_IT_CC4, ENABLE);
 8002294:	2201      	movs	r2, #1
 8002296:	2110      	movs	r1, #16
 8002298:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800229c:	f7ff f88f 	bl	80013be <TIM_ITConfig>
    NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0,0));
 80022a0:	f7ff fe4a 	bl	8001f38 <NVIC_GetPriorityGrouping>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fe94 	bl	8001fd8 <NVIC_EncodePriority>
 80022b0:	4603      	mov	r3, r0
 80022b2:	4619      	mov	r1, r3
 80022b4:	201c      	movs	r0, #28
 80022b6:	f7ff fe65 	bl	8001f84 <NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);
 80022ba:	201c      	movs	r0, #28
 80022bc:	f7ff fe4a 	bl	8001f54 <NVIC_EnableIRQ>


}
 80022c0:	bf00      	nop
 80022c2:	3744      	adds	r7, #68	; 0x44
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd90      	pop	{r4, r7, pc}
 80022c8:	cccccccd 	.word	0xcccccccd
 80022cc:	3fdccccc 	.word	0x3fdccccc
 80022d0:	40000800 	.word	0x40000800
 80022d4:	40010800 	.word	0x40010800
 80022d8:	40000400 	.word	0x40000400

080022dc <Button_init>:


void Button_init()
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure_Buttons;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80022e2:	2101      	movs	r1, #1
 80022e4:	2008      	movs	r0, #8
 80022e6:	f7fe feb3 	bl	8001050 <RCC_APB2PeriphClockCmd>

	//push buttons on PC14 and PC15; activate pull up
	GPIO_InitStructure_Buttons.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15;
 80022ea:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80022ee:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure_Buttons.GPIO_Mode = GPIO_Mode_IPU;
 80022f0:	2348      	movs	r3, #72	; 0x48
 80022f2:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure_Buttons);
 80022f4:	1d3b      	adds	r3, r7, #4
 80022f6:	4619      	mov	r1, r3
 80022f8:	4803      	ldr	r0, [pc, #12]	; (8002308 <Button_init+0x2c>)
 80022fa:	f7fe fd07 	bl	8000d0c <GPIO_Init>

}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40010c00 	.word	0x40010c00

0800230c <Get_PWM>:
	else
		return -1;
}

uint16_t Get_PWM(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
	return TIM3->CCR1;
 8002310:	4b03      	ldr	r3, [pc, #12]	; (8002320 <Get_PWM+0x14>)
 8002312:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002314:	b29b      	uxth	r3, r3
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40000400 	.word	0x40000400

08002324 <Set_PWM>:

void Set_PWM(uint16_t PWM_val)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	80fb      	strh	r3, [r7, #6]
	if(PWM_val <= PWM_period)
 800232e:	f44f 5261 	mov.w	r2, #14400	; 0x3840
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	4293      	cmp	r3, r2
 8002336:	d802      	bhi.n	800233e <Set_PWM+0x1a>
		if(PWM_val >= 0)
			TIM3->CCR1 = PWM_val;
 8002338:	4a03      	ldr	r2, [pc, #12]	; (8002348 <Set_PWM+0x24>)
 800233a:	88fb      	ldrh	r3, [r7, #6]
 800233c:	8693      	strh	r3, [r2, #52]	; 0x34
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr
 8002348:	40000400 	.word	0x40000400

0800234c <NVIC_SetPriorityGrouping>:
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800235c:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <NVIC_SetPriorityGrouping+0x44>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002368:	4013      	ands	r3, r2
 800236a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8002374:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800237c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800237e:	4a04      	ldr	r2, [pc, #16]	; (8002390 <NVIC_SetPriorityGrouping+0x44>)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	60d3      	str	r3, [r2, #12]
}
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <USART1_IRQHandler>:
int random_1 = 0;
int random_2 = 0;

/* UART receive interrupt handler */
void USART1_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
	if(USART_GetITStatus(USART1,USART_IT_RXNE))
 8002398:	f240 5125 	movw	r1, #1317	; 0x525
 800239c:	482c      	ldr	r0, [pc, #176]	; (8002450 <USART1_IRQHandler+0xbc>)
 800239e:	f7ff fc2c 	bl	8001bfa <USART_GetITStatus>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d051      	beq.n	800244c <USART1_IRQHandler+0xb8>
	{
		//echo character
		receivedChar = USART_GetChar();
 80023a8:	f7ff fd90 	bl	8001ecc <USART_GetChar>
 80023ac:	4603      	mov	r3, r0
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	4b28      	ldr	r3, [pc, #160]	; (8002454 <USART1_IRQHandler+0xc0>)
 80023b2:	701a      	strb	r2, [r3, #0]
		if(receivedChar == 'u')
 80023b4:	4b27      	ldr	r3, [pc, #156]	; (8002454 <USART1_IRQHandler+0xc0>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b75      	cmp	r3, #117	; 0x75
 80023bc:	d11b      	bne.n	80023f6 <USART1_IRQHandler+0x62>
		{
			currentPWM = Get_PWM();
 80023be:	f7ff ffa5 	bl	800230c <Get_PWM>
 80023c2:	4603      	mov	r3, r0
 80023c4:	461a      	mov	r2, r3
 80023c6:	4b24      	ldr	r3, [pc, #144]	; (8002458 <USART1_IRQHandler+0xc4>)
 80023c8:	801a      	strh	r2, [r3, #0]
			currentPWM += (uint16_t)500;
 80023ca:	4b23      	ldr	r3, [pc, #140]	; (8002458 <USART1_IRQHandler+0xc4>)
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	4b20      	ldr	r3, [pc, #128]	; (8002458 <USART1_IRQHandler+0xc4>)
 80023d8:	801a      	strh	r2, [r3, #0]
			if(currentPWM < PWM_period)
 80023da:	4b1f      	ldr	r3, [pc, #124]	; (8002458 <USART1_IRQHandler+0xc4>)
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	b29a      	uxth	r2, r3
 80023e0:	4b1e      	ldr	r3, [pc, #120]	; (800245c <USART1_IRQHandler+0xc8>)
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d226      	bcs.n	8002436 <USART1_IRQHandler+0xa2>
				Set_PWM(currentPWM);
 80023e8:	4b1b      	ldr	r3, [pc, #108]	; (8002458 <USART1_IRQHandler+0xc4>)
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ff98 	bl	8002324 <Set_PWM>
 80023f4:	e01f      	b.n	8002436 <USART1_IRQHandler+0xa2>
		}
		else if(receivedChar == 'd')
 80023f6:	4b17      	ldr	r3, [pc, #92]	; (8002454 <USART1_IRQHandler+0xc0>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b64      	cmp	r3, #100	; 0x64
 80023fe:	d11a      	bne.n	8002436 <USART1_IRQHandler+0xa2>
		{

			currentPWM = Get_PWM();
 8002400:	f7ff ff84 	bl	800230c <Get_PWM>
 8002404:	4603      	mov	r3, r0
 8002406:	461a      	mov	r2, r3
 8002408:	4b13      	ldr	r3, [pc, #76]	; (8002458 <USART1_IRQHandler+0xc4>)
 800240a:	801a      	strh	r2, [r3, #0]
			if(currentPWM > 7000u)
 800240c:	4b12      	ldr	r3, [pc, #72]	; (8002458 <USART1_IRQHandler+0xc4>)
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	b29b      	uxth	r3, r3
 8002412:	f641 3258 	movw	r2, #7000	; 0x1b58
 8002416:	4293      	cmp	r3, r2
 8002418:	d90d      	bls.n	8002436 <USART1_IRQHandler+0xa2>
			{
				currentPWM -= (uint16_t)500;
 800241a:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <USART1_IRQHandler+0xc4>)
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	b29b      	uxth	r3, r3
 8002420:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8002424:	b29a      	uxth	r2, r3
 8002426:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <USART1_IRQHandler+0xc4>)
 8002428:	801a      	strh	r2, [r3, #0]
				Set_PWM(currentPWM);
 800242a:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <USART1_IRQHandler+0xc4>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	b29b      	uxth	r3, r3
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff77 	bl	8002324 <Set_PWM>
			}
		}

		USART_PutChar(receivedChar);
 8002436:	4b07      	ldr	r3, [pc, #28]	; (8002454 <USART1_IRQHandler+0xc0>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fd2b 	bl	8001e98 <USART_PutChar>
		USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8002442:	f240 5125 	movw	r1, #1317	; 0x525
 8002446:	4802      	ldr	r0, [pc, #8]	; (8002450 <USART1_IRQHandler+0xbc>)
 8002448:	f7ff fc31 	bl	8001cae <USART_ClearITPendingBit>
	}
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40013800 	.word	0x40013800
 8002454:	200000f0 	.word	0x200000f0
 8002458:	200000e0 	.word	0x200000e0
 800245c:	08002aac 	.word	0x08002aac

08002460 <TIM2_IRQHandler>:


/* TIM2 input capture interrupt */
/* Okida svaki put kada doe do rising-edgea */
void TIM2_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM2, TIM_IT_CC4))
 8002464:	2110      	movs	r1, #16
 8002466:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800246a:	f7ff f856 	bl	800151a <TIM_GetITStatus>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d025      	beq.n	80024c0 <TIM2_IRQHandler+0x60>
	{
		end_time = TIM2->CCR4;
 8002474:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002478:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800247c:	b29b      	uxth	r3, r3
 800247e:	461a      	mov	r2, r3
 8002480:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <TIM2_IRQHandler+0x64>)
 8002482:	601a      	str	r2, [r3, #0]
		pulse_ticks = end_time - start_time;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <TIM2_IRQHandler+0x64>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	b29a      	uxth	r2, r3
 800248a:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <TIM2_IRQHandler+0x68>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	b29b      	uxth	r3, r3
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	b29a      	uxth	r2, r3
 8002494:	4b0d      	ldr	r3, [pc, #52]	; (80024cc <TIM2_IRQHandler+0x6c>)
 8002496:	801a      	strh	r2, [r3, #0]
        start_time = end_time;
 8002498:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <TIM2_IRQHandler+0x64>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a0a      	ldr	r2, [pc, #40]	; (80024c8 <TIM2_IRQHandler+0x68>)
 800249e:	6013      	str	r3, [r2, #0]
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 80024a0:	2110      	movs	r1, #16
 80024a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80024a6:	f7ff f861 	bl	800156c <TIM_ClearITPendingBit>

		//za brzinu vrtnje
		num_of_encoder_ticks++;
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <TIM2_IRQHandler+0x70>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7fe fa8c 	bl	80009d0 <__addsf3>
 80024b8:	4603      	mov	r3, r0
 80024ba:	461a      	mov	r2, r3
 80024bc:	4b04      	ldr	r3, [pc, #16]	; (80024d0 <TIM2_IRQHandler+0x70>)
 80024be:	601a      	str	r2, [r3, #0]
	}

}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	200000c0 	.word	0x200000c0
 80024c8:	200000bc 	.word	0x200000bc
 80024cc:	200000b8 	.word	0x200000b8
 80024d0:	200000c8 	.word	0x200000c8
 80024d4:	00000000 	.word	0x00000000

080024d8 <TIM4_IRQHandler>:


/* TIMER4 every 0.1 second interrupt --> sending data to PC */
/* */
void TIM4_IRQHandler(void)
{
 80024d8:	b598      	push	{r3, r4, r7, lr}
 80024da:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM4, TIM_IT_Update))
 80024dc:	2101      	movs	r1, #1
 80024de:	482c      	ldr	r0, [pc, #176]	; (8002590 <TIM4_IRQHandler+0xb8>)
 80024e0:	f7ff f81b 	bl	800151a <TIM_GetITStatus>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d04c      	beq.n	8002584 <TIM4_IRQHandler+0xac>
	{
		USART_PutChar('p');
 80024ea:	2070      	movs	r0, #112	; 0x70
 80024ec:	f7ff fcd4 	bl	8001e98 <USART_PutChar>
		USART_PutChar('m');
 80024f0:	206d      	movs	r0, #109	; 0x6d
 80024f2:	f7ff fcd1 	bl	8001e98 <USART_PutChar>


		prbs_tick_counter++;
 80024f6:	4b27      	ldr	r3, [pc, #156]	; (8002594 <TIM4_IRQHandler+0xbc>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe fa66 	bl	80009d0 <__addsf3>
 8002504:	4603      	mov	r3, r0
 8002506:	461a      	mov	r2, r3
 8002508:	4b22      	ldr	r3, [pc, #136]	; (8002594 <TIM4_IRQHandler+0xbc>)
 800250a:	601a      	str	r2, [r3, #0]

		//salje signal UARTom na SerialPort
		USART_SendUInt_32(Get_PWM());
 800250c:	f7ff fefe 	bl	800230c <Get_PWM>
 8002510:	4603      	mov	r3, r0
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fcec 	bl	8001ef0 <USART_SendUInt_32>
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8002518:	2101      	movs	r1, #1
 800251a:	481d      	ldr	r0, [pc, #116]	; (8002590 <TIM4_IRQHandler+0xb8>)
 800251c:	f7ff f826 	bl	800156c <TIM_ClearITPendingBit>

		//Brzina vrtnje
		motor_speed = (num_of_encoder_ticks / 0.01 ) * 60 / 41;
 8002520:	4b1d      	ldr	r3, [pc, #116]	; (8002598 <TIM4_IRQHandler+0xc0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7fd ff77 	bl	8000418 <__aeabi_f2d>
 800252a:	a317      	add	r3, pc, #92	; (adr r3, 8002588 <TIM4_IRQHandler+0xb0>)
 800252c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002530:	f7fe f8f0 	bl	8000714 <__aeabi_ddiv>
 8002534:	4603      	mov	r3, r0
 8002536:	460c      	mov	r4, r1
 8002538:	4618      	mov	r0, r3
 800253a:	4621      	mov	r1, r4
 800253c:	f04f 0200 	mov.w	r2, #0
 8002540:	4b16      	ldr	r3, [pc, #88]	; (800259c <TIM4_IRQHandler+0xc4>)
 8002542:	f7fd ffbd 	bl	80004c0 <__aeabi_dmul>
 8002546:	4603      	mov	r3, r0
 8002548:	460c      	mov	r4, r1
 800254a:	4618      	mov	r0, r3
 800254c:	4621      	mov	r1, r4
 800254e:	f04f 0200 	mov.w	r2, #0
 8002552:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <TIM4_IRQHandler+0xc8>)
 8002554:	f7fe f8de 	bl	8000714 <__aeabi_ddiv>
 8002558:	4603      	mov	r3, r0
 800255a:	460c      	mov	r4, r1
 800255c:	4618      	mov	r0, r3
 800255e:	4621      	mov	r1, r4
 8002560:	f7fe f9e0 	bl	8000924 <__aeabi_d2f>
 8002564:	4602      	mov	r2, r0
 8002566:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <TIM4_IRQHandler+0xcc>)
 8002568:	601a      	str	r2, [r3, #0]
		num_of_encoder_ticks = 0;
 800256a:	4b0b      	ldr	r3, [pc, #44]	; (8002598 <TIM4_IRQHandler+0xc0>)
 800256c:	f04f 0200 	mov.w	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
		USART_SendUInt_32(motor_speed);
 8002572:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <TIM4_IRQHandler+0xcc>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe fba8 	bl	8000ccc <__aeabi_f2uiz>
 800257c:	4603      	mov	r3, r0
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff fcb6 	bl	8001ef0 <USART_SendUInt_32>
				printf("Reference: %d\n", randomValue);
				return 0;
				 */

	}
}
 8002584:	bf00      	nop
 8002586:	bd98      	pop	{r3, r4, r7, pc}
 8002588:	47ae147b 	.word	0x47ae147b
 800258c:	3f847ae1 	.word	0x3f847ae1
 8002590:	40000800 	.word	0x40000800
 8002594:	200000cc 	.word	0x200000cc
 8002598:	200000c8 	.word	0x200000c8
 800259c:	404e0000 	.word	0x404e0000
 80025a0:	40448000 	.word	0x40448000
 80025a4:	200000c4 	.word	0x200000c4

080025a8 <SysTick_Handler>:


/* systick timer for periodic tasks */
void SysTick_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
	noMs++;
 80025ac:	4b04      	ldr	r3, [pc, #16]	; (80025c0 <SysTick_Handler+0x18>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	3301      	adds	r3, #1
 80025b2:	4a03      	ldr	r2, [pc, #12]	; (80025c0 <SysTick_Handler+0x18>)
 80025b4:	6013      	str	r3, [r2, #0]
}
 80025b6:	bf00      	nop
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	200000b4 	.word	0x200000b4

080025c4 <main>:


/* main program - init peripherals and loop */
int main(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	NVIC_SetPriorityGrouping(0u);
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7ff febf 	bl	800234c <NVIC_SetPriorityGrouping>
	Systick_init();
 80025ce:	f7ff fd57 	bl	8002080 <Systick_init>
	Output_setup();
 80025d2:	f7ff fd7b 	bl	80020cc <Output_setup>
	USART1_PC_Init();
 80025d6:	f7ff fc09 	bl	8001dec <USART1_PC_Init>
	Timer_setup();
 80025da:	f7ff fdb1 	bl	8002140 <Timer_setup>
	Button_init();
 80025de:	f7ff fe7d 	bl	80022dc <Button_init>

	while (1)
	{

		if (prbs_tick_counter == prbs_width_in_ticks)
 80025e2:	4b30      	ldr	r3, [pc, #192]	; (80026a4 <main+0xe0>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	4b30      	ldr	r3, [pc, #192]	; (80026a8 <main+0xe4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4619      	mov	r1, r3
 80025ec:	4610      	mov	r0, r2
 80025ee:	f7fe fb3b 	bl	8000c68 <__aeabi_fcmpeq>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d037      	beq.n	8002668 <main+0xa4>


			//neto drugo


					if (last == 0)
 80025f8:	4b2c      	ldr	r3, [pc, #176]	; (80026ac <main+0xe8>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10c      	bne.n	800261a <main+0x56>
					{
						last = 1;
 8002600:	4b2a      	ldr	r3, [pc, #168]	; (80026ac <main+0xe8>)
 8002602:	2201      	movs	r2, #1
 8002604:	601a      	str	r2, [r3, #0]
						Set_PWM((uint16_t)myArray[1]);
 8002606:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <main+0xec>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	b29b      	uxth	r3, r3
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fe89 	bl	8002324 <Set_PWM>
						Delay_ms(50);
 8002612:	2032      	movs	r0, #50	; 0x32
 8002614:	f7ff fd3e 	bl	8002094 <Delay_ms>
 8002618:	e00f      	b.n	800263a <main+0x76>
					}else if (last == 1)
 800261a:	4b24      	ldr	r3, [pc, #144]	; (80026ac <main+0xe8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d10b      	bne.n	800263a <main+0x76>
					{
						last = 0;
 8002622:	4b22      	ldr	r3, [pc, #136]	; (80026ac <main+0xe8>)
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
						Set_PWM((uint16_t)myArray[0]);
 8002628:	4b21      	ldr	r3, [pc, #132]	; (80026b0 <main+0xec>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	b29b      	uxth	r3, r3
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff fe78 	bl	8002324 <Set_PWM>
						Delay_ms(50);
 8002634:	2032      	movs	r0, #50	; 0x32
 8002636:	f7ff fd2d 	bl	8002094 <Delay_ms>
					}
					prbs_width_in_ticks = myArray2[rand() % 4];
 800263a:	f000 f9d1 	bl	80029e0 <rand>
 800263e:	4603      	mov	r3, r0
 8002640:	425a      	negs	r2, r3
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	bf58      	it	pl
 800264c:	4253      	negpl	r3, r2
 800264e:	4a19      	ldr	r2, [pc, #100]	; (80026b4 <main+0xf0>)
 8002650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fa6f 	bl	8000b38 <__aeabi_i2f>
 800265a:	4602      	mov	r2, r0
 800265c:	4b12      	ldr	r3, [pc, #72]	; (80026a8 <main+0xe4>)
 800265e:	601a      	str	r2, [r3, #0]
					prbs_tick_counter = 0;
 8002660:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <main+0xe0>)
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	601a      	str	r2, [r3, #0]

				}


		// read push button - stop motor
		if(!GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_14))
 8002668:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800266c:	4812      	ldr	r0, [pc, #72]	; (80026b8 <main+0xf4>)
 800266e:	f7fe fc09 	bl	8000e84 <GPIO_ReadInputDataBit>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d105      	bne.n	8002684 <main+0xc0>
		{
			Set_PWM(0u);
 8002678:	2000      	movs	r0, #0
 800267a:	f7ff fe53 	bl	8002324 <Set_PWM>
			Delay_ms(50);
 800267e:	2032      	movs	r0, #50	; 0x32
 8002680:	f7ff fd08 	bl	8002094 <Delay_ms>
		}
		// read push button - turn on motor
		if(!GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_15))
 8002684:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002688:	480b      	ldr	r0, [pc, #44]	; (80026b8 <main+0xf4>)
 800268a:	f7fe fbfb 	bl	8000e84 <GPIO_ReadInputDataBit>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1a6      	bne.n	80025e2 <main+0x1e>
		{
			Set_PWM(13200u);
 8002694:	f243 3090 	movw	r0, #13200	; 0x3390
 8002698:	f7ff fe44 	bl	8002324 <Set_PWM>
			Delay_ms(50);
 800269c:	2032      	movs	r0, #50	; 0x32
 800269e:	f7ff fcf9 	bl	8002094 <Delay_ms>
		if (prbs_tick_counter == prbs_width_in_ticks)
 80026a2:	e79e      	b.n	80025e2 <main+0x1e>
 80026a4:	200000cc 	.word	0x200000cc
 80026a8:	20000014 	.word	0x20000014
 80026ac:	200000d0 	.word	0x200000d0
 80026b0:	20000018 	.word	0x20000018
 80026b4:	20000020 	.word	0x20000020
 80026b8:	40010c00 	.word	0x40010c00

080026bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80026c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80026c2:	e003      	b.n	80026cc <LoopCopyDataInit>

080026c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80026c4:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80026c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80026c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80026ca:	3104      	adds	r1, #4

080026cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80026cc:	480b      	ldr	r0, [pc, #44]	; (80026fc <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80026ce:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80026d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80026d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80026d4:	d3f6      	bcc.n	80026c4 <CopyDataInit>
	ldr	r2, =_sbss
 80026d6:	4a0b      	ldr	r2, [pc, #44]	; (8002704 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80026d8:	e002      	b.n	80026e0 <LoopFillZerobss>

080026da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80026da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80026dc:	f842 3b04 	str.w	r3, [r2], #4

080026e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80026e0:	4b09      	ldr	r3, [pc, #36]	; (8002708 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80026e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80026e4:	d3f9      	bcc.n	80026da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026e6:	f000 f837 	bl	8002758 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026ea:	f000 f8ef 	bl	80028cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026ee:	f7ff ff69 	bl	80025c4 <main>
	bx	lr
 80026f2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026f4:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80026f8:	08002ab8 	.word	0x08002ab8
	ldr	r0, =_sdata
 80026fc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002700:	20000094 	.word	0x20000094
	ldr	r2, =_sbss
 8002704:	20000094 	.word	0x20000094
	ldr	r3, = _ebss
 8002708:	200000f8 	.word	0x200000f8

0800270c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800270c:	e7fe      	b.n	800270c <ADC1_2_IRQHandler>

0800270e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800270e:	b480      	push	{r7}
 8002710:	af00      	add	r7, sp, #0
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800271a:	b480      	push	{r7}
 800271c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800271e:	e7fe      	b.n	800271e <HardFault_Handler+0x4>

08002720 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002724:	e7fe      	b.n	8002724 <MemManage_Handler+0x4>

08002726 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002726:	b480      	push	{r7}
 8002728:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800272a:	e7fe      	b.n	800272a <BusFault_Handler+0x4>

0800272c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002730:	e7fe      	b.n	8002730 <UsageFault_Handler+0x4>

08002732 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002732:	b480      	push	{r7}
 8002734:	af00      	add	r7, sp, #0
}
 8002736:	bf00      	nop
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800274a:	b480      	push	{r7}
 800274c:	af00      	add	r7, sp, #0
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr
	...

08002758 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800275c:	4a15      	ldr	r2, [pc, #84]	; (80027b4 <SystemInit+0x5c>)
 800275e:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <SystemInit+0x5c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002768:	4912      	ldr	r1, [pc, #72]	; (80027b4 <SystemInit+0x5c>)
 800276a:	4b12      	ldr	r3, [pc, #72]	; (80027b4 <SystemInit+0x5c>)
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	4b12      	ldr	r3, [pc, #72]	; (80027b8 <SystemInit+0x60>)
 8002770:	4013      	ands	r3, r2
 8002772:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002774:	4a0f      	ldr	r2, [pc, #60]	; (80027b4 <SystemInit+0x5c>)
 8002776:	4b0f      	ldr	r3, [pc, #60]	; (80027b4 <SystemInit+0x5c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800277e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002782:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002784:	4a0b      	ldr	r2, [pc, #44]	; (80027b4 <SystemInit+0x5c>)
 8002786:	4b0b      	ldr	r3, [pc, #44]	; (80027b4 <SystemInit+0x5c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800278e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002790:	4a08      	ldr	r2, [pc, #32]	; (80027b4 <SystemInit+0x5c>)
 8002792:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <SystemInit+0x5c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800279a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <SystemInit+0x5c>)
 800279e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80027a2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80027a4:	f000 f80c 	bl	80027c0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80027a8:	4b04      	ldr	r3, [pc, #16]	; (80027bc <SystemInit+0x64>)
 80027aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027ae:	609a      	str	r2, [r3, #8]
#endif 
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40021000 	.word	0x40021000
 80027b8:	f8ff0000 	.word	0xf8ff0000
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80027c4:	f000 f802 	bl	80027cc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}

080027cc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	607b      	str	r3, [r7, #4]
 80027d6:	2300      	movs	r3, #0
 80027d8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80027da:	4a3a      	ldr	r2, [pc, #232]	; (80028c4 <SetSysClockTo72+0xf8>)
 80027dc:	4b39      	ldr	r3, [pc, #228]	; (80028c4 <SetSysClockTo72+0xf8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80027e6:	4b37      	ldr	r3, [pc, #220]	; (80028c4 <SetSysClockTo72+0xf8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ee:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3301      	adds	r3, #1
 80027f4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d103      	bne.n	8002804 <SetSysClockTo72+0x38>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002802:	d1f0      	bne.n	80027e6 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002804:	4b2f      	ldr	r3, [pc, #188]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d002      	beq.n	8002816 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002810:	2301      	movs	r3, #1
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	e001      	b.n	800281a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002816:	2300      	movs	r3, #0
 8002818:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d14b      	bne.n	80028b8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8002820:	4a29      	ldr	r2, [pc, #164]	; (80028c8 <SetSysClockTo72+0xfc>)
 8002822:	4b29      	ldr	r3, [pc, #164]	; (80028c8 <SetSysClockTo72+0xfc>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f043 0310 	orr.w	r3, r3, #16
 800282a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800282c:	4a26      	ldr	r2, [pc, #152]	; (80028c8 <SetSysClockTo72+0xfc>)
 800282e:	4b26      	ldr	r3, [pc, #152]	; (80028c8 <SetSysClockTo72+0xfc>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 0303 	bic.w	r3, r3, #3
 8002836:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8002838:	4a23      	ldr	r2, [pc, #140]	; (80028c8 <SetSysClockTo72+0xfc>)
 800283a:	4b23      	ldr	r3, [pc, #140]	; (80028c8 <SetSysClockTo72+0xfc>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f043 0302 	orr.w	r3, r3, #2
 8002842:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002844:	4a1f      	ldr	r2, [pc, #124]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002846:	4b1f      	ldr	r3, [pc, #124]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800284c:	4a1d      	ldr	r2, [pc, #116]	; (80028c4 <SetSysClockTo72+0xf8>)
 800284e:	4b1d      	ldr	r3, [pc, #116]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002854:	4a1b      	ldr	r2, [pc, #108]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002856:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800285e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8002860:	4a18      	ldr	r2, [pc, #96]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002862:	4b18      	ldr	r3, [pc, #96]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800286a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800286c:	4a15      	ldr	r2, [pc, #84]	; (80028c4 <SetSysClockTo72+0xf8>)
 800286e:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8002876:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002878:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <SetSysClockTo72+0xf8>)
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <SetSysClockTo72+0xf8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002882:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002884:	bf00      	nop
 8002886:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0f9      	beq.n	8002886 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002892:	4a0c      	ldr	r2, [pc, #48]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <SetSysClockTo72+0xf8>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f023 0303 	bic.w	r3, r3, #3
 800289c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800289e:	4a09      	ldr	r2, [pc, #36]	; (80028c4 <SetSysClockTo72+0xf8>)
 80028a0:	4b08      	ldr	r3, [pc, #32]	; (80028c4 <SetSysClockTo72+0xf8>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f043 0302 	orr.w	r3, r3, #2
 80028a8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80028aa:	bf00      	nop
 80028ac:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <SetSysClockTo72+0xf8>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 030c 	and.w	r3, r3, #12
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d1f9      	bne.n	80028ac <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	bc80      	pop	{r7}
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40022000 	.word	0x40022000

080028cc <__libc_init_array>:
 80028cc:	b570      	push	{r4, r5, r6, lr}
 80028ce:	2500      	movs	r5, #0
 80028d0:	4e0c      	ldr	r6, [pc, #48]	; (8002904 <__libc_init_array+0x38>)
 80028d2:	4c0d      	ldr	r4, [pc, #52]	; (8002908 <__libc_init_array+0x3c>)
 80028d4:	1ba4      	subs	r4, r4, r6
 80028d6:	10a4      	asrs	r4, r4, #2
 80028d8:	42a5      	cmp	r5, r4
 80028da:	d109      	bne.n	80028f0 <__libc_init_array+0x24>
 80028dc:	f000 f8da 	bl	8002a94 <_init>
 80028e0:	2500      	movs	r5, #0
 80028e2:	4e0a      	ldr	r6, [pc, #40]	; (800290c <__libc_init_array+0x40>)
 80028e4:	4c0a      	ldr	r4, [pc, #40]	; (8002910 <__libc_init_array+0x44>)
 80028e6:	1ba4      	subs	r4, r4, r6
 80028e8:	10a4      	asrs	r4, r4, #2
 80028ea:	42a5      	cmp	r5, r4
 80028ec:	d105      	bne.n	80028fa <__libc_init_array+0x2e>
 80028ee:	bd70      	pop	{r4, r5, r6, pc}
 80028f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028f4:	4798      	blx	r3
 80028f6:	3501      	adds	r5, #1
 80028f8:	e7ee      	b.n	80028d8 <__libc_init_array+0xc>
 80028fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028fe:	4798      	blx	r3
 8002900:	3501      	adds	r5, #1
 8002902:	e7f2      	b.n	80028ea <__libc_init_array+0x1e>
 8002904:	08002ab0 	.word	0x08002ab0
 8002908:	08002ab0 	.word	0x08002ab0
 800290c:	08002ab0 	.word	0x08002ab0
 8002910:	08002ab4 	.word	0x08002ab4

08002914 <malloc>:
 8002914:	4b02      	ldr	r3, [pc, #8]	; (8002920 <malloc+0xc>)
 8002916:	4601      	mov	r1, r0
 8002918:	6818      	ldr	r0, [r3, #0]
 800291a:	f000 b803 	b.w	8002924 <_malloc_r>
 800291e:	bf00      	nop
 8002920:	20000030 	.word	0x20000030

08002924 <_malloc_r>:
 8002924:	b570      	push	{r4, r5, r6, lr}
 8002926:	1ccd      	adds	r5, r1, #3
 8002928:	f025 0503 	bic.w	r5, r5, #3
 800292c:	3508      	adds	r5, #8
 800292e:	2d0c      	cmp	r5, #12
 8002930:	bf38      	it	cc
 8002932:	250c      	movcc	r5, #12
 8002934:	2d00      	cmp	r5, #0
 8002936:	4606      	mov	r6, r0
 8002938:	db01      	blt.n	800293e <_malloc_r+0x1a>
 800293a:	42a9      	cmp	r1, r5
 800293c:	d903      	bls.n	8002946 <_malloc_r+0x22>
 800293e:	230c      	movs	r3, #12
 8002940:	6033      	str	r3, [r6, #0]
 8002942:	2000      	movs	r0, #0
 8002944:	bd70      	pop	{r4, r5, r6, pc}
 8002946:	f000 f895 	bl	8002a74 <__malloc_lock>
 800294a:	4a23      	ldr	r2, [pc, #140]	; (80029d8 <_malloc_r+0xb4>)
 800294c:	6814      	ldr	r4, [r2, #0]
 800294e:	4621      	mov	r1, r4
 8002950:	b991      	cbnz	r1, 8002978 <_malloc_r+0x54>
 8002952:	4c22      	ldr	r4, [pc, #136]	; (80029dc <_malloc_r+0xb8>)
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	b91b      	cbnz	r3, 8002960 <_malloc_r+0x3c>
 8002958:	4630      	mov	r0, r6
 800295a:	f000 f87b 	bl	8002a54 <_sbrk_r>
 800295e:	6020      	str	r0, [r4, #0]
 8002960:	4629      	mov	r1, r5
 8002962:	4630      	mov	r0, r6
 8002964:	f000 f876 	bl	8002a54 <_sbrk_r>
 8002968:	1c43      	adds	r3, r0, #1
 800296a:	d126      	bne.n	80029ba <_malloc_r+0x96>
 800296c:	230c      	movs	r3, #12
 800296e:	4630      	mov	r0, r6
 8002970:	6033      	str	r3, [r6, #0]
 8002972:	f000 f880 	bl	8002a76 <__malloc_unlock>
 8002976:	e7e4      	b.n	8002942 <_malloc_r+0x1e>
 8002978:	680b      	ldr	r3, [r1, #0]
 800297a:	1b5b      	subs	r3, r3, r5
 800297c:	d41a      	bmi.n	80029b4 <_malloc_r+0x90>
 800297e:	2b0b      	cmp	r3, #11
 8002980:	d90f      	bls.n	80029a2 <_malloc_r+0x7e>
 8002982:	600b      	str	r3, [r1, #0]
 8002984:	18cc      	adds	r4, r1, r3
 8002986:	50cd      	str	r5, [r1, r3]
 8002988:	4630      	mov	r0, r6
 800298a:	f000 f874 	bl	8002a76 <__malloc_unlock>
 800298e:	f104 000b 	add.w	r0, r4, #11
 8002992:	1d23      	adds	r3, r4, #4
 8002994:	f020 0007 	bic.w	r0, r0, #7
 8002998:	1ac3      	subs	r3, r0, r3
 800299a:	d01b      	beq.n	80029d4 <_malloc_r+0xb0>
 800299c:	425a      	negs	r2, r3
 800299e:	50e2      	str	r2, [r4, r3]
 80029a0:	bd70      	pop	{r4, r5, r6, pc}
 80029a2:	428c      	cmp	r4, r1
 80029a4:	bf0b      	itete	eq
 80029a6:	6863      	ldreq	r3, [r4, #4]
 80029a8:	684b      	ldrne	r3, [r1, #4]
 80029aa:	6013      	streq	r3, [r2, #0]
 80029ac:	6063      	strne	r3, [r4, #4]
 80029ae:	bf18      	it	ne
 80029b0:	460c      	movne	r4, r1
 80029b2:	e7e9      	b.n	8002988 <_malloc_r+0x64>
 80029b4:	460c      	mov	r4, r1
 80029b6:	6849      	ldr	r1, [r1, #4]
 80029b8:	e7ca      	b.n	8002950 <_malloc_r+0x2c>
 80029ba:	1cc4      	adds	r4, r0, #3
 80029bc:	f024 0403 	bic.w	r4, r4, #3
 80029c0:	42a0      	cmp	r0, r4
 80029c2:	d005      	beq.n	80029d0 <_malloc_r+0xac>
 80029c4:	1a21      	subs	r1, r4, r0
 80029c6:	4630      	mov	r0, r6
 80029c8:	f000 f844 	bl	8002a54 <_sbrk_r>
 80029cc:	3001      	adds	r0, #1
 80029ce:	d0cd      	beq.n	800296c <_malloc_r+0x48>
 80029d0:	6025      	str	r5, [r4, #0]
 80029d2:	e7d9      	b.n	8002988 <_malloc_r+0x64>
 80029d4:	bd70      	pop	{r4, r5, r6, pc}
 80029d6:	bf00      	nop
 80029d8:	200000d4 	.word	0x200000d4
 80029dc:	200000d8 	.word	0x200000d8

080029e0 <rand>:
 80029e0:	4b19      	ldr	r3, [pc, #100]	; (8002a48 <rand+0x68>)
 80029e2:	b510      	push	{r4, lr}
 80029e4:	681c      	ldr	r4, [r3, #0]
 80029e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029e8:	b9d3      	cbnz	r3, 8002a20 <rand+0x40>
 80029ea:	2018      	movs	r0, #24
 80029ec:	f7ff ff92 	bl	8002914 <malloc>
 80029f0:	f243 330e 	movw	r3, #13070	; 0x330e
 80029f4:	63a0      	str	r0, [r4, #56]	; 0x38
 80029f6:	8003      	strh	r3, [r0, #0]
 80029f8:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 80029fc:	8043      	strh	r3, [r0, #2]
 80029fe:	f241 2334 	movw	r3, #4660	; 0x1234
 8002a02:	8083      	strh	r3, [r0, #4]
 8002a04:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8002a08:	80c3      	strh	r3, [r0, #6]
 8002a0a:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8002a0e:	8103      	strh	r3, [r0, #8]
 8002a10:	2305      	movs	r3, #5
 8002a12:	8143      	strh	r3, [r0, #10]
 8002a14:	230b      	movs	r3, #11
 8002a16:	2201      	movs	r2, #1
 8002a18:	8183      	strh	r3, [r0, #12]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002a20:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a22:	480a      	ldr	r0, [pc, #40]	; (8002a4c <rand+0x6c>)
 8002a24:	690a      	ldr	r2, [r1, #16]
 8002a26:	694b      	ldr	r3, [r1, #20]
 8002a28:	4350      	muls	r0, r2
 8002a2a:	4c09      	ldr	r4, [pc, #36]	; (8002a50 <rand+0x70>)
 8002a2c:	fb04 0003 	mla	r0, r4, r3, r0
 8002a30:	fba2 2304 	umull	r2, r3, r2, r4
 8002a34:	3201      	adds	r2, #1
 8002a36:	4403      	add	r3, r0
 8002a38:	f143 0300 	adc.w	r3, r3, #0
 8002a3c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002a40:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8002a44:	bd10      	pop	{r4, pc}
 8002a46:	bf00      	nop
 8002a48:	20000030 	.word	0x20000030
 8002a4c:	5851f42d 	.word	0x5851f42d
 8002a50:	4c957f2d 	.word	0x4c957f2d

08002a54 <_sbrk_r>:
 8002a54:	b538      	push	{r3, r4, r5, lr}
 8002a56:	2300      	movs	r3, #0
 8002a58:	4c05      	ldr	r4, [pc, #20]	; (8002a70 <_sbrk_r+0x1c>)
 8002a5a:	4605      	mov	r5, r0
 8002a5c:	4608      	mov	r0, r1
 8002a5e:	6023      	str	r3, [r4, #0]
 8002a60:	f000 f80a 	bl	8002a78 <_sbrk>
 8002a64:	1c43      	adds	r3, r0, #1
 8002a66:	d102      	bne.n	8002a6e <_sbrk_r+0x1a>
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	b103      	cbz	r3, 8002a6e <_sbrk_r+0x1a>
 8002a6c:	602b      	str	r3, [r5, #0]
 8002a6e:	bd38      	pop	{r3, r4, r5, pc}
 8002a70:	200000f4 	.word	0x200000f4

08002a74 <__malloc_lock>:
 8002a74:	4770      	bx	lr

08002a76 <__malloc_unlock>:
 8002a76:	4770      	bx	lr

08002a78 <_sbrk>:
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <_sbrk+0x14>)
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	6819      	ldr	r1, [r3, #0]
 8002a7e:	b909      	cbnz	r1, 8002a84 <_sbrk+0xc>
 8002a80:	4903      	ldr	r1, [pc, #12]	; (8002a90 <_sbrk+0x18>)
 8002a82:	6019      	str	r1, [r3, #0]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	4402      	add	r2, r0
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	4770      	bx	lr
 8002a8c:	200000dc 	.word	0x200000dc
 8002a90:	200000f8 	.word	0x200000f8

08002a94 <_init>:
 8002a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a96:	bf00      	nop
 8002a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a9a:	bc08      	pop	{r3}
 8002a9c:	469e      	mov	lr, r3
 8002a9e:	4770      	bx	lr

08002aa0 <_fini>:
 8002aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aa2:	bf00      	nop
 8002aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aa6:	bc08      	pop	{r3}
 8002aa8:	469e      	mov	lr, r3
 8002aaa:	4770      	bx	lr
