{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "03", "@year": "2020", "@timestamp": "2020-01-03T10:37:42.000042-05:00", "@month": "01"}, "ait:date-sort": {"@day": "14", "@year": "2016", "@month": "11"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-05-09T08:24:55.923722Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Digital design: Best practices and future trends", "abstracts": "\u00a9 2016 IEEE.The paper is dedicated to specification, synthesis, and implementation of digital systems. The emphasis is done on application of reconfigurable technology, which is widely employed today. At the beginning, traditional methods of digital design are briefly reviewed and it is shown how these methods can be adapted to new computer-aided tools. The importance of hardware and system-level description languages as well as hierarchical specifications and designs is emphasized. Then contemporary techniques are discussed namely the usage of templates, intellectual property cores, block-based diagrams that enable different cores to be integrated, and parameterization methods. A number of examples are given. To increase system performance parallelism and concurrency are widely applied and we will demonstrate how they can be used efficiently. Since digital devices need to be further integrated into more complicated systems, we will discuss also such topics as hardware/software interactions and interfaces. Finally, a number of methods developed by the authors will be presented and illustrated on examples. They are from the scope of hierarchical design, logical synthesis, parallel networks for sorting/searching, combinatorial optimization, and hardware/software co-design.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "best practices", "@xml:lang": "eng"}, {"$": "design methods", "@xml:lang": "eng"}, {"$": "digital design", "@xml:lang": "eng"}, {"$": "education", "@xml:lang": "eng"}, {"$": "reconfigurable systems", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://ieeexplore.ieee.org", "@type": "email"}}, "translated-sourcetitle": {"$": "Proceedings of the Biennial Baltic Electronics Conference, BEC", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "2016-November"}, "pagerange": {"@first": "7", "@last": "16"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781509013937", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1of1"}, "confevent": {"confname": "15th Biennial Baltic Electronics Conference, BEC 2016", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "15", "conforganization": "Tallinn University of Technology (TUT), Thomas Johann Seebeck Department of Electronics and Tallinn University of Technology (TUT), Department of Computer Engineering", "confcatnumber": "CFP16BEC-ART", "confseriestitle": "Biennial Baltic Electronics Conference", "conflocation": {"venue": "Tallinn University of Technology (TUT)", "@country": "est", "city": "Tallinn"}, "confcode": "124861", "confdate": {"enddate": {"@day": "05", "@year": "2016", "@month": "10"}, "startdate": {"@day": "03", "@year": "2016", "@month": "10"}}}}}, "sourcetitle": "Proceedings of the Biennial Baltic Electronics Conference, BEC", "publicationdate": {"month": "11", "year": "2016", "date-text": {"@xfab-added": "true", "$": "14 November 2016"}, "day": "14"}, "sourcetitle-abbrev": "Proc. Bienn. Baltic Electron. Conf., BEC", "@country": "usa", "issuetitle": "2016 15th Biennial Baltic Electronics Conference, BEC 2016", "issn": {"$": "17363705", "@type": "print"}, "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "IEEE Computer Society", "ce:e-address": {"$": "help@computer.org", "@type": "email"}}, "article-number": "7743718", "@srcid": "21100228125"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "408.1", "classification-description": "Structural Design, General"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723.5", "classification-description": "Computer Applications"}, {"classification-code": "902.2", "classification-description": "Codes and Standards"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2018 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "24", "@year": "2018", "@timestamp": "BST 11:39:18", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "613569467", "@idtype": "PUI"}, {"$": "658916208", "@idtype": "CAR-ID"}, {"$": "20165003110355", "@idtype": "CPX"}, {"$": "20162477471", "@idtype": "REAXYSCAR"}, {"$": "85002489691", "@idtype": "SCP"}, {"$": "85002489691", "@idtype": "SGR"}], "ce:doi": "10.1109/BEC.2016.7743718"}}, "tail": {"bibliography": {"@refcount": "26", "reference": [{"ref-fulltext": "M. Santarini, \"Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage, \" XCell Journal, vol. 90, pp. 8-15, 2015.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-based Systems, Springer, 2014.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "Xilinx, Inc., Products and Tools, available at www. xilinx. com.", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "36849092447", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Xilinx Inc. Products and Tools"}}, {"ref-fulltext": "Altera, Corp., Product and Tools, available at www. altera. com.", "@id": "4", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.altera.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85001962377", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Altera Corp. Product and Tools"}}, {"ref-fulltext": "J. F. Wakerly, Digital Design. Principles and Practices, Pearson Prentice Hall, 2006.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "refd-itemidlist": {"itemid": {"$": "0003782833", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.F.", "@_fa": "true", "ce:surname": "Wakerly", "ce:indexed-name": "Wakerly J.F."}]}, "ref-sourcetitle": "Digital Design. Principles,Practices Pearson"}}, {"ref-fulltext": "P. J. Ashenden, The Designer's Guide to VHDL. Third Edition, Morgan Kaufmann, 2008.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "85013833490", "@idtype": "SGR"}}, "ref-text": "Morgan Kaufmann", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Ashenden", "ce:indexed-name": "Ashenden P.J."}]}, "ref-sourcetitle": "The Designer's Guide to VHDL. Third Edition"}}, {"ref-fulltext": "Digilent, Inc., Products, available at digilentinc. com.", "@id": "7", "ref-info": {"refd-itemidlist": {"itemid": {"$": "85002093242", "@idtype": "SGR"}}, "ref-text": "available at digilentinc. com", "ref-sourcetitle": "Digilent Inc Products"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, L. Benini, \"Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ, \" Proc. 10th FPGAWorld Conf., Copenhagen/Stockholm, 2013.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx zynq"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "Copenhagen/Stockholm", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proc. 10th FPGAWorld Conf."}}, {"ref-fulltext": "J. Silva, V. Sklyarov, I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip, \" IEEE Embedded Systems Letters, vol. 7, no. 1, pp. 31-34, 2015.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Sudnitson, \"Analysis and Comparison of Attainable Hardware Acceleration in All Programmable Systems-on-Chip, \" Proc. Euromicro Conf. on Digital System Design-Euromicro DSD'2015, Madeira, Portugal, pp. 345-352, 2015.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84983127575", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "345", "@last": "352"}}, "ref-text": "Madeira, Portugal", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Euromicro Conf. on Digital System Design-Euromicro DSD'2015"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, \"Software/Hardware Solutions for Information Processing in All Programmable Systems-on-Chip, \" Journal of Control Engineering and Applied Informatics, in press.", "@id": "11", "ref-info": {"ref-title": {"ref-titletext": "Software/hardware solutions for information processing in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "85001962272", "@idtype": "SGR"}}, "ref-text": "in press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}]}, "ref-sourcetitle": "Journal of Control Engineering and Applied Informatics"}}, {"ref-fulltext": "V. Sklyarov, A. Rjabov, I. Skliarova, A. Sudnitson, \"High-Performance Information Processing in Distributed Computing Systems, \" Int. Journal of Innovative Computing, Information and Control, vol. 12, no. 1, pp. 139-160, 2016.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "High-performance information processing in distributed computing systems"}, "refd-itemidlist": {"itemid": {"$": "84957052837", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Int. Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and implementation of counting networks, \" Computing Journal, Springer, vol. 97, no. 6, pp. 557-577, 2015.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing Journal"}}, {"ref-fulltext": "B. Parhami, \"Efficient Hamming Weight Comparators for Binary Vectors Based on Accumulative and Up/Down Parallel Counters, \" IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, pp. 167-171, 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. on Circuits and Systems-II: Express Briefs"}}, {"ref-fulltext": "S. J. Piestrak, \"Efficient hamming weight comparators of binary vectors, \" Electronic Letters, vol. 43, no. 11, pp. 611-612, 2007.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA, \" Microprocessors and Microsystems, vol. 38, no. 5, pp. 470-484, 2014.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "D. E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III. Addison-Wesley, 2011.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching III"}}, {"ref-fulltext": "K. E. Batcher, \"Sorting networks and their applications, \" Proc. AFIPS Spring Joint Computer Conf., USA, pp. 307-314, 1968.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. AFIPS Spring Joint Computer Conf."}}, {"ref-fulltext": "P. Kipfer and R. Westermann, \"Improved GPU Sorting, \" in GPU Gems 2: Programming Techniques for High-Performance Graphics and General-Purpose Computation, M. Pharr and R. Fernando eds., Addison-Wesley Professional, 2005.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Improved GPU sorting"}, "refd-itemidlist": {"itemid": {"$": "33749558036", "@idtype": "SGR"}}, "ref-text": "M. Pharr and R. Fernando eds, Addison-Wesley Professional", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}, "ref-sourcetitle": "GPU Gems 2: Programming Techniques for High-Performance Graphics and General-Purpose Computation"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Hardware Accelerators for Data Sort in All Programmable Systems-on-Chip, \" Advances in Electrical and Computer Engineering, vol. 15, no. 4, pp. 9-16, 2015.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Hardware accelerators for data sort in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84949995957", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "4"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "P. P. Putnam, G. Zhang, P. A. Wilsey, \"A comparison Study of Succienct Data Structures for Use in GWAS, \" BMC Bioinformatics, vol. 14, art. 369, 2013.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "A comparison Study of Succienct Data Structures for Use in GWAS"}, "refd-itemidlist": {"itemid": [{"$": "369", "@idtype": "ARTNUM"}, {"$": "84890495673", "@idtype": "SGR"}]}, "ref-volisspag": {"voliss": {"@volume": "14"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam P.P."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang G."}, {"@seq": "3", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Wilsey", "ce:indexed-name": "Wilsey P.A."}]}, "ref-sourcetitle": "BMC Bioinformatics"}}, {"ref-fulltext": "Dalke Scientific Software, LLC, \"Faster population counts, \" 2011, available at http://dalkescientific. com/writings/diary/archive/2011/11/02/faster-popcount-update. html.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/fasterpopcountupdate.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84988232471", "@idtype": "SGR"}}, "ref-text": "Dalke Scientific Software LLC available at", "ref-sourcetitle": "Faster Population Counts"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming Weight and Distance Analyzers for Binary Vectors and Matrices, \" Int. Journal of Innovative Computing, Information and Control, vol. 9, no. 12, pp. 4825-4849, 2013.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, A. Sudnitson, \"Fast Matrix Covering in All Programmable Systems-on-Chip, \" Electronics and Electrical Engineering, vol. 20, no. 5, p. 150-153, 2014.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control, \" IEEE Trans. on VLSI Systems, vol. 7, no. 2, pp. 222-228, 1999.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications, \" Proc. 12th Biennial Baltic Electronics Conference-BEC 2010, invited paper, Tallinn, Estonia, pp. 37-48, 2010.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "invited paper, Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12th Biennial Baltic Electronics Conference-BEC 2010"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-85002489691", "dc:description": "\u00a9 2016 IEEE.The paper is dedicated to specification, synthesis, and implementation of digital systems. The emphasis is done on application of reconfigurable technology, which is widely employed today. At the beginning, traditional methods of digital design are briefly reviewed and it is shown how these methods can be adapted to new computer-aided tools. The importance of hardware and system-level description languages as well as hierarchical specifications and designs is emphasized. Then contemporary techniques are discussed namely the usage of templates, intellectual property cores, block-based diagrams that enable different cores to be integrated, and parameterization methods. A number of examples are given. To increase system performance parallelism and concurrency are widely applied and we will demonstrate how they can be used efficiently. Since digital devices need to be further integrated into more complicated systems, we will discuss also such topics as hardware/software interactions and interfaces. Finally, a number of methods developed by the authors will be presented and illustrated on examples. They are from the scope of hierarchical design, logical synthesis, parallel networks for sorting/searching, combinatorial optimization, and hardware/software co-design.", "prism:coverDate": "2016-11-14", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85002489691", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85002489691"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85002489691&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85002489691&origin=inward"}], "prism:isbn": "9781509013937", "source-id": "21100228125", "citedby-count": "3", "prism:volume": "2016-November", "subtype": "cp", "dc:title": "Digital design: Best practices and future trends", "openaccess": "0", "prism:issn": "17363705", "article-number": "7743718", "subtypeDescription": "Conference Paper", "prism:publicationName": "Proceedings of the Biennial Baltic Electronics Conference, BEC", "prism:pageRange": "7-16", "prism:endingPage": "16", "openaccessFlag": "false", "prism:doi": "10.1109/BEC.2016.7743718", "prism:startingPage": "7", "dc:identifier": "SCOPUS_ID:85002489691", "dc:publisher": "IEEE Computer Societyhelp@computer.org"}, "idxterms": {"mainterm": [{"$": "Best practices", "@weight": "b", "@candidate": "n"}, {"$": "Contemporary techniques", "@weight": "b", "@candidate": "n"}, {"$": "Design method", "@weight": "b", "@candidate": "n"}, {"$": "Digital designs", "@weight": "b", "@candidate": "n"}, {"$": "Parallelism and concurrencies", "@weight": "b", "@candidate": "n"}, {"$": "Parameterization method", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable technologies", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "best practices"}, {"@_fa": "true", "$": "design methods"}, {"@_fa": "true", "$": "digital design"}, {"@_fa": "true", "$": "education"}, {"@_fa": "true", "$": "reconfigurable systems"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}