

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:25:13 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_12 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4338|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   108|    2024|    2624|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     806|    -|
|Register         |        -|     -|    2624|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   108|    4648|    7768|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     4|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   34|  127|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1  |        0|   8|  583|  551|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5  |        0|   8|   70|  376|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U74                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U75                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U76                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U77                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U78                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U79                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U80                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U81                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U82                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U83                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U84                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U85                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U86                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U87                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U88                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U89                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U90                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U91                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U92                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U93                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U94                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U95                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U96                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U97                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U98                                      |mul_39ns_6ns_44_1_1                               |        0|   2|    0|   27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        4| 108| 2024| 2624|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_10_fu_779_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln102_11_fu_768_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln102_12_fu_773_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln102_13_fu_859_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_14_fu_865_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_15_fu_1156_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_16_fu_1161_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_17_fu_1167_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_18_fu_1214_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_19_fu_1219_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_1_fu_1173_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_20_fu_1271_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_21_fu_1276_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_22_fu_1503_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_23_fu_1344_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_24_fu_1549_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_25_fu_1609_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_26_fu_1649_p2           |         +|   0|  0|  26|          26|          26|
    |add_ln102_2_fu_1225_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_3_fu_1282_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_4_fu_1508_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_5_fu_1555_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_6_fu_1615_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_7_fu_1653_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_8_fu_1687_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_9_fu_762_p2             |         +|   0|  0|  26|          26|          26|
    |add_ln102_fu_871_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln103_1_fu_973_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln103_2_fu_985_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln103_3_fu_979_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln103_fu_1760_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln104_1_fu_1392_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln104_2_fu_1376_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln104_3_fu_1381_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln104_4_fu_1386_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln104_fu_1790_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln105_1_fu_1403_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln105_fu_1398_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln106_1_fu_1420_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln106_fu_1415_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln107_1_fu_1438_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln107_fu_1432_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln108_fu_1575_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln109_fu_1703_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln71_1_fu_1456_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln71_2_fu_1587_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln71_3_fu_1595_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln71_fu_1450_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln72_1_fu_1356_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln72_2_fu_1527_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln72_3_fu_1362_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln72_4_fu_1535_p2             |         +|   0|  0|  26|          26|          26|
    |add_ln72_fu_1350_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln73_1_fu_1302_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln73_fu_1308_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln77_1_fu_1476_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln77_2_fu_991_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln77_3_fu_997_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln77_fu_1470_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln79_1_fu_921_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln79_fu_927_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln83_1_fu_887_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln83_fu_893_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln88_1_fu_799_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln88_fu_821_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln89_fu_839_p2                |         +|   0|  0|  25|          25|          25|
    |add_ln95_1_fu_734_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln95_2_fu_740_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln95_fu_729_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln98_1_fu_941_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln98_2_fu_947_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln98_fu_961_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_967_p2                |         +|   0|  0|  33|          26|          26|
    |arr_12_fu_746_p2                  |         +|   0|  0|  64|          64|          64|
    |arr_13_fu_520_p2                  |         +|   0|  0|  71|          64|          64|
    |arr_14_fu_1635_p2                 |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1784_p2               |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1808_p2               |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1409_p2               |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1426_p2               |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1444_p2               |         +|   0|  0|  25|          25|          25|
    |out1_w_6_fu_1581_p2               |         +|   0|  0|  26|          26|          26|
    |out1_w_7_fu_1709_p2               |         +|   0|  0|  25|          25|          25|
    |out1_w_8_fu_1715_p2               |         +|   0|  0|  26|          26|          26|
    |out1_w_9_fu_1721_p2               |         +|   0|  0|  32|          25|          25|
    |out1_w_fu_1754_p2                 |         +|   0|  0|  33|          26|          26|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|4338|        4141|        4141|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  125|         25|    1|         25|
    |grp_fu_275_p0  |   14|          3|   32|         96|
    |grp_fu_275_p1  |   20|          4|   32|        128|
    |grp_fu_279_p0  |   14|          3|   32|         96|
    |grp_fu_279_p1  |   20|          4|   32|        128|
    |grp_fu_283_p0  |   14|          3|   32|         96|
    |grp_fu_283_p1  |   14|          3|   32|         96|
    |grp_fu_299_p0  |   26|          5|   32|        160|
    |grp_fu_299_p1  |   26|          5|   32|        160|
    |grp_fu_303_p0  |   20|          4|   32|        128|
    |grp_fu_303_p1  |   14|          3|   32|         96|
    |grp_fu_307_p0  |   14|          3|   32|         96|
    |grp_fu_307_p1  |   14|          3|   32|         96|
    |grp_fu_311_p0  |   14|          3|   32|         96|
    |grp_fu_311_p1  |   14|          3|   32|         96|
    |grp_fu_315_p0  |   14|          3|   32|         96|
    |grp_fu_319_p0  |   14|          3|   32|         96|
    |grp_fu_319_p1  |   14|          3|   32|         96|
    |grp_fu_323_p0  |   14|          3|   32|         96|
    |grp_fu_323_p1  |   14|          3|   32|         96|
    |grp_fu_327_p0  |   14|          3|   32|         96|
    |grp_fu_327_p1  |   14|          3|   32|         96|
    |grp_fu_331_p0  |   14|          3|   32|         96|
    |grp_fu_331_p1  |   14|          3|   32|         96|
    |grp_fu_335_p0  |   14|          3|   32|         96|
    |grp_fu_335_p1  |   14|          3|   32|         96|
    |grp_fu_339_p0  |   14|          3|   32|         96|
    |grp_fu_339_p1  |   14|          3|   32|         96|
    |grp_fu_343_p0  |   14|          3|   32|         96|
    |grp_fu_343_p1  |   14|          3|   32|         96|
    |grp_fu_347_p0  |   14|          3|   32|         96|
    |grp_fu_347_p1  |   14|          3|   32|         96|
    |grp_fu_351_p0  |   14|          3|   32|         96|
    |grp_fu_351_p1  |   14|          3|   32|         96|
    |grp_fu_359_p0  |   20|          4|   32|        128|
    |grp_fu_359_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  806|        169| 1296|       4161|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln102_10_reg_2126                                                     |  26|   0|   26|          0|
    |add_ln102_23_reg_2208                                                     |  64|   0|   64|          0|
    |add_ln103_2_reg_2187                                                      |  25|   0|   25|          0|
    |add_ln104_1_reg_2233                                                      |  26|   0|   26|          0|
    |add_ln71_1_reg_2258                                                       |  64|   0|   64|          0|
    |add_ln71_reg_2253                                                         |  64|   0|   64|          0|
    |add_ln72_3_reg_2218                                                       |  64|   0|   64|          0|
    |add_ln72_reg_2213                                                         |  64|   0|   64|          0|
    |add_ln73_reg_2203                                                         |  64|   0|   64|          0|
    |add_ln77_1_reg_2273                                                       |  64|   0|   64|          0|
    |add_ln77_3_reg_2193                                                       |  64|   0|   64|          0|
    |add_ln79_reg_2162                                                         |  64|   0|   64|          0|
    |add_ln83_reg_2137                                                         |  64|   0|   64|          0|
    |add_ln98_reg_2177                                                         |  64|   0|   64|          0|
    |add_ln99_reg_2182                                                         |  26|   0|   26|          0|
    |ap_CS_fsm                                                                 |  24|   0|   24|          0|
    |arr_10_reg_1968                                                           |  64|   0|   64|          0|
    |arr_13_reg_2062                                                           |  64|   0|   64|          0|
    |empty_21_reg_1997                                                         |  31|   0|   31|          0|
    |empty_22_reg_2002                                                         |  31|   0|   31|          0|
    |empty_23_reg_2007                                                         |  31|   0|   31|          0|
    |empty_24_reg_2012                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_205_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_258_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln102_1_reg_2132                                                     |  39|   0|   39|          0|
    |mul_ln27_reg_1949                                                         |  32|   0|   32|          0|
    |mul_ln42_reg_2017                                                         |  32|   0|   32|          0|
    |mul_ln50_5_reg_2096                                                       |  63|   0|   63|          0|
    |mul_ln79_reg_2023                                                         |  32|   0|   32|          0|
    |mul_ln83_reg_2046                                                         |  32|   0|   32|          0|
    |mul_ln86_reg_2121                                                         |  63|   0|   63|          0|
    |mul_ln93_reg_2029                                                         |  32|   0|   32|          0|
    |mul_ln95_reg_2057                                                         |  63|   0|   63|          0|
    |out1_w_1_reg_2318                                                         |  25|   0|   25|          0|
    |out1_w_2_reg_2323                                                         |  27|   0|   27|          0|
    |out1_w_3_reg_2238                                                         |  25|   0|   25|          0|
    |out1_w_4_reg_2243                                                         |  26|   0|   26|          0|
    |out1_w_5_reg_2248                                                         |  25|   0|   25|          0|
    |out1_w_6_reg_2283                                                         |  26|   0|   26|          0|
    |out1_w_7_reg_2293                                                         |  25|   0|   25|          0|
    |out1_w_8_reg_2298                                                         |  26|   0|   26|          0|
    |out1_w_9_reg_2303                                                         |  25|   0|   25|          0|
    |out1_w_reg_2313                                                           |  26|   0|   26|          0|
    |reg_380                                                                   |  63|   0|   63|          0|
    |trunc_ln102_2_reg_2157                                                    |  26|   0|   26|          0|
    |trunc_ln102_s_reg_2288                                                    |  39|   0|   39|          0|
    |trunc_ln115_1_reg_1935                                                    |  62|   0|   62|          0|
    |trunc_ln22_1_reg_1929                                                     |  62|   0|   62|          0|
    |trunc_ln71_1_reg_2268                                                     |  25|   0|   25|          0|
    |trunc_ln71_reg_2263                                                       |  25|   0|   25|          0|
    |trunc_ln72_1_reg_2228                                                     |  26|   0|   26|          0|
    |trunc_ln72_reg_2223                                                       |  26|   0|   26|          0|
    |trunc_ln77_1_reg_2198                                                     |  26|   0|   26|          0|
    |trunc_ln77_reg_2278                                                       |  26|   0|   26|          0|
    |trunc_ln80_1_reg_2172                                                     |  25|   0|   25|          0|
    |trunc_ln80_reg_2167                                                       |  24|   0|   24|          0|
    |trunc_ln84_1_reg_2147                                                     |  26|   0|   26|          0|
    |trunc_ln84_reg_2142                                                       |  25|   0|   25|          0|
    |trunc_ln85_reg_2152                                                       |  25|   0|   25|          0|
    |trunc_ln92_1_reg_2067                                                     |  26|   0|   26|          0|
    |trunc_ln93_reg_2072                                                       |  25|   0|   25|          0|
    |trunc_ln94_reg_2077                                                       |  25|   0|   25|          0|
    |zext_ln41_reg_1956                                                        |  32|   0|   64|         32|
    |zext_ln50_10_reg_2041                                                     |  32|   0|   63|         31|
    |zext_ln50_1_reg_2082                                                      |  32|   0|   64|         32|
    |zext_ln50_3_reg_2090                                                      |  32|   0|   64|         32|
    |zext_ln50_6_reg_2034                                                      |  32|   0|   63|         31|
    |zext_ln70_1_reg_2101                                                      |  32|   0|   64|         32|
    |zext_ln73_1_reg_2108                                                      |  31|   0|   64|         33|
    |zext_ln73_2_reg_2115                                                      |  31|   0|   64|         33|
    |zext_ln86_reg_2052                                                        |  32|   0|   63|         31|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2624|   0| 2911|        287|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

