# signed_multiplier
Signed multiplier made in Verilog using two's complement modules and an unsigned multiplier
