Analysis & Synthesis report for Top_Module
Fri Dec 19 13:35:39 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize
 11. State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next
 12. State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_state
 13. State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_next
 14. State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for SoC:inst|SoC_new_sdram_controller:new_sdram_controller
 22. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated
 23. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated
 24. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated
 26. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 30. Source assignments for SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 31. Source assignments for SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 32. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 33. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 34. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 35. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 36. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 37. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 38. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004
 39. Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005
 40. Source assignments for SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for SoC:inst|altera_reset_controller:rst_controller_001
 43. Source assignments for SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a
 46. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b
 48. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 50. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram
 51. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 53. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 54. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 55. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 56. Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy
 57. Parameter Settings for User Entity Instance: SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo
 58. Parameter Settings for User Entity Instance: SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo
 59. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 60. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 61. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 62. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_s1_translator
 63. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 65. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 66. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator
 67. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 68. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 69. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 70. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent
 73. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 76. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
 79. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 82. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent
 85. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_003|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_004|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_005|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 96. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 97. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller
104. Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
105. Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
106. Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller_001
107. Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
108. Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
109. Parameter Settings for User Entity Instance: sdramPLL:inst1|altpll:altpll_component
110. altsyncram Parameter Settings by Entity Instance
111. scfifo Parameter Settings by Entity Instance
112. altpll Parameter Settings by Entity Instance
113. Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
114. Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller_001"
115. Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
116. Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller"
117. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
118. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
119. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
120. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
121. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
122. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
123. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
124. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
125. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent"
126. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
127. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
128. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
129. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
130. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
131. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
132. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
133. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent"
134. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
135. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
136. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
137. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
138. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator"
139. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
140. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
141. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
142. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_s1_translator"
143. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
144. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
145. Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
146. Port Connectivity Checks: "SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
147. Port Connectivity Checks: "SoC:inst|SoC_jtag_uart:jtag_uart"
148. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
149. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
150. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
151. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib"
152. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc"
153. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode"
154. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace"
155. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk"
156. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk"
157. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug"
158. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci"
159. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench"
160. Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu"
161. Port Connectivity Checks: "SoC:inst|SoC_new_sdram_controller:new_sdram_controller|SoC_new_sdram_controller_input_efifo_module:the_SoC_new_sdram_controller_input_efifo_module"
162. Elapsed Time Per Partition
163. Analysis & Synthesis Messages
164. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 19 13:35:39 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Top_Module                                 ;
; Top-level Entity Name              ; TopModule                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,417                                      ;
;     Total combinational functions  ; 2,062                                      ;
;     Dedicated logic registers      ; 1,434                                      ;
; Total registers                    ; 1434                                       ;
; Total pins                         ; 66                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 11,264                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TopModule          ; Top_Module         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                         ; Library ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; TopModule.bdf                                                                                                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/TopModule.bdf                                                    ;         ;
; sdramPLL.v                                                                                                           ; yes             ; User Wizard-Generated File         ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/sdramPLL.v                                                       ;         ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/soc.v                                                  ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/soc.v                                                  ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu.v                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu.v                                   ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_jtag_debug_module_sysclk.v          ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_jtag_debug_module_sysclk.v          ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_jtag_debug_module_tck.v             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_jtag_debug_module_tck.v             ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_jtag_debug_module_wrapper.v         ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_jtag_debug_module_wrapper.v         ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_oci_test_bench.v                    ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_oci_test_bench.v                    ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_test_bench.v                        ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu_test_bench.v                        ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_irq_mapper.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_irq_mapper.sv                           ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_jtag_uart.v                             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_jtag_uart.v                             ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_led_out.v                               ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_led_out.v                               ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0.v                     ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0.v                     ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_addr_router.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_addr_router.sv        ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_addr_router_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_addr_router_001.sv    ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv     ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv       ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv   ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router.sv          ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv      ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv       ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv   ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_new_sdram_controller.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_new_sdram_controller.v                  ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_sysid.v                                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_sysid.v                                 ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_timer.v                                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_timer.v                                 ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_arbitrator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_arbitrator.sv                 ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv         ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_agent.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_agent.sv               ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_translator.sv          ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_reset_controller.v                   ; SoC     ;
; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_reset_synchronizer.v                 ; SoC     ;
; altsyncram.tdf                                                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                                                                                                ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                                                                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                                                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal131.inc                                                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                        ;         ;
; a_rdenreg.inc                                                                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                                                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                                                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                                                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_6of1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/altsyncram_6of1.tdf                                           ;         ;
; db/altsyncram_7of1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/altsyncram_7of1.tdf                                           ;         ;
; altera_std_synchronizer.v                                                                                            ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                             ;         ;
; db/altsyncram_pu71.tdf                                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/altsyncram_pu71.tdf                                           ;         ;
; sld_virtual_jtag_basic.v                                                                                             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;         ;
; scfifo.tdf                                                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                            ;         ;
; a_regfifo.inc                                                                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;         ;
; a_dpfifo.inc                                                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;         ;
; a_i2fifo.inc                                                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;         ;
; a_fffifo.inc                                                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;         ;
; a_f2fifo.inc                                                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;         ;
; db/scfifo_jr21.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/scfifo_jr21.tdf                                               ;         ;
; db/a_dpfifo_q131.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/a_dpfifo_q131.tdf                                             ;         ;
; db/a_fefifo_7cf.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/a_fefifo_7cf.tdf                                              ;         ;
; db/cntr_do7.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/cntr_do7.tdf                                                  ;         ;
; db/dpram_nl21.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/dpram_nl21.tdf                                                ;         ;
; db/altsyncram_r1m1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/altsyncram_r1m1.tdf                                           ;         ;
; db/cntr_1ob.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/cntr_1ob.tdf                                                  ;         ;
; alt_jtag_atlantic.v                                                                                                  ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                   ;         ;
; altpll.tdf                                                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; stratix_pll.inc                                                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                                                                                                    ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                                                                                                    ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/sdrampll_altpll.v                                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/sdrampll_altpll.v                                             ;         ;
; sld_hub.vhd                                                                                                          ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ;         ;
; sld_jtag_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;         ;
; sld_rom_sr.vhd                                                                                                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,417                                                                                  ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 2062                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 982                                                                                    ;
;     -- 3 input functions                    ; 704                                                                                    ;
;     -- <=2 input functions                  ; 376                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 1868                                                                                   ;
;     -- arithmetic mode                      ; 194                                                                                    ;
;                                             ;                                                                                        ;
; Total registers                             ; 1434                                                                                   ;
;     -- Dedicated logic registers            ; 1434                                                                                   ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 66                                                                                     ;
; Total memory bits                           ; 11264                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                      ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; sdramPLL:inst1|altpll:altpll_component|sdramPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1365                                                                                   ;
; Total fan-out                               ; 13472                                                                                  ;
; Average fan-out                             ; 3.56                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopModule                                                                                                      ; 2062 (1)          ; 1434 (0)     ; 11264       ; 0            ; 0       ; 0         ; 66   ; 0            ; |TopModule                                                                                                                                                                                                                                                                 ; work         ;
;    |SoC:inst|                                                                                                   ; 1900 (0)          ; 1337 (0)     ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst                                                                                                                                                                                                                                                        ; SoC          ;
;       |SoC_cpu:cpu|                                                                                             ; 960 (674)         ; 588 (318)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu                                                                                                                                                                                                                                            ; SoC          ;
;          |SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|                                                              ; 286 (32)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci                                                                                                                                                                                                    ; SoC          ;
;             |SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|                           ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper                                                                                                                            ; SoC          ;
;                |SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|                          ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk                                                      ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|                                ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck                                                            ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy                                                                       ; work         ;
;             |SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|                                             ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg                                                                                                                                              ; SoC          ;
;             |SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|                                               ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break                                                                                                                                                ; SoC          ;
;             |SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|                                               ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug                                                                                                                                                ; SoC          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; work         ;
;             |SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|                                                     ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem                                                                                                                                                      ; SoC          ;
;                |SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram                                                                                                   ; SoC          ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_pu71:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated                                          ; work         ;
;          |SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_6of1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated                                                                                                                            ; work         ;
;          |SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_7of1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated                                                                                                                            ; work         ;
;       |SoC_jtag_uart:jtag_uart|                                                                                 ; 143 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                ; SoC          ;
;          |SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r                                                                                                                                                                              ; SoC          ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ; work         ;
;          |SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w                                                                                                                                                                              ; SoC          ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|                                                    ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                              ; work         ;
;       |SoC_led_out:led_out|                                                                                     ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_led_out:led_out                                                                                                                                                                                                                                    ; SoC          ;
;       |SoC_mm_interconnect_0:mm_interconnect_0|                                                                 ; 327 (0)           ; 153 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router:addr_router|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router_001:addr_router_001|                                                ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                          ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                        ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                    ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 66 (62)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                            ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                               ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                   ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                        ; SoC          ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                 ; SoC          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                           ; SoC          ;
;          |altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                            ; SoC          ;
;          |altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                               ; SoC          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                   ; SoC          ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                              ; SoC          ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                          ; SoC          ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                   ; SoC          ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                           ; 12 (12)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; SoC          ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                              ; SoC          ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                      ; SoC          ;
;          |altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                    ; SoC          ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                        ; SoC          ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; SoC          ;
;          |altera_merlin_slave_translator:led_out_s1_translator|                                                 ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator                                                                                                                                                           ; SoC          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                        ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                  ; SoC          ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                   ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                             ; SoC          ;
;       |SoC_new_sdram_controller:new_sdram_controller|                                                           ; 323 (251)         ; 336 (208)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller                                                                                                                                                                                                          ; SoC          ;
;          |SoC_new_sdram_controller_input_efifo_module:the_SoC_new_sdram_controller_input_efifo_module|          ; 72 (72)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|SoC_new_sdram_controller_input_efifo_module:the_SoC_new_sdram_controller_input_efifo_module                                                                                                              ; SoC          ;
;       |SoC_timer:timer|                                                                                         ; 130 (130)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|SoC_timer:timer                                                                                                                                                                                                                                        ; SoC          ;
;       |altera_reset_controller:rst_controller_001|                                                              ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                              ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ; SoC          ;
;    |sdramPLL:inst1|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sdramPLL:inst1                                                                                                                                                                                                                                                  ; work         ;
;       |altpll:altpll_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sdramPLL:inst1|altpll:altpll_component                                                                                                                                                                                                                          ; work         ;
;          |sdramPLL_altpll:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sdramPLL:inst1|altpll:altpll_component|sdramPLL_altpll:auto_generated                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                           ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sld_hub:auto_hub                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 160 (118)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; SoC_cpu_ociram_default_contents.mif ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; SoC_cpu_rf_ram_a.mif                ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; SoC_cpu_rf_ram_b.mif                ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                  ; IP Include File                                                                                                      ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL                             ; 13.1    ; N/A          ; N/A          ; |TopModule                                                                                                                                                       ; C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/TopModule.bdf                                                    ;
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst                                                                                                                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/soc.v                                                  ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_cpu:cpu                                                                                                                                  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_cpu.v                                   ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_irq_mapper:irq_mapper                                                                                                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_irq_mapper.sv                           ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart                                                                                                                      ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_jtag_uart.v                             ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_led_out:led_out                                                                                                                          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_led_out.v                               ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                      ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0.v                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_addr_router.sv        ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001                                                ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_addr_router_001.sv    ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                      ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_004                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_005                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                           ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_translator.sv          ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_agent.sv               ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_translator.sv          ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_master_agent.sv               ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router                                                            ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001                                                        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002                                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_003                                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_004                                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_005                                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator                                                 ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent                       ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_s1_translator                                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo     ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                  ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                                          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004                                          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005                                          ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                      ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                   ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                         ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_avalon_new_sdram_controller ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller                                                                                                ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_new_sdram_controller.v                  ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|altera_reset_controller:rst_controller                                                                                                       ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_reset_controller.v                   ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|altera_reset_controller:rst_controller_001                                                                                                   ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/altera_reset_controller.v                   ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_sysid:sysid                                                                                                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_sysid.v                                 ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopModule|SoC:inst|SoC_timer:timer                                                                                                                              ; c:/users/lenovo/desktop/co503_labs/testing_02_sdram/db/ip/soc/submodules/soc_timer.v                                 ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_state                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_next ;
+------------+------------+------------+------------+--------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                           ;
+------------+------------+------------+------------+--------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                    ;
+------------+------------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_state       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator|av_readdata_pre[8..31]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,6,7,11,13..15,17,19..21,23,25,26,28,31]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[1..14,16..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|W_ipending_reg[1..14,16..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_addr[4,5]                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_control_rd_data[1..14,16..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                   ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                   ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                          ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                          ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                     ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                     ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                  ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                  ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1..3,8..10,16,18,22,24,29]                                                                         ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                              ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_addr[0..3,6..11]                                                                                                                                                         ; Merged with SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_addr[12]                                                                                                                                                               ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator|waitrequest_reset_override                                                                                                  ; Merged with SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                         ; Merged with SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                       ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                        ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                   ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                   ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                    ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]       ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]     ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]       ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]         ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                  ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                  ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                     ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                     ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                          ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                          ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,5]                                                                                               ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27]                                                                                              ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87]                                                                      ; Merged with SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~3                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~4                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~5                     ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next~13                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next~14                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_next~16                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_next~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_next~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_next~6                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_state~14                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_state~15                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_state~16                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.101                   ; Lost fanout                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.011                   ; Merged with SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.001                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.001                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_count[2]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 407                                                                                                                                                                                           ;                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                  ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                  ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                   ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                   ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                 ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104],                                                                  ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104],                                                                  ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104],                                                                  ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104],                                                                  ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104],                                                                  ;
;                                                                                                                                                                                                               ;                           ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                   ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                               ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                      ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                 ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                  ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                              ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                               ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                    ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                         ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                               ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                               ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                               ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                      ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                      ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                      ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                 ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                 ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                 ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                   ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                              ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                              ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                              ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                    ; Lost Fanouts              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                      ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                  ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                             ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                               ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                  ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                     ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                       ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                              ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                   ; Stuck at GND              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                        ; Stuck at GND              ; SoC:inst|SoC_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                      ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                    ; Stuck at VCC              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                        ; Stuck at VCC              ; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                 ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                 ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.101                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1434  ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 236   ;
; Number of registers using Asynchronous Clear ; 910   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 741   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:inst|SoC_timer:timer|internal_counter[0]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[1]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[2]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[3]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[6]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[8]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[9]                                                                                                            ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[14]                                                                                                           ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[15]                                                                                                           ; 3       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_cmd[1]                                                                                         ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_cmd[3]                                                                                         ; 1       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_cmd[2]                                                                                         ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_cmd[0]                                                                                         ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_cmd[1]                                                                                         ; 2       ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 457     ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_cmd[3]                                                                                         ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_cmd[2]                                                                                         ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_cmd[0]                                                                                         ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_addr[12]                                                                                       ; 11      ;
; SoC:inst|SoC_cpu:cpu|i_read                                                                                                                             ; 7       ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|refresh_counter[12]                                                                              ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|refresh_counter[9]                                                                               ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|refresh_counter[8]                                                                               ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|refresh_counter[7]                                                                               ; 2       ;
; SoC:inst|SoC_new_sdram_controller:new_sdram_controller|refresh_counter[3]                                                                               ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                 ; 11      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|av_waitrequest                                                                                                         ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                             ; 11      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]   ; 2       ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; SoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                 ; 1       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]       ; 2       ;
; SoC:inst|SoC_cpu:cpu|hbreak_enabled                                                                                                                     ; 9       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|t_dav                                                                                                                  ; 3       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                              ; 1       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                              ; 4       ;
; SoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                 ; 2       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst2                                                                 ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[15]                      ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]                       ; 2       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                              ; 1       ;
; SoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                 ; 1       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                              ; 1       ;
; SoC:inst|SoC_timer:timer|period_l_register[6]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[3]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[2]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[1]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[0]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[15]                                                                                                          ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[8]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[9]                                                                                                           ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[14]                                                                                                          ; 2       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                  ; 1       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                   ; 1       ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                            ; 3       ;
; Total number of inverted registers = 60                                                                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator|wait_latency_counter[1]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|E_src2[13]                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|E_src1[0]                                                                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|E_src1[6]                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|d_byteenable[0]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|D_iw[18]                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|readdata[3]                                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|W_alu_result[12]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|E_src2[25]                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[22]                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[3]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|d_writedata[30]                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[30] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|W_alu_result[31]                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|F_pc[1]                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonAReg[7]                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_bank[1]                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|d_byteenable[2]                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopModule|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|break_readreg[0]                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|i_count[0]                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_addr[11]                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_addr[4]                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_addr[3]                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                              ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|active_addr[15]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|m_data[29]                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopModule|SoC:inst|SoC_cpu:cpu|E_logic_result[4]                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopModule|SoC:inst|SoC_cpu:cpu|W_rf_wr_data[27]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopModule|SoC:inst|SoC_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |TopModule|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[1]                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|Selector35                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |TopModule|SoC:inst|SoC_new_sdram_controller:new_sdram_controller|Selector27                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |TopModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_new_sdram_controller:new_sdram_controller ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                  ;
+-----------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a ;
+----------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                             ;
+----------------+----------------------+----------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu_rf_ram_a.mif ; String                                                                           ;
+----------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; SoC_cpu_rf_ram_a.mif ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6of1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b ;
+----------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                             ;
+----------------+----------------------+----------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu_rf_ram_b.mif ; String                                                                           ;
+----------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; SoC_cpu_rf_ram_b.mif ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_7of1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram ;
+----------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                               ; Type                                                                                                                                                ;
+----------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu_ociram_default_contents.mif ; String                                                                                                                                              ;
+----------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                                                                      ;
+------------------------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 8                                   ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 256                                 ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                                   ; Signed Integer                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; SoC_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                   ; Signed Integer                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_pu71                     ; Untyped                                                                                                                                                   ;
+------------------------------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_003|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_004|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_005|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdramPLL:inst1|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdramPLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -3000                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; sdramPLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                       ;
; Entity Instance                           ; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                               ;
; Entity Instance                           ; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                               ;
; Entity Instance                           ; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; sdramPLL:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                       ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                        ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                             ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                               ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace"                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci"                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[14..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                               ;
+-----------------+-------+----------+-------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                          ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                          ;
+-----------------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_cpu:cpu"          ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst|SoC_new_sdram_controller:new_sdram_controller|SoC_new_sdram_controller_input_efifo_module:the_SoC_new_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Dec 19 13:35:15 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_IMP -c Top_Module
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "SoC.qsys"
Info (12250): 2025.12.19.13:35:16 Progress: Loading Testing_02_SDRAM/SoC.qsys
Info (12250): 2025.12.19.13:35:16 Progress: Reading input file
Info (12250): 2025.12.19.13:35:16 Progress: Adding clock [clock_source 13.1]
Info (12250): 2025.12.19.13:35:16 Progress: Parameterizing module clock
Info (12250): 2025.12.19.13:35:16 Progress: Adding new_sdram_controller [altera_avalon_new_sdram_controller 13.1]
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing module new_sdram_controller
Info (12250): 2025.12.19.13:35:17 Progress: Adding cpu [altera_nios2_qsys 13.1]
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing module cpu
Info (12250): 2025.12.19.13:35:17 Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing module jtag_uart
Info (12250): 2025.12.19.13:35:17 Progress: Adding timer [altera_avalon_timer 13.1]
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing module timer
Info (12250): 2025.12.19.13:35:17 Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing module sysid
Info (12250): 2025.12.19.13:35:17 Progress: Adding led_out [altera_avalon_pio 13.1]
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing module led_out
Info (12250): 2025.12.19.13:35:17 Progress: Building connections
Info (12250): 2025.12.19.13:35:17 Progress: Parameterizing connections
Info (12250): 2025.12.19.13:35:17 Progress: Validating
Info (12250): 2025.12.19.13:35:17 Progress: Done reading input file
Info (12250): SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 7 modules, 27 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 7 modules, 25 connections
Info (12250): Merlin_translator_transform: After transform: 15 modules, 54 connections
Info (12250): Merlin_domain_transform: After transform: 30 modules, 147 connections
Info (12250): Merlin_router_transform: After transform: 38 modules, 176 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 53 modules, 213 connections
Info (12250): Merlin_clock_and_reset_bridge_transform: After transform: 56 modules, 268 connections
Info (12250): Merlin_hierarchy_transform: After transform: 8 modules, 31 connections
Info (12250): Merlin_mm_transform: After transform: 8 modules, 31 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 9 modules, 34 connections
Info (12250): Reset_adaptation_transform: After transform: 12 modules, 36 connections
Info (12250): New_sdram_controller: Starting RTL generation for module 'SoC_new_sdram_controller'
Info (12250): New_sdram_controller:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SoC_new_sdram_controller --dir=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0001_new_sdram_controller_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0001_new_sdram_controller_gen//SoC_new_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller: Done RTL generation for module 'SoC_new_sdram_controller'
Info (12250): New_sdram_controller: "SoC" instantiated altera_avalon_new_sdram_controller "new_sdram_controller"
Info (12250): Cpu: Starting RTL generation for module 'SoC_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0002_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.12.19 13:35:22 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.12.19 13:35:23 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.12.19 13:35:24 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.12.19 13:35:24 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2025.12.19 13:35:26 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'SoC_cpu'
Info (12250): Cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'SoC_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart --dir=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0003_jtag_uart_gen//SoC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'SoC_jtag_uart'
Info (12250): Jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Timer: Starting RTL generation for module 'SoC_timer'
Info (12250): Timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer --dir=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0004_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0004_timer_gen//SoC_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'SoC_timer'
Info (12250): Timer: "SoC" instantiated altera_avalon_timer "timer"
Info (12250): Sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Led_out: Starting RTL generation for module 'SoC_led_out'
Info (12250): Led_out:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_led_out --dir=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0006_led_out_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0441_5087351377766977317.dir/0006_led_out_gen//SoC_led_out_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_out: Done RTL generation for module 'SoC_led_out'
Info (12250): Led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info (12250): Pipeline_bridge_swap_transform: After transform: 49 modules, 160 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info (12250): Mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info (12250): Irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info (12250): Cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info (12250): Cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info (12250): Cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info (12250): Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/ip/SoC/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info (12250): Rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/ip/SoC/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/db/ip/SoC/submodules/altera_merlin_arbitrator.sv
Info (12250): SoC: Done "SoC" with 26 modules, 39 files, 855576 bytes
Info (12249): Finished elaborating Qsys system entity "SoC.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.bdf
    Info (12023): Found entity 1: TopModule
Info (12021): Found 1 design units, including 1 entities, in source file sdrampll.v
    Info (12023): Found entity 1: sdramPLL
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/soc.v
    Info (12023): Found entity 1: SoC
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/soc/submodules/soc_cpu.v
    Info (12023): Found entity 1: SoC_cpu_register_bank_a_module
    Info (12023): Found entity 2: SoC_cpu_register_bank_b_module
    Info (12023): Found entity 3: SoC_cpu_nios2_oci_debug
    Info (12023): Found entity 4: SoC_cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: SoC_cpu_nios2_ocimem
    Info (12023): Found entity 6: SoC_cpu_nios2_avalon_reg
    Info (12023): Found entity 7: SoC_cpu_nios2_oci_break
    Info (12023): Found entity 8: SoC_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: SoC_cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: SoC_cpu_nios2_oci_itrace
    Info (12023): Found entity 11: SoC_cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: SoC_cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: SoC_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: SoC_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: SoC_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: SoC_cpu_nios2_oci_fifo
    Info (12023): Found entity 17: SoC_cpu_nios2_oci_pib
    Info (12023): Found entity 18: SoC_cpu_nios2_oci_im
    Info (12023): Found entity 19: SoC_cpu_nios2_performance_monitors
    Info (12023): Found entity 20: SoC_cpu_nios2_oci
    Info (12023): Found entity 21: SoC_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cpu_test_bench.v
    Info (12023): Found entity 1: SoC_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SoC_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc/submodules/soc_jtag_uart.v
    Info (12023): Found entity 1: SoC_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: SoC_jtag_uart_scfifo_w
    Info (12023): Found entity 3: SoC_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: SoC_jtag_uart_scfifo_r
    Info (12023): Found entity 5: SoC_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_led_out.v
    Info (12023): Found entity 1: SoC_led_out
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: SoC_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_new_sdram_controller.v
    Info (12023): Found entity 1: SoC_new_sdram_controller_input_efifo_module
    Info (12023): Found entity 2: SoC_new_sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_sysid.v
    Info (12023): Found entity 1: SoC_sysid
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_timer.v
    Info (12023): Found entity 1: SoC_timer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Warning (10037): Verilog HDL or VHDL warning at soc_new_sdram_controller.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_new_sdram_controller.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_new_sdram_controller.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_new_sdram_controller.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_cpu.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_cpu.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_cpu.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at soc_cpu.v(2587): conditional expression evaluates to a constant
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "SoC" for hierarchy "SoC:inst"
Info (12128): Elaborating entity "SoC_new_sdram_controller" for hierarchy "SoC:inst|SoC_new_sdram_controller:new_sdram_controller"
Info (12128): Elaborating entity "SoC_new_sdram_controller_input_efifo_module" for hierarchy "SoC:inst|SoC_new_sdram_controller:new_sdram_controller|SoC_new_sdram_controller_input_efifo_module:the_SoC_new_sdram_controller_input_efifo_module"
Info (12128): Elaborating entity "SoC_cpu" for hierarchy "SoC:inst|SoC_cpu:cpu"
Info (12128): Elaborating entity "SoC_cpu_test_bench" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench"
Info (12128): Elaborating entity "SoC_cpu_register_bank_a_module" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf
    Info (12023): Found entity 1: altsyncram_6of1
Info (12128): Elaborating entity "altsyncram_6of1" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_register_bank_b_module" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7of1.tdf
    Info (12023): Found entity 1: altsyncram_7of1
Info (12128): Elaborating entity "altsyncram_7of1" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_debug" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SoC_cpu_nios2_ocimem" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem"
Info (12128): Elaborating entity "SoC_cpu_ociram_sp_ram_module" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "SoC_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf
    Info (12023): Found entity 1: altsyncram_pu71
Info (12128): Elaborating entity "altsyncram_pu71" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_nios2_avalon_reg" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_break" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_xbrk" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_dbrk" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_itrace" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_dtrace" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_td_mode" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifo" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "SoC_cpu_oci_test_bench" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_pib" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_im" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_wrapper" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_tck" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_sysclk" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "SoC_jtag_uart" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "SoC_jtag_uart_scfifo_w" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "SoC_jtag_uart_scfifo_r" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "SoC_timer" for hierarchy "SoC:inst|SoC_timer:timer"
Info (12128): Elaborating entity "SoC_sysid" for hierarchy "SoC:inst|SoC_sysid:sysid"
Info (12128): Elaborating entity "SoC_led_out" for hierarchy "SoC:inst|SoC_led_out:led_out"
Info (12128): Elaborating entity "SoC_mm_interconnect_0" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_out_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_default_decode" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_001" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_default_decode" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_002" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_002_default_decode" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_demux" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_mux" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_mux" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_irq_mapper" for hierarchy "SoC:inst|SoC_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "sdramPLL" for hierarchy "sdramPLL:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "sdramPLL:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdramPLL:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdramPLL:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdramPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdrampll_altpll.v
    Info (12023): Found entity 1: sdramPLL_altpll
Info (12128): Elaborating entity "sdramPLL_altpll" for hierarchy "sdramPLL:inst1|altpll:altpll_component|sdramPLL_altpll:auto_generated"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "new_sdram_controller_wire_cke" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/output_files/Top_Module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2783 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2599 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Fri Dec 19 13:35:39 2025
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lenovo/Desktop/CO503_labs/Testing_02_SDRAM/output_files/Top_Module.map.smsg.


