const CONFIG_DRAM_ECC_SIZE: u32 = 0x10000000;
const BASE: u32 = 0x1E60_0000;
const Protection_Key: u32 = BASE + 0xC00;
const AHB_Bus_Command_Recording_Control_Status: u32 = BASE + 0xC40;
const Log_Buffer_Base_Write_Pointer: u32 = BASE + 0xC44;
const Polling_Address: u32 = BASE + 0xC48;
const Hardware_FIFO_Status: u32 = BASE + 0xC4C;
const Hardware_FIFO_Merge: u32 = BASE + 0xC5C;
const Hardware_FIFO_Stage_0: u32 = BASE + 0xC60;
const Hardware_FIFO_Stage_1: u32 = BASE + 0xC64;
const Hardware_FIFO_Stage_2: u32 = BASE + 0xC68;
const Hardware_FIFO_Stage_3: u32 = BASE + 0xC6C;
const Hardware_FIFO_Stage_4: u32 = BASE + 0xC70;
const Hardware_FIFO_Stage_5: u32 = BASE + 0xC74;
const Hardware_FIFO_Stage_6: u32 = BASE + 0xC78;
const Hardware_FIFO_Stage_7: u32 = BASE + 0xC7C;
const Priority_Control: u32 = BASE + 0xC80;
const Interrupt_Control_Status: u32 = BASE + 0xC84;
const AHB_Bus_Target_Disable_Control: u32 = BASE + 0xC88;
const Address_Remapping: u32 = BASE + 0xC8C;
const Watchdog_Counter_Status: u32 = BASE + 0xC90;
const Watchdog_Counter_Reload_Value: u32 = BASE + 0xC94;
