INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_flow_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_flow_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_h_fetch_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_h_fetch_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_h_write_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_h_write_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buff_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_int_buff_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buffers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_int_buffers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_multipliers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_multipliers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_out_buff_write_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_out_buff_write_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_product_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_product_processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_system_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_system_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_x_fifo_buff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nlms_x_fifo_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sim_1/new/bram_write_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_write_TB
