
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119336                       # Number of seconds simulated
sim_ticks                                119336054810                       # Number of ticks simulated
final_tick                               1177194876123                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67393                       # Simulator instruction rate (inst/s)
host_op_rate                                    85083                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3641773                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895776                       # Number of bytes of host memory used
host_seconds                                 32768.67                       # Real time elapsed on the host
sim_insts                                  2208385963                       # Number of instructions simulated
sim_ops                                    2788065104                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1627008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       363264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1993600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       795008                       # Number of bytes written to this memory
system.physmem.bytes_written::total            795008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12711                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2838                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15575                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6211                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6211                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13633834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3044042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16705764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6661926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6661926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6661926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13633834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3044042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23367691                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143260571                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180368                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091383                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933526                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9398904                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673683                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437930                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87545                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104492455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128078706                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180368                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111613                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27196122                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6267337                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4937345                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105221                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140927863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113731741     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782668      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362644      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379810      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271657      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125150      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779391      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980637      1.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514165      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140927863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161806                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.894026                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103324021                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6351166                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26847585                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109601                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4295481                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729716                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154479788                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51132                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4295481                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103839903                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3855445                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1336709                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430999                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1169318                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153033695                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2002                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400125                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623796                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18682                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214107228                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713317441                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713317441                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45848003                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33427                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17405                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806568                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310478                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697255                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149172233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33426                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139228217                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25214297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57184502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1382                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140927863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83535480     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23729020     16.84%     76.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11955703      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815177      5.55%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909720      4.90%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705233      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3061369      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120287      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95874      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140927863                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976839     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156581     11.99%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172435     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114990438     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013713      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363890     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844154      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139228217                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971853                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305856                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420796630                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174420626                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135114424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140534073                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201536                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2978523                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157711                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4295481                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3175992                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252645                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149205659                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190652                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17404                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235818                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136853976                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112494                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374241                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955175                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293393                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842681                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.955280                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135120946                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135114424                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81546022                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221235820                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.943138                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368593                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26791860                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958405                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136632382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87534391     64.07%     64.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501664     16.47%     80.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810836      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817381      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767903      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536162      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561778      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094789      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007478      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136632382                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007478                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282838680                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302723303                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2332708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.432606                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.432606                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618448577                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186445861                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145853768                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143260571                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24149426                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19783630                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2046041                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9889199                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9545083                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2470410                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94131                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107176436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129625498                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24149426                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12015493                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28078008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6115667                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3439331                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12537743                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1598413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142745763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.110836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.535446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114667755     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2267496      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3848817      2.70%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2239522      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1752364      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1539037      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          945472      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2376462      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13108838      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142745763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168570                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904823                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106496283                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4639391                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27485742                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72632                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4051709                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3959612                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156201687                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4051709                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107034804                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         610637                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3108096                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27002437                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       938075                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155143368                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95360                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219077923                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721763384                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721763384                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175504670                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43573253                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34918                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17484                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2725203                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14384790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7370456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71327                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1668402                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150060544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140925103                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88737                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22250978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49254656                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142745763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987245                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85237283     59.71%     59.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22080467     15.47%     75.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11882284      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8830504      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8603836      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3183224      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2422326      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       323576      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       182263      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142745763                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         125523     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167066     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154928     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118947996     84.41%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1907416      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17434      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12707302      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7344955      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140925103                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.983698                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             447517                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425132223                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172346681                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137918293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141372620                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287859                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2980748                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118569                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4051709                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         408418                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54731                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150095462                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       779243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14384790                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7370456                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17484                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1177840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2264034                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138727769                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12389306                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2197334                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19734061                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19635213                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7344755                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.968360                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137918353                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137918293                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81536634                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225843926                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962709                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361031                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102043048                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125782408                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24313333                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34868                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2063246                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138694054                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.906906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.715119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87825197     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24513326     17.67%     81.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9586955      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5047480      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4293214      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2068533      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       966059      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1505463      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2887827      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138694054                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102043048                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125782408                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18655929                       # Number of memory references committed
system.switch_cpus1.commit.loads             11404042                       # Number of loads committed
system.switch_cpus1.commit.membars              17434                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18249650                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113236554                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2601523                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2887827                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285901968                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304244863                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 514808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102043048                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125782408                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102043048                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403923                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403923                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712290                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712290                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623867941                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192574646                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145878439                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34868                       # number of misc regfile writes
system.l20.replacements                         12721                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790413                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29105                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.157293                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          357.267024                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.373683                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6098.105847                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346661                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9918.906784                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021806                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000572                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.372199                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.605402                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84832                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84832                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22180                       # number of Writeback hits
system.l20.Writeback_hits::total                22180                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84832                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84832                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84832                       # number of overall hits
system.l20.overall_hits::total                  84832                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12711                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12721                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12711                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12721                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12711                       # number of overall misses
system.l20.overall_misses::total                12721                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2150033                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2957067389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2959217422                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2150033                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2957067389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2959217422                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2150033                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2957067389                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2959217422                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97543                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97553                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22180                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22180                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97543                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97553                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97543                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97553                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130312                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130401                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130312                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130401                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130312                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130401                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 232638.454016                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 232624.590991                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 232638.454016                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 232624.590991                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 232638.454016                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 232624.590991                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4156                       # number of writebacks
system.l20.writebacks::total                     4156                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12711                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12721                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12711                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12721                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12711                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12721                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2194742301                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2196294301                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2194742301                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2196294301                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2194742301                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2196294301                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130312                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130401                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130312                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130401                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130312                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130401                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172664.802219                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172651.073107                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172664.802219                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172651.073107                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172664.802219                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172651.073107                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2854                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          360148                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19238                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.720657                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1316.143002                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.015184                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1403.620018                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            15.175887                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13634.045909                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.080331                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000916                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.085670                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000926                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.832156                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30766                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30766                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10064                       # number of Writeback hits
system.l21.Writeback_hits::total                10064                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30766                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30766                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30766                       # number of overall hits
system.l21.overall_hits::total                  30766                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2838                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2854                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2838                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2854                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2838                       # number of overall misses
system.l21.overall_misses::total                 2854                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4594906                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    801661839                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      806256745                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4594906                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    801661839                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       806256745                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4594906                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    801661839                       # number of overall miss cycles
system.l21.overall_miss_latency::total      806256745                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33604                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33620                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10064                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10064                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33604                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33620                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33604                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33620                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.084454                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.084890                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.084454                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.084890                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.084454                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.084890                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 287181.625000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282474.220930                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282500.611423                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 287181.625000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282474.220930                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282500.611423                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 287181.625000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282474.220930                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282500.611423                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2055                       # number of writebacks
system.l21.writebacks::total                     2055                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2838                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2854                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2838                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2854                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2838                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2854                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3635510                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    631181468                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    634816978                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3635510                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    631181468                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    634816978                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3635510                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    631181468                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    634816978                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.084454                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.084890                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.084454                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.084890                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.084454                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.084890                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 227219.375000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222403.618041                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222430.615978                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 227219.375000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222403.618041                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222430.615978                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 227219.375000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222403.618041                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222430.615978                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921725                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112872                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.221818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921725                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105211                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105211                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105211                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105211                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105211                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105211                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2338033                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2338033                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2338033                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2338033                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2338033                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2338033                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105221                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105221                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105221                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105221                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105221                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105221                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233803.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233803.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233803.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2233033                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2233033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2233033                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223303.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97543                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227362                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97799                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1955.309993                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501089                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498911                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963030                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963030                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17068                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17068                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672450                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672450                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672450                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672450                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403591                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39006876021                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39006876021                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11303914                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11303914                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39018179935                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39018179935                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39018179935                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39018179935                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035507                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035507                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021162                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021162                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021162                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021162                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96649.518996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96649.518996                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 107656.323810                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107656.323810                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96652.381829                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96652.381829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96652.381829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96652.381829                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22180                       # number of writebacks
system.cpu0.dcache.writebacks::total            22180                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306048                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306048                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306153                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97543                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97543                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97543                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97543                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97543                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97543                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8711942676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8711942676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8711942676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8711942676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8711942676                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8711942676                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89313.868509                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89313.868509                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89313.868509                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89313.868509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89313.868509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89313.868509                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.015176                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018888291                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205385.911255                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.015176                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024063                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738806                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12537726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12537726                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12537726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12537726                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12537726                       # number of overall hits
system.cpu1.icache.overall_hits::total       12537726                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5060531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5060531                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5060531                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5060531                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5060531                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5060531                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12537743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12537743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12537743                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12537743                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12537743                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12537743                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 297678.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 297678.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 297678.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 297678.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 297678.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 297678.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4727706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4727706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4727706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4727706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4727706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4727706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 295481.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 295481.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 295481.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 295481.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 295481.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 295481.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33604                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163631793                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33860                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4832.598730                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.021127                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.978873                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902426                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097574                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9239180                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9239180                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7217019                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7217019                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17458                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17434                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16456199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16456199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16456199                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16456199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85923                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85923                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85923                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85923                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85923                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85923                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8040208989                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8040208989                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8040208989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8040208989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8040208989                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8040208989                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9325103                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9325103                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7217019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7217019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16542122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16542122                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16542122                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16542122                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009214                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009214                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93574.584093                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93574.584093                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93574.584093                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93574.584093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93574.584093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93574.584093                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10064                       # number of writebacks
system.cpu1.dcache.writebacks::total            10064                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52319                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52319                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33604                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33604                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33604                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33604                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2833317446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2833317446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2833317446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2833317446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2833317446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2833317446                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84314.886502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84314.886502                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84314.886502                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84314.886502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84314.886502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84314.886502                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
