verilog work "../../../../hardware/single_cycle_rv32i_core/sign_ext_12_to_32.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/register_file.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/pc_src_control.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/pc.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/mux_5X1.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/mux_4X1.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/main_alu.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/control_unit.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/alu_control.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/adder32.v"
verilog work "../../../../hardware/single_cycle_rv32i_core/core.v"
