
WARNING: ./data_memory.v:54: $readmemh(ram_data.hex): Not enough words in the file for the requested range [0:1023].
WARNING: ./inst_memory.v:26: $readmemb: Standard inconsistency, following 1364-2005.
WARNING: ./inst_memory.v:26: $readmemb(code.bin): Not enough words in the file for the requested range [0:1023].
100.5pc :          0, RB_inst[1] = 01010010011110000000000000000000
101.0issuing to  0: op = 5, 01010010011110000000000000000000
101.1 CPU.alu_rs[0].checkIssue: 0 receive inst:01010010011110000000000000000000
101.5pc :          1, RB_inst[2] = 01010010111110000000000000000110
101.5: 1reg_status[ 4] =  1
102.0issuing to  1: op = 5, 01010010111110000000000000000110
102.1 CPU.alu_rs[1].checkIssue:  1 receive inst:01010010111110000000000000000110
102.5pc :          2, RB_inst[3] = 01010011011110000000000000001100
102.5:controler: 0 0
102.5: 1reg_status[ 5] =  2
103.0issuing to  0: op = 5, 01010011011110000000000000001100
write back 1 01010010011110000000000000000000
103.1 CPU.alu_rs[0].checkIssue: 0 receive inst:01010011011110000000000000001100
103.5pc :          3, RB_inst[4] = 10100011100000000000000000000000
103.5: reg[ 4] =          0
103.5:controler: 1 6
103.5: 1reg_status[ 6] =  3
103.5: 2reg_status[ 4] = 15
104.0issuing to 11: op = a, 10100011100000000000000000000000
write back 2 01010010111110000000000000000110
104.1CPU.load_rs1.checkIssue :  11 receive inst:10100011100000000000000000000000
104.5pc :          4, RB_inst[5] = 11010011100000000100000000011011
104.5: reg[ 5] =          6
104.5:controler: 0 12
104.5: 1reg_status[ 7] =  4
104.5: 2reg_status[ 5] = 15
105.0issuing to  8: op = d, 11010011100000000100000000011011
write back 3 01010011011110000000000000001100
105.1CPU.branch_rs.checkIssue :   8 receive inst:11010011100000000100000000011011  5
105.1 loader fu:  11 freed op = a, dest =  4
105.5pc :          5, RB_inst[6] = 10100100000000000000000000000000
105.5: reg[ 6] =         12
105.5:controler: 11 0
105.5: 2reg_status[ 6] = 15
106.0issuing to 11: op = a, 10100100000000000000000000000000
write back 4 10100011100000000000000000000000
106.1CPU.load_rs1.checkIssue :  11 receive inst:10100100000000000000000000000000
106.5pc :          6, RB_inst[7] = 11010100000000000110000000011001
106.5: reg[ 7] =          0
106.5:controler: 8 0
106.5: 1reg_status[ 8] =  6
106.5: 2reg_status[ 7] = 15
107.0issuing to  8: op = d, 11010100000000000110000000011001
write back 5 11010011100000000100000000011011
107.1CPU.branch_rs.checkIssue :   8 receive inst:11010100000000000110000000011001  7
107.1 loader fu:  11 freed op = a, dest =  6
107.5pc :          7, RB_inst[8] = 10100100100000000000000000000000
107.5:controler: 11 0
108.0issuing to 11: op = a, 10100100100000000000000000000000
RB_valid:1, RB_data_valid:1, tail = 8
write back 6 10100100000000000000000000000000
108.1CPU.load_rs1.checkIssue :  11 receive inst:10100100100000000000000000000000
108.5pc :          8, RB_inst[9] = 11010100100000000100000000010111
108.5: reg[ 8] =          0
108.5: 1reg_status[ 9] =  8
108.5: 2reg_status[ 8] = 15
109.0issuing to  8: op = d, 11010100100000000100000000010111
109.1CPU.branch_rs.checkIssue :   8 receive inst:11010100100000000100000000010111  9
109.1 loader fu:  11 freed op = a, dest =  8
109.5pc :          9, RB_inst[10] = 01110101000111000000000000000011
109.5:controler: 11 0
110.0issuing to  4: op = 7, 01110101000111000000000000000011
110.1 CPU.alu_rs[4].checkIssue:  4 receive inst:01110101000111000000000000000011
110.5pc :         10, RB_inst[11] = 00000101000100010100000000000000
110.5: 1reg_status[10] = 10
111.0issuing to  0: op = 0, 00000101000100010100000000000000
111.1 CPU.alu_rs[0].checkIssue: 0 receive inst:00000101000100010100000000000000
111.5pc :         11, RB_inst[12] = 00000101101000010000000000000000
111.5: 1reg_status[10] = 11
112.0issuing to  1: op = 0, 00000101101000010000000000000000
112.1 CPU.alu_rs[1].checkIssue:  1 receive inst:00000101101000010000000000000000
112.5pc :         12, RB_inst[13] = 00000101100101010110000000000000
112.5: 1reg_status[11] = 12
113.0issuing to  2: op = 0, 00000101100101010110000000000000
113.1 CPU.alu_rs[2].checkIssue:  2 receive inst:00000101100101010110000000000000
113.5pc :         13, RB_inst[14] = 00110101101011010010000000000000
113.5:controler: 1 0
113.5: 1reg_status[11] = 13
114.0issuing to 11: op = 3, 00110101101011010010000000000000
114.1CPU.load_rs1.checkIssue :  11 receive inst:00110101101011010010000000000000
114.5pc :         14, RB_inst[0] = 00110101001010010000000000000000
114.5:controler: 2 6
114.5:controler: 4 0
114.5: 1reg_status[11] = 14
115.0issuing to 12: op = 3, 00110101001010010000000000000000
115.1CPU.load_rs2.checkIssue :  12 receive inst:00110101001010010000000000000000
115.5pc :         15, RB_inst[1] = 00100101001010010110000000000000
115.5:controler: 0 0
115.5: 1reg_status[10] =  0
116.0issuing to  4: op = 2, 00100101001010010110000000000000
116.1 CPU.alu_rs[4].checkIssue:  4 receive inst:00100101001010010110000000000000
116.5: 1reg_status[10] =  1
215.5pc :         16, RB_inst[2] = 00000101100111001110000000000000
216.0issuing to  0: op = 0, 00000101100111001110000000000000
216.1 CPU.alu_rs[0].checkIssue: 0 receive inst:00000101100111001110000000000000
216.5pc :         17, RB_inst[3] = 00000101100110010110000000000000
216.5: 1reg_status[11] =  2
217.0issuing to  1: op = 0, 00000101100110010110000000000000
217.1 loader fu:  12 freed op = 3, dest =  0
217.1 CPU.alu_rs[1].checkIssue:  1 receive inst:00000101100110010110000000000000
217.5pc :         18, RB_inst[4] = 00110110001011010010000000000000
217.5:controler: 0 0
217.5:controler: 12 1
217.5: 1reg_status[11] =  3
218.0issuing to 12: op = 3, 00110110001011010010000000000000
218.1CPU.load_rs2.checkIssue :  12 receive inst:00110110001011010010000000000000
218.5pc :         19, RB_inst[5] = 00000101001100010100000000000000
218.5:controler: 1 12
218.5: 1reg_status[12] =  4
219.0issuing to  0: op = 0, 00000101001100010100000000000000
219.1 CPU.alu_rs[0].checkIssue: 0 receive inst:00000101001100010100000000000000
219.5: 1reg_status[10] =  5
