counter_6Bit_dsp48.vhd,vhdl,xil_defaultlib,../../../../lab9_3_3.srcs/sources_1/ip/counter_6Bit_dsp48/sim/counter_6Bit_dsp48.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
