INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier1
INFO: [VRFC 10-311] analyzing module multiplier2
INFO: [VRFC 10-311] analyzing module multiplier3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/SHIFT_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_TESTBENCH
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
