Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed May 22 22:12:40 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.070        0.000                      0                   97        0.091        0.000                      0                   97        3.750        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.070        0.000                      0                   97        0.091        0.000                      0                   97        3.750        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.700ns (28.459%)  route 1.760ns (71.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.626     7.792    r_RD_INDEX0
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.608    15.031    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg[0]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y62         FDRE (Setup_fdre_C_CE)      -0.408    14.862    r_RD_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.700ns (28.459%)  route 1.760ns (71.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.626     7.792    r_RD_INDEX0
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.608    15.031    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg[1]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y62         FDRE (Setup_fdre_C_CE)      -0.408    14.862    r_RD_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.700ns (28.459%)  route 1.760ns (71.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.626     7.792    r_RD_INDEX0
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.608    15.031    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg[2]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y62         FDRE (Setup_fdre_C_CE)      -0.408    14.862    r_RD_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.700ns (28.459%)  route 1.760ns (71.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.626     7.792    r_RD_INDEX0
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.608    15.031    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[0]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y62         FDRE (Setup_fdre_C_CE)      -0.408    14.862    r_RD_INDEX_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.700ns (28.459%)  route 1.760ns (71.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.626     7.792    r_RD_INDEX0
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.608    15.031    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[1]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y62         FDRE (Setup_fdre_C_CE)      -0.408    14.862    r_RD_INDEX_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.700ns (28.459%)  route 1.760ns (71.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.626     7.792    r_RD_INDEX0
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.608    15.031    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[2]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y62         FDRE (Setup_fdre_C_CE)      -0.408    14.862    r_RD_INDEX_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.700ns (30.188%)  route 1.619ns (69.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.485     7.651    r_RD_INDEX0
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609    15.032    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg[3]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X87Y61         FDRE (Setup_fdre_C_CE)      -0.408    14.863    r_RD_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.700ns (30.188%)  route 1.619ns (69.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.485     7.651    r_RD_INDEX0
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609    15.032    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg[4]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X87Y61         FDRE (Setup_fdre_C_CE)      -0.408    14.863    r_RD_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.700ns (30.188%)  route 1.619ns (69.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.485     7.651    r_RD_INDEX0
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609    15.032    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[3]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X87Y61         FDRE (Setup_fdre_C_CE)      -0.408    14.863    r_RD_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RD_INDEX_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.700ns (30.188%)  route 1.619ns (69.812%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.275     7.046    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.120     7.166 r  r_RD_INDEX_rep[4]_i_1/O
                         net (fo=10, routed)          0.485     7.651    r_RD_INDEX0
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609    15.032    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[4]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X87Y61         FDRE (Setup_fdre_C_CE)      -0.408    14.863    r_RD_INDEX_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.273     1.939    r_FIFO_DATA_reg_0_31_6_7/A0
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_6_7/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/DP/CLK
                         clock pessimism             -0.504     1.537    
    SLICE_X88Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    r_FIFO_DATA_reg_0_31_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.273     1.939    r_FIFO_DATA_reg_0_31_6_7/A0
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_6_7/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/SP/CLK
                         clock pessimism             -0.504     1.537    
    SLICE_X88Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    r_FIFO_DATA_reg_0_31_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.273     1.939    r_FIFO_DATA_reg_0_31_6_7__0/A0
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_6_7__0/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7__0/DP/CLK
                         clock pessimism             -0.504     1.537    
    SLICE_X88Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    r_FIFO_DATA_reg_0_31_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.273     1.939    r_FIFO_DATA_reg_0_31_6_7__0/A0
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_6_7__0/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7__0/SP/CLK
                         clock pessimism             -0.504     1.537    
    SLICE_X88Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    r_FIFO_DATA_reg_0_31_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.300     1.966    r_FIFO_DATA_reg_0_31_0_5/ADDRD0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    r_FIFO_DATA_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.300     1.966    r_FIFO_DATA_reg_0_31_0_5/ADDRD0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    r_FIFO_DATA_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.300     1.966    r_FIFO_DATA_reg_0_31_0_5/ADDRD0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    r_FIFO_DATA_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.300     1.966    r_FIFO_DATA_reg_0_31_0_5/ADDRD0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    r_FIFO_DATA_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.300     1.966    r_FIFO_DATA_reg_0_31_0_5/ADDRD0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    r_FIFO_DATA_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_WR_INDEX_reg[0]/Q
                         net (fo=19, routed)          0.300     1.966    r_FIFO_DATA_reg_0_31_0_5/ADDRD0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    r_FIFO_DATA_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y60    r_FIFO_COUNT_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y60    r_FIFO_COUNT_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y60    r_FIFO_COUNT_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y60    r_FIFO_COUNT_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y60    r_FIFO_COUNT_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y61    r_FIFO_COUNT_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y61    r_FIFO_COUNT_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y62    r_RD_INDEX_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y62    r_RD_INDEX_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y61    r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_af
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.306ns  (logic 3.560ns (48.728%)  route 3.746ns (51.272%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           1.046     6.835    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT2 (Prop_lut2_I0_O)        0.152     6.987 r  o_af_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.786     7.773    o_af_OBUF_inst_i_2_n_0
    SLICE_X87Y61         LUT6 (Prop_lut6_I0_O)        0.326     8.099 r  o_af_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.914    10.013    o_af_OBUF
    P2                   OBUF (Prop_obuf_I_O)         2.626    12.639 r  o_af_OBUF_inst/O
                         net (fo=0)                   0.000    12.639    o_af
    P2                                                                r  o_af (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.554ns (49.705%)  route 3.596ns (50.295%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 f  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.819     7.591    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y62         LUT2 (Prop_lut2_I1_O)        0.152     7.743 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.918     9.660    o_empty_OBUF
    P3                   OBUF (Prop_obuf_I_O)         2.822    12.482 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000    12.482    o_empty
    P3                                                                r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 3.325ns (48.018%)  route 3.600ns (51.982%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  r_FIFO_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  r_FIFO_COUNT_reg[0]/Q
                         net (fo=4, routed)           0.859     6.647    r_FIFO_COUNT_reg[0]
    SLICE_X87Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.771 f  o_full_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.819     7.591    o_full_OBUF_inst_i_2_n_0
    SLICE_X87Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.715 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922     9.637    o_full_OBUF
    P4                   OBUF (Prop_obuf_I_O)         2.621    12.258 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000    12.258    o_full
    P4                                                                r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 3.553ns (52.099%)  route 3.267ns (47.901%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.728     5.331    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  r_RD_INDEX_reg_rep[1]/Q
                         net (fo=8, routed)           1.260     7.010    r_FIFO_DATA_reg_0_31_6_7__0/DPRA1
    SLICE_X88Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     7.336 r  r_FIFO_DATA_reg_0_31_6_7__0/DP/O
                         net (fo=1, routed)           2.006     9.342    o_rd_data_OBUF[7]
    M4                   OBUF (Prop_obuf_I_O)         2.808    12.150 r  o_rd_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.150    o_rd_data[7]
    M4                                                                r  o_rd_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ae
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 3.203ns (49.471%)  route 3.271ns (50.529%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.730     5.333    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  r_FIFO_COUNT_reg[3]/Q
                         net (fo=6, routed)           1.236     7.024    r_FIFO_COUNT_reg[3]
    SLICE_X87Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.148 r  o_ae_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.036     9.184    o_ae_OBUF
    R2                   OBUF (Prop_obuf_I_O)         2.623    11.807 r  o_ae_OBUF_inst/O
                         net (fo=0)                   0.000    11.807    o_ae
    R2                                                                r  o_ae (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 3.588ns (55.415%)  route 2.886ns (44.585%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.729     5.332    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.419     5.751 r  r_RD_INDEX_reg_rep[3]/Q
                         net (fo=8, routed)           1.078     6.828    r_FIFO_DATA_reg_0_31_0_5/ADDRB3
    SLICE_X88Y61         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.325     7.153 r  r_FIFO_DATA_reg_0_31_0_5/RAMB/O
                         net (fo=1, routed)           1.809     8.962    o_rd_data_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         2.844    11.806 r  o_rd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.806    o_rd_data[2]
    N6                                                                r  o_rd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 3.328ns (51.526%)  route 3.131ns (48.474%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.728     5.331    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  r_RD_INDEX_reg_rep[1]/Q
                         net (fo=8, routed)           1.260     7.010    r_FIFO_DATA_reg_0_31_6_7/DPRA1
    SLICE_X88Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.297     7.307 r  r_FIFO_DATA_reg_0_31_6_7/DP/O
                         net (fo=1, routed)           1.871     9.178    o_rd_data_OBUF[6]
    N4                   OBUF (Prop_obuf_I_O)         2.612    11.790 r  o_rd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.790    o_rd_data[6]
    N4                                                                r  o_rd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 3.576ns (55.713%)  route 2.843ns (44.287%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.728     5.331    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  r_RD_INDEX_reg_rep[0]/Q
                         net (fo=8, routed)           0.978     6.728    r_FIFO_DATA_reg_0_31_0_5/ADDRC0
    SLICE_X88Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     7.053 r  r_FIFO_DATA_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           1.865     8.917    o_rd_data_OBUF[4]
    T1                   OBUF (Prop_obuf_I_O)         2.832    11.749 r  o_rd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.749    o_rd_data[4]
    T1                                                                r  o_rd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 3.576ns (57.148%)  route 2.681ns (42.852%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.728     5.331    i_clk_IBUF_BUFG
    SLICE_X87Y62         FDRE                                         r  r_RD_INDEX_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  r_RD_INDEX_reg_rep[1]/Q
                         net (fo=8, routed)           1.017     6.767    r_FIFO_DATA_reg_0_31_0_5/ADDRA1
    SLICE_X88Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.319     7.086 r  r_FIFO_DATA_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           1.664     8.750    o_rd_data_OBUF[0]
    R5                   OBUF (Prop_obuf_I_O)         2.838    11.587 r  o_rd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.587    o_rd_data[0]
    R5                                                                r  o_rd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 3.342ns (54.499%)  route 2.790ns (45.501%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.729     5.332    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.419     5.751 r  r_RD_INDEX_reg_rep[3]/Q
                         net (fo=8, routed)           1.078     6.828    r_FIFO_DATA_reg_0_31_0_5/ADDRB3
    SLICE_X88Y61         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     7.127 r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.712     8.840    o_rd_data_OBUF[3]
    M6                   OBUF (Prop_obuf_I_O)         2.624    11.464 r  o_rd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.464    o_rd_data[3]
    M6                                                                r  o_rd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_af
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.329ns (71.444%)  route 0.531ns (28.556%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  r_FIFO_COUNT_reg[6]/Q
                         net (fo=4, routed)           0.085     1.751    r_FIFO_COUNT_reg[6]
    SLICE_X87Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  o_af_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.446     2.241    o_af_OBUF
    P2                   OBUF (Prop_obuf_I_O)         1.143     3.384 r  o_af_OBUF_inst/O
                         net (fo=0)                   0.000     3.384    o_af
    P2                                                                r  o_af (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.526ns (81.030%)  route 0.357ns (18.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.910 r  r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.357     2.268    o_rd_data_OBUF[5]
    R1                   OBUF (Prop_obuf_I_O)         1.140     3.408 r  o_rd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.408    o_rd_data[5]
    R1                                                                r  o_rd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.529ns (81.138%)  route 0.355ns (18.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.912 r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.355     2.268    o_rd_data_OBUF[3]
    M6                   OBUF (Prop_obuf_I_O)         1.141     3.409 r  o_rd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.409    o_rd_data[3]
    M6                                                                r  o_rd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_ae
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.326ns (69.898%)  route 0.571ns (30.102%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_FIFO_COUNT_reg[6]/Q
                         net (fo=4, routed)           0.088     1.754    r_FIFO_COUNT_reg[6]
    SLICE_X87Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  o_ae_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.483     2.281    o_ae_OBUF
    R2                   OBUF (Prop_obuf_I_O)         1.140     3.421 r  o_ae_OBUF_inst/O
                         net (fo=0)                   0.000     3.421    o_ae
    R2                                                                r  o_ae (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.387ns (72.237%)  route 0.533ns (27.763%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  r_RD_INDEX_reg_rep[3]/Q
                         net (fo=8, routed)           0.205     1.857    r_FIFO_DATA_reg_0_31_0_5/ADDRA3
    SLICE_X88Y61         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.099     1.956 r  r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.328     2.284    o_rd_data_OBUF[1]
    R6                   OBUF (Prop_obuf_I_O)         1.160     3.444 r  o_rd_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.444    o_rd_data[1]
    R6                                                                r  o_rd_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_DATA_reg_0_31_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.515ns (78.757%)  route 0.409ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    r_FIFO_DATA_reg_0_31_6_7/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.910 r  r_FIFO_DATA_reg_0_31_6_7/DP/O
                         net (fo=1, routed)           0.409     2.319    o_rd_data_OBUF[6]
    N4                   OBUF (Prop_obuf_I_O)         1.129     3.448 r  o_rd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.448    o_rd_data[6]
    N4                                                                r  o_rd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_RD_INDEX_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.444ns (72.810%)  route 0.539ns (27.190%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  r_RD_INDEX_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  r_RD_INDEX_reg_rep[3]/Q
                         net (fo=8, routed)           0.205     1.857    r_FIFO_DATA_reg_0_31_0_5/ADDRA3
    SLICE_X88Y61         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.100     1.957 r  r_FIFO_DATA_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.335     2.292    o_rd_data_OBUF[0]
    R5                   OBUF (Prop_obuf_I_O)         1.216     3.508 r  o_rd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.508    o_rd_data[0]
    R5                                                                r  o_rd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.603ns (80.409%)  route 0.391ns (19.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.918 r  r_FIFO_DATA_reg_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.391     2.309    o_rd_data_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         1.209     3.518 r  o_rd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.518    o_rd_data[2]
    N6                                                                r  o_rd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.600ns (79.303%)  route 0.418ns (20.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.914 r  r_FIFO_DATA_reg_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.418     2.332    o_rd_data_OBUF[4]
    T1                   OBUF (Prop_obuf_I_O)         1.210     3.542 r  o_rd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.542    o_rd_data[4]
    T1                                                                r  o_rd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_FIFO_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.324ns (64.704%)  route 0.722ns (35.296%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.524    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_FIFO_COUNT_reg[5]/Q
                         net (fo=8, routed)           0.272     1.938    r_FIFO_COUNT_reg[5]
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.983 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.450     2.433    o_full_OBUF
    P4                   OBUF (Prop_obuf_I_O)         1.138     3.571 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.571    o_full
    P4                                                                r  o_full (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.985ns (55.641%)  route 1.583ns (44.359%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.583     2.578    i_wr_en_IBUF
    SLICE_X86Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.702 r  r_FIFO_COUNT[4]_i_6/O
                         net (fo=1, routed)           0.000     2.702    r_FIFO_COUNT[4]_i_6_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.234 r  r_FIFO_COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.234    r_FIFO_COUNT_reg[4]_i_1_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.568 r  r_FIFO_COUNT_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.568    r_FIFO_COUNT_reg[6]_i_2_n_6
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609     5.032    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[6]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.457ns  (logic 1.874ns (54.217%)  route 1.583ns (45.783%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.583     2.578    i_wr_en_IBUF
    SLICE_X86Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.702 r  r_FIFO_COUNT[4]_i_6/O
                         net (fo=1, routed)           0.000     2.702    r_FIFO_COUNT[4]_i_6_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.234 r  r_FIFO_COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.234    r_FIFO_COUNT_reg[4]_i_1_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.457 r  r_FIFO_COUNT_reg[6]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.457    r_FIFO_COUNT_reg[6]_i_2_n_7
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609     5.032    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[5]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.322ns  (logic 1.147ns (34.537%)  route 2.174ns (65.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.575     2.571    i_wr_en_IBUF
    SLICE_X87Y60         LUT2 (Prop_lut2_I1_O)        0.152     2.723 r  r_FIFO_COUNT[6]_i_1/O
                         net (fo=7, routed)           0.599     3.322    r_FIFO_COUNT[6]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.033    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[1]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.322ns  (logic 1.147ns (34.537%)  route 2.174ns (65.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.575     2.571    i_wr_en_IBUF
    SLICE_X87Y60         LUT2 (Prop_lut2_I1_O)        0.152     2.723 r  r_FIFO_COUNT[6]_i_1/O
                         net (fo=7, routed)           0.599     3.322    r_FIFO_COUNT[6]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.033    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[2]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.322ns  (logic 1.147ns (34.537%)  route 2.174ns (65.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.575     2.571    i_wr_en_IBUF
    SLICE_X87Y60         LUT2 (Prop_lut2_I1_O)        0.152     2.723 r  r_FIFO_COUNT[6]_i_1/O
                         net (fo=7, routed)           0.599     3.322    r_FIFO_COUNT[6]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.033    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[3]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.322ns  (logic 1.147ns (34.537%)  route 2.174ns (65.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.575     2.571    i_wr_en_IBUF
    SLICE_X87Y60         LUT2 (Prop_lut2_I1_O)        0.152     2.723 r  r_FIFO_COUNT[6]_i_1/O
                         net (fo=7, routed)           0.599     3.322    r_FIFO_COUNT[6]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.033    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[4]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.308ns  (logic 1.725ns (52.155%)  route 1.583ns (47.845%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.583     2.578    i_wr_en_IBUF
    SLICE_X86Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.702 r  r_FIFO_COUNT[4]_i_6/O
                         net (fo=1, routed)           0.000     2.702    r_FIFO_COUNT[4]_i_6_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.308 r  r_FIFO_COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.308    r_FIFO_COUNT_reg[4]_i_1_n_4
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.033    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[4]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.666ns (51.286%)  route 1.583ns (48.714%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.583     2.578    i_wr_en_IBUF
    SLICE_X86Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.702 r  r_FIFO_COUNT[4]_i_6/O
                         net (fo=1, routed)           0.000     2.702    r_FIFO_COUNT[4]_i_6_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.249 r  r_FIFO_COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.249    r_FIFO_COUNT_reg[4]_i_1_n_5
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.033    i_clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  r_FIFO_COUNT_reg[3]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 1.147ns (35.390%)  route 2.094ns (64.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.575     2.571    i_wr_en_IBUF
    SLICE_X87Y60         LUT2 (Prop_lut2_I1_O)        0.152     2.723 r  r_FIFO_COUNT[6]_i_1/O
                         net (fo=7, routed)           0.519     3.242    r_FIFO_COUNT[6]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609     5.032    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[5]/C

Slack:                    inf
  Source:                 i_wr_en
                            (input port)
  Destination:            r_FIFO_COUNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 1.147ns (35.390%)  route 2.094ns (64.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  i_wr_en (IN)
                         net (fo=0)                   0.000     0.000    i_wr_en
    V7                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i_wr_en_IBUF_inst/O
                         net (fo=4, routed)           1.575     2.571    i_wr_en_IBUF
    SLICE_X87Y60         LUT2 (Prop_lut2_I1_O)        0.152     2.723 r  r_FIFO_COUNT[6]_i_1/O
                         net (fo=7, routed)           0.519     3.242    r_FIFO_COUNT[6]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.609     5.032    i_clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  r_FIFO_COUNT_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wr_data[6]
                            (input port)
  Destination:            r_FIFO_DATA_reg_0_31_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.217ns (36.541%)  route 0.378ns (63.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  i_wr_data[6] (IN)
                         net (fo=0)                   0.000     0.000    i_wr_data[6]
    U7                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_wr_data_IBUF[6]_inst/O
                         net (fo=2, routed)           0.378     0.595    r_FIFO_DATA_reg_0_31_6_7/D
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_6_7/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/DP/CLK

Slack:                    inf
  Source:                 i_wr_data[6]
                            (input port)
  Destination:            r_FIFO_DATA_reg_0_31_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.217ns (36.541%)  route 0.378ns (63.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  i_wr_data[6] (IN)
                         net (fo=0)                   0.000     0.000    i_wr_data[6]
    U7                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_wr_data_IBUF[6]_inst/O
                         net (fo=2, routed)           0.378     0.595    r_FIFO_DATA_reg_0_31_6_7/D
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_6_7/WCLK
    SLICE_X88Y60         RAMD32                                       r  r_FIFO_DATA_reg_0_31_6_7/SP/CLK

Slack:                    inf
  Source:                 i_rst_sync
                            (input port)
  Destination:            r_WR_INDEX_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.689%)  route 0.429ns (66.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  i_rst_sync (IN)
                         net (fo=0)                   0.000     0.000    i_rst_sync
    V6                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_rst_sync_IBUF_inst/O
                         net (fo=23, routed)          0.429     0.646    i_rst_sync_IBUF
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[0]/C

Slack:                    inf
  Source:                 i_rst_sync
                            (input port)
  Destination:            r_WR_INDEX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.689%)  route 0.429ns (66.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  i_rst_sync (IN)
                         net (fo=0)                   0.000     0.000    i_rst_sync
    V6                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_rst_sync_IBUF_inst/O
                         net (fo=23, routed)          0.429     0.646    i_rst_sync_IBUF
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[1]/C

Slack:                    inf
  Source:                 i_rst_sync
                            (input port)
  Destination:            r_WR_INDEX_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.689%)  route 0.429ns (66.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  i_rst_sync (IN)
                         net (fo=0)                   0.000     0.000    i_rst_sync
    V6                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_rst_sync_IBUF_inst/O
                         net (fo=23, routed)          0.429     0.646    i_rst_sync_IBUF
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[2]/C

Slack:                    inf
  Source:                 i_rst_sync
                            (input port)
  Destination:            r_WR_INDEX_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.689%)  route 0.429ns (66.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  i_rst_sync (IN)
                         net (fo=0)                   0.000     0.000    i_rst_sync
    V6                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_rst_sync_IBUF_inst/O
                         net (fo=23, routed)          0.429     0.646    i_rst_sync_IBUF
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[3]/C

Slack:                    inf
  Source:                 i_rst_sync
                            (input port)
  Destination:            r_WR_INDEX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.689%)  route 0.429ns (66.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  i_rst_sync (IN)
                         net (fo=0)                   0.000     0.000    i_rst_sync
    V6                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_rst_sync_IBUF_inst/O
                         net (fo=23, routed)          0.429     0.646    i_rst_sync_IBUF
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    i_clk_IBUF_BUFG
    SLICE_X89Y60         FDRE                                         r  r_WR_INDEX_reg[4]/C

Slack:                    inf
  Source:                 i_wr_data[5]
                            (input port)
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.221ns (34.002%)  route 0.429ns (65.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  i_wr_data[5] (IN)
                         net (fo=0)                   0.000     0.000    i_wr_data[5]
    U6                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_wr_data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.429     0.650    r_FIFO_DATA_reg_0_31_0_5/DIC1
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 i_wr_data[0]
                            (input port)
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.196ns (30.068%)  route 0.455ns (69.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_wr_data[0] (IN)
                         net (fo=0)                   0.000     0.000    i_wr_data[0]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  i_wr_data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.455     0.651    r_FIFO_DATA_reg_0_31_0_5/DIA0
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 i_wr_data[3]
                            (input port)
  Destination:            r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.214ns (32.736%)  route 0.439ns (67.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  i_wr_data[3] (IN)
                         net (fo=0)                   0.000     0.000    i_wr_data[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  i_wr_data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.439     0.653    r_FIFO_DATA_reg_0_31_0_5/DIB1
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     2.042    r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X88Y61         RAMD32                                       r  r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK





