Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bed9fbd719e24d81b219c90c70946ff6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_pll_test_behav xil_defaultlib.vtf_pll_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=3,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.ODDRE1_default
Compiling module xil_defaultlib.pll_test
Compiling module xil_defaultlib.vtf_pll_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_pll_test_behav
