Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Aug 16 10:33:56 2018
| Host             : ip-172-31-17-116.us-west-2.compute.internal running 64-bit unknown
| Command          : report_power -file Clone_SobelPiP/power.rpt
| Design           : Clone_SobelPiP
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 3.498  |
| Dynamic (W)              | 2.941  |
| Device Static (W)        | 0.556  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 95.0   |
| Junction Temperature (C) | 30.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.209 |       13 |       --- |             --- |
| CLB Logic                |     0.031 |    93681 |       --- |             --- |
|   LUT as Logic           |     0.026 |    41916 |    242400 |           17.29 |
|   Register               |     0.003 |    40569 |    484800 |            8.37 |
|   LUT as Distributed RAM |     0.001 |      436 |    112800 |            0.39 |
|   CARRY8                 |    <0.001 |     1147 |     30300 |            3.79 |
|   LUT as Shift Register  |    <0.001 |       20 |    112800 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |      498 |    242400 |            0.21 |
|   BUFG                   |    <0.001 |        5 |        80 |            6.25 |
|   Others                 |     0.000 |     1719 |       --- |             --- |
| Signals                  |     0.076 |    78854 |       --- |             --- |
| Block RAM                |     0.305 |      209 |       600 |           34.83 |
| MMCM                     |     0.118 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |        3 |       520 |            0.58 |
| GTH                      |     2.032 |        8 |        20 |           40.00 |
| Hard IPs                 |     0.165 |        1 |       --- |             --- |
|   PCIE                   |     0.165 |        1 |         3 |           33.33 |
| Static Power             |     0.556 |          |           |                 |
| Total                    |     3.498 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     1.208 |       1.041 |      0.166 |
| Vccaux     |       1.800 |     0.163 |       0.066 |      0.097 |
| Vccaux_io  |       1.800 |     0.067 |       0.002 |      0.065 |
| Vccint_io  |       0.950 |     0.018 |       0.001 |      0.018 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.024 |       0.008 |      0.016 |
| MGTAVcc    |       1.000 |     1.051 |       1.018 |      0.033 |
| MGTAVtt    |       1.200 |     0.645 |       0.631 |      0.014 |
| MGTVccaux  |       1.800 |     0.027 |       0.027 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                              | Domain                                                                                                                                                                                                                                                                                                                                                                                                                                      | Constraint (ns) |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTHE3_CHANNEL_QPLL1CLK[0]                          | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/GTHE3_CHANNEL_QPLL1CLK[0]    |             0.2 |
| GTHE3_CHANNEL_QPLL1REFCLK[0]                       | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/GTHE3_CHANNEL_QPLL1REFCLK[0] |            10.0 |
| GTHE3_CHANNEL_TXOUTCLK[0]                          | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/GTHE3_CHANNEL_TXOUTCLK[0]           |             4.0 |
| PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk   | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/sys_clk_gt                                                                                                                                                                                                                                                                       |            10.0 |
| PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p | PCIe_Edge_Male_BridgeLayerObj_inst_0_pcie_refclk_p                                                                                                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out7_main_pll                                  | ClockManager/main_pll/inst/clk_out7_main_pll                                                                                                                                                                                                                                                                                                                                                                                                |            20.0 |
| clkfbout_main_pll                                  | ClockManager/main_pll/inst/clkfbout_main_pll                                                                                                                                                                                                                                                                                                                                                                                                |            10.0 |
| mcap_clk                                           | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/MCAPCLK                                                                                                                                                                                                                                                            |             8.0 |
| osc_ref_clk                                        | osc_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                 |            10.0 |
| qpll1outclk_out[0]                                 | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]           |             0.2 |
| qpll1outrefclk_out[0]                              | PCIe_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst/PCIe_Edge_Male_BridgeLayerObj_inst_0_inst/qpcie_xx_hip_top/g_xx_pcie3_signals.qpcie_pcie_core_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]        |            10.0 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                       | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------+-----------+
| Clone_SobelPiP                                                                                                             |     2.941 |
|   ClockManager                                                                                                             |     0.119 |
|     main_pll                                                                                                               |     0.119 |
|       inst                                                                                                                 |     0.119 |
|   ControlManager                                                                                                           |     0.036 |
|     internal_slave_inst                                                                                                    |    <0.001 |
|     master0                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master1                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master10                                                                                                               |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master11                                                                                                               |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master12                                                                                                               |     0.003 |
|       cdc_layer                                                                                                            |     0.002 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         write_data_channel                                                                                                 |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master2                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master3                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master4                                                                                                                |     0.003 |
|       cdc_layer                                                                                                            |     0.003 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         write_data_channel                                                                                                 |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master5                                                                                                                |     0.003 |
|       cdc_layer                                                                                                            |     0.003 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |     0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master6                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master7                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master8                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     master9                                                                                                                |     0.001 |
|       cdc_layer                                                                                                            |     0.001 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|         read_data_channel                                                                                                  |     0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|         write_address_channel                                                                                              |    <0.001 |
|         write_data_channel                                                                                                 |    <0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |    <0.001 |
|         PIPELINE.pipeline_stage                                                                                            |    <0.001 |
|     qpcm_interconnect                                                                                                      |     0.002 |
|       master_crossbars                                                                                                     |    <0.001 |
|         MASTER_CROSSBARS.CROSSBAR[0].mst_crossbar                                                                          |    <0.001 |
|         MASTER_CROSSBARS.CROSSBAR[0].read_decoder                                                                          |    <0.001 |
|         MASTER_CROSSBARS.CROSSBAR[0].write_decoder                                                                         |    <0.001 |
|         MASTER_PIPELINE.CROSSBAR[0].pipeline_stage                                                                         |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|       slave_crossbars                                                                                                      |     0.002 |
|         SLAVE_CROSSBARS.CROSSBAR[0].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[0].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[0].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[10].rrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[10].slave_crossbar                                                                        |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[10].wrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[11].rrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[11].slave_crossbar                                                                        |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[11].wrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[12].rrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[12].slave_crossbar                                                                        |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[12].wrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[13].rrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[13].slave_crossbar                                                                        |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[13].wrr                                                                                   |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[1].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[1].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[1].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[2].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[2].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[2].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[3].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[3].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[3].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[4].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[4].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[4].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[5].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[5].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[5].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[6].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[6].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[6].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[7].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[7].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[7].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[8].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[8].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[8].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[9].rrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[9].slave_crossbar                                                                         |    <0.001 |
|           CROSSBAR.crossbar1                                                                                               |    <0.001 |
|         SLAVE_CROSSBARS.CROSSBAR[9].wrr                                                                                    |    <0.001 |
|           rr_cell_p0                                                                                                       |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[0].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[10].pipeline_stage                                                                         |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[11].pipeline_stage                                                                         |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[12].pipeline_stage                                                                         |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[13].pipeline_stage                                                                         |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[1].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[2].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[3].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[4].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[5].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[6].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[7].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[8].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|         SLAVE_PIPELINE.CROSSBAR[9].pipeline_stage                                                                          |    <0.001 |
|           PIPELINE.pipeline_stage                                                                                          |    <0.001 |
|     slave0                                                                                                                 |     0.010 |
|       cdc_layer                                                                                                            |     0.009 |
|         read_address_channel                                                                                               |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         read_data_channel                                                                                                  |     0.006 |
|           dcram_inst                                                                                                       |     0.005 |
|         write_address_channel                                                                                              |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_5                                                                                         |    <0.001 |
|             ram_block_reg_0_31_6_11                                                                                        |    <0.001 |
|         write_data_channel                                                                                                 |     0.001 |
|           dcram_inst                                                                                                       |     0.001 |
|         write_response_channel                                                                                             |    <0.001 |
|           dcram_inst                                                                                                       |    <0.001 |
|             ram_block_reg_0_31_0_0                                                                                         |    <0.001 |
|             ram_block_reg_0_31_1_1                                                                                         |    <0.001 |
|       pipeline_stage                                                                                                       |     0.001 |
|         PIPELINE.pipeline_stage                                                                                            |     0.001 |
|     slv10_rst_ctrl                                                                                                         |    <0.001 |
|     slv11_rst_ctrl                                                                                                         |    <0.001 |
|       arstn_sys_synchro                                                                                                    |    <0.001 |
|     slv12_rst_ctrl                                                                                                         |    <0.001 |
|     slv4_rst_ctrl                                                                                                          |    <0.001 |
|     slv5_rst_ctrl                                                                                                          |    <0.001 |
|       arstn_sys_synchro                                                                                                    |    <0.001 |
|   LGDN_DRM_inst                                                                                                            |     0.067 |
|     LGDN_DNA_INSTANCE                                                                                                      |     0.002 |
|       ID_S_1d493305_47684cfb_E                                                                                             |     0.002 |
|         ID_S_132cdd34_3ef82980_E                                                                                           |     0.002 |
|           ID_S_37b7bd3c_1822b62_E                                                                                          |    <0.001 |
|           ID_S_3e045727_33481e4d_E                                                                                         |     0.001 |
|             ID_S_4a425465_ffbbd85_E                                                                                        |    <0.001 |
|             ID_S_69a0f86a_2cfd62f9_E                                                                                       |    <0.001 |
|             ID_S_c8feedb_3b3f981e_E                                                                                        |    <0.001 |
|         ID_S_18593960_5db9276f_E                                                                                           |    <0.001 |
|           ID_S_566eaba1_4457ecbf_E.ID_S_32548bb4_1f5442c2_E                                                                |    <0.001 |
|         ID_S_224e8b42_eb961af_E                                                                                            |    <0.001 |
|           ID_S_111b8a11_189fa61d_E.ID_S_10088bbc_d2a9791_E                                                                 |    <0.001 |
|     LGDN_DRM_CONTROLLER_INSTANCE                                                                                           |     0.065 |
|       ID_S_1df472a8_24b666ab_E                                                                                             |     0.065 |
|         ID_S_11a5473f_38c40c26_E                                                                                           |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_3_0_5                                                                              |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_3_12_17                                                                            |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_3_6_11                                                                             |    <0.001 |
|         ID_S_2596a9ff_1bf857b3_E                                                                                           |    <0.001 |
|         ID_S_26ac217b_27252ae3_E                                                                                           |     0.003 |
|         ID_S_32164940_1949d412_E                                                                                           |    <0.001 |
|         ID_S_370c6e9_28aa3515_E                                                                                            |    <0.001 |
|         ID_S_3afb759d_2b34b631_E                                                                                           |     0.060 |
|           ID_S_78541a27_176b2e60_E                                                                                         |     0.060 |
|             ID_S_15a6871a_74199aec_E.ID_S_57c17183_4ff2b29c_E                                                              |    <0.001 |
|             ID_S_1c01072f_4a6e9605_E                                                                                       |    <0.001 |
|               ID_S_7a8c8ddd_2a61c449_E                                                                                     |    <0.001 |
|                 ID_S_5e1ef9f9_7cd5ce63_E                                                                                   |    <0.001 |
|             ID_S_1d8786f9_5b74bd89_E.ID_S_47bde6c_6ecb5d1c_E                                                               |    <0.001 |
|               ID_S_7a8c8ddd_2a61c449_E                                                                                     |    <0.001 |
|                 ID_S_217b658a_50f836b7_E.ID_S_f7cdb70_47999e30_E[0].ID_S_6e892767_67acbd8c_E                               |    <0.001 |
|                 ID_S_217b658a_50f836b7_E.ID_S_f7cdb70_47999e30_E[1].ID_S_6e892767_67acbd8c_E                               |    <0.001 |
|                 ID_S_217b658a_50f836b7_E.ID_S_f7cdb70_47999e30_E[2].ID_S_6e892767_67acbd8c_E                               |    <0.001 |
|                 ID_S_217b658a_50f836b7_E.ID_S_f7cdb70_47999e30_E[3].ID_S_6e892767_67acbd8c_E                               |    <0.001 |
|                 ID_S_5e1ef9f9_7cd5ce63_E                                                                                   |    <0.001 |
|             ID_S_1d8786f9_5b74bd89_E.ID_S_74a42a61_15f53b54_E                                                              |    <0.001 |
|             ID_S_27e22385_26046c1_E.ID_S_4200f54a_7e012bc5_E                                                               |     0.002 |
|               ID_S_581ff0c7_21a56b42_E                                                                                     |     0.002 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_0_5                                                                        |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_12_17                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_18_23                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_24_29                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_30_35                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_36_41                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_42_47                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_48_53                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_54_59                                                                      |    <0.001 |
|                 ID_S_4e31d974_9b31831_E_reg_0_1_6_11                                                                       |    <0.001 |
|             ID_S_29080f63_14131ea8_E                                                                                       |    <0.001 |
|             ID_S_41c0841c_25a0e18b_E.ID_S_7fdd5dad_35a3ee0_E                                                               |    <0.001 |
|             ID_S_4870523b_55377395_E                                                                                       |    <0.001 |
|             ID_S_64ebb96a_4fbfb0e9_E                                                                                       |     0.009 |
|               ID_S_10539a96_6929cbb6_E.ID_S_2f90fafa_7e4c9247_E                                                            |     0.001 |
|                 ID_S_32fac711_51eecdda_E                                                                                   |    <0.001 |
|               ID_S_21927e32_7b685bf3_E                                                                                     |    <0.001 |
|               ID_S_3f7a32e1_7bbe8476_E                                                                                     |     0.007 |
|                 ID_S_287fdcc4_300470df_E                                                                                   |     0.005 |
|                   ID_S_146d3f60_797a67f1_E                                                                                 |    <0.001 |
|                   ID_S_2bdb07a1_1dcc1f52_E.ID_S_6fab8445_6dcc933c_E                                                        |     0.003 |
|                   ID_S_3c6dcb1d_4e9a92b9_E                                                                                 |     0.002 |
|                   ID_S_50e43a1d_2c05f63f_E                                                                                 |    <0.001 |
|                   ID_S_582e22fc_580718d4_E                                                                                 |    <0.001 |
|                 ID_S_421ad509_4d334549_E.ID_S_3b342c0d_644324d_E                                                           |    <0.001 |
|                   ID_S_32fac711_51eecdda_E                                                                                 |    <0.001 |
|                 ID_S_4cd5984e_4e169339_E.ID_S_7ccd8032_10b3bf5c_E                                                          |     0.001 |
|                   ID_S_146d3f60_797a67f1_E                                                                                 |    <0.001 |
|               ID_S_54c1417_71e8acd9_E                                                                                      |    <0.001 |
|             ID_S_6d0d0ce3_39b70d27_E                                                                                       |     0.007 |
|               ID_S_26775e17_24b7c343_E.ID_S_36ecfa3_23e90a6a_E                                                             |    <0.001 |
|               ID_S_2997f8cb_17292f73_E                                                                                     |     0.007 |
|               ID_S_6ef72171_4f6917ba_E                                                                                     |    <0.001 |
|             ID_S_c52fafc_422248e2_E                                                                                        |     0.035 |
|               ID_S_f7c9e24_47a1ec3b_E.ID_S_5d60512_45a3bb19_E                                                              |     0.035 |
|                 ID_S_6f38b303_468b588_E                                                                                    |     0.034 |
|                   ID_S_13f7853c_1086c684_E                                                                                 |     0.008 |
|                     ID_S_5f539541_21b3382a_E[0].ID_S_65152812_37bfca6d_E.ID_S_29e1456f_17f5add7_E                          |    <0.001 |
|                     ID_S_5f539541_21b3382a_E[1].ID_S_65152812_37bfca6d_E.ID_S_29e1456f_17f5add7_E                          |    <0.001 |
|                     ID_S_5f539541_21b3382a_E[2].ID_S_65152812_37bfca6d_E.ID_S_29e1456f_17f5add7_E                          |    <0.001 |
|                     ID_S_5f539541_21b3382a_E[3].ID_S_45e24eb9_318b7c2_E.ID_S_6623979b_eac3c9f_E                            |    <0.001 |
|                     ID_S_8ea68f3_55de3e63_E                                                                                |    <0.001 |
|                   ID_S_439f55c0_445e096e_E                                                                                 |    <0.001 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_439f5056_445a0565_E                                                        |    <0.001 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[0].ID_S_8ea68f3_55de3e63_E                             |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[0].ID_S_f52621_5d1255c0_E                              |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[1].ID_S_8ea68f3_55de3e63_E                             |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[1].ID_S_f52621_5d1255c0_E                              |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[2].ID_S_8ea68f3_55de3e63_E                             |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[2].ID_S_f52621_5d1255c0_E                              |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[3].ID_S_8ea68f3_55de3e63_E                             |     0.002 |
|                   ID_S_44ac33a6_1d20976e_E.ID_S_5ac740ed_25377d32_E[3].ID_S_f52621_5d1255c0_E                              |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[0].ID_S_8ea68f3_55de3e63_E                                                      |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[0].ID_S_f52621_5d1255c0_E                                                       |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[1].ID_S_8ea68f3_55de3e63_E                                                      |     0.001 |
|                   ID_S_5ac74657_25332dbc_E[1].ID_S_f52621_5d1255c0_E                                                       |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[2].ID_S_8ea68f3_55de3e63_E                                                      |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[2].ID_S_f52621_5d1255c0_E                                                       |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[3].ID_S_8ea68f3_55de3e63_E                                                      |     0.002 |
|                   ID_S_5ac74657_25332dbc_E[3].ID_S_f52621_5d1255c0_E                                                       |     0.002 |
|             ID_S_d582352_3208bf67_E                                                                                        |    <0.001 |
|             ID_S_e5fc5db_48124563_E                                                                                        |    <0.001 |
|               ID_S_3a332dba_5dc67397_E                                                                                     |    <0.001 |
|               ID_S_5e1ef9f9_7cd5ce63_E                                                                                     |    <0.001 |
|             ID_S_f68caa_816d3d1_E                                                                                          |     0.003 |
|         ID_S_3fcb6288_60804bcf_E                                                                                           |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_7_12_17                                                                            |    <0.001 |
|         ID_S_6ff03d34_415cb404_E                                                                                           |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_15_0_5                                                                             |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_15_12_17                                                                           |    <0.001 |
|           ID_S_4e31d974_9b31831_E_reg_0_15_6_11                                                                            |    <0.001 |
|         ID_S_7b288581_32e07fc9_E                                                                                           |    <0.001 |
|   PCIe_inst                                                                                                                |     2.594 |
|     PCIe_Edge_Male_BridgeLayerObj_inst_0_top_inst                                                                          |     2.594 |
|       PCIe_Edge_Male_BridgeLayerObj_inst_0_inst                                                                            |     2.593 |
|         qpcie_xx_hip_top                                                                                                   |     2.504 |
|           g_xx_pcie3_signals.ptx_arbiter_inst                                                                              |    <0.001 |
|           g_xx_pcie3_signals.qpcie_pcie_core_inst                                                                          |     2.386 |
|             inst                                                                                                           |     2.385 |
|               gt_top_i                                                                                                     |     2.062 |
|                 gt_wizard.gtwizard_top_i                                                                                   |     2.036 |
|                   pcie3_ultrascale_0_gt_i                                                                                  |     2.036 |
|                     inst                                                                                                   |     2.036 |
|                       gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst                                     |     2.036 |
|                         gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst         |     1.018 |
|                           channel_inst                                                                                     |     1.018 |
|                         gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst         |     1.018 |
|                           channel_inst                                                                                     |     1.018 |
|                         gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst |    <0.001 |
|                           common_inst                                                                                      |    <0.001 |
|                         gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst |    <0.001 |
|                           common_inst                                                                                      |    <0.001 |
|                 phy_clk_i                                                                                                  |    <0.001 |
|                 phy_lane[0].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[0].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[1].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[1].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[2].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[2].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[3].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[3].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[4].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[4].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[5].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[5].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[6].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[6].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[7].phy_rxeq_i                                                                                     |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                 phy_lane[7].phy_txeq_i                                                                                     |     0.002 |
|                   sync_coeff                                                                                               |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                   sync_ctrl                                                                                                |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_preset                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                 phy_rst_i                                                                                                  |     0.003 |
|                   sync_cplllock                                                                                            |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                   sync_gtpowergood                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                |    <0.001 |
|                   sync_phystatus                                                                                           |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                |    <0.001 |
|                   sync_prst_n                                                                                              |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                   sync_qpll1lock                                                                                           |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                   sync_rxresetdone                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                |    <0.001 |
|                   sync_txprogdivresetdone                                                                                  |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                   sync_txresetdone                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                |    <0.001 |
|                   sync_txsync_done                                                                                         |    <0.001 |
|                     sync_vec[0].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[1].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[2].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[3].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[4].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[5].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[6].sync_cell_i                                                                                |    <0.001 |
|                     sync_vec[7].sync_cell_i                                                                                |    <0.001 |
|               pcie3_uscale_top_inst                                                                                        |     0.323 |
|                 init_ctrl_inst                                                                                             |     0.003 |
|                 pcie3_uscale_wrapper_inst                                                                                  |     0.270 |
|                   bram_inst                                                                                                |     0.090 |
|                     bram_cpl_inst                                                                                          |     0.032 |
|                       CPL_FIFO_16KB.bram_16k_inst                                                                          |     0.032 |
|                     bram_rep_inst                                                                                          |     0.030 |
|                       bram_rep_8k_inst                                                                                     |     0.030 |
|                     bram_req_inst                                                                                          |     0.028 |
|                       bram_req_8k_inst                                                                                     |     0.028 |
|                 pipe_pipeline_inst                                                                                         |     0.038 |
|                   pipe_2_lane.pipe_lane_1_inst                                                                             |     0.005 |
|                   pipe_4_lane.pipe_lane_2_inst                                                                             |     0.005 |
|                   pipe_4_lane.pipe_lane_3_inst                                                                             |     0.005 |
|                   pipe_8_lane.pipe_lane_4_inst                                                                             |     0.004 |
|                   pipe_8_lane.pipe_lane_5_inst                                                                             |     0.004 |
|                   pipe_8_lane.pipe_lane_6_inst                                                                             |     0.004 |
|                   pipe_8_lane.pipe_lane_7_inst                                                                             |     0.004 |
|                   pipe_lane_0_inst                                                                                         |     0.005 |
|                   pipe_misc_inst                                                                                           |     0.002 |
|                 tph_tbl_inst                                                                                               |     0.013 |
|               rxcdrhold_i                                                                                                  |    <0.001 |
|                 sync_rxcdrhold_req                                                                                         |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                  |    <0.001 |
|           qpcie_ireg_inst                                                                                                  |     0.009 |
|           qpcie_pcie_if_inst                                                                                               |     0.024 |
|             qpcie_cfgio_mgt_inst                                                                                           |     0.002 |
|               g_cfgio_fifo_implemented.cfgio_fifo_inst                                                                     |    <0.001 |
|             qpcie_p2q_rd_mgt_inst                                                                                          |     0.005 |
|             qpcie_p2q_wr_mgt_inst                                                                                          |     0.002 |
|             qpcie_q2p_np_mgt_inst                                                                                          |     0.012 |
|             qpcie_q2p_p_mgt_inst                                                                                           |     0.002 |
|           qpcie_top_inst                                                                                                   |     0.083 |
|             g_i_axi4lite_mst_if.axi4lite_mst_if_inst                                                                       |     0.002 |
|               a_rdstate_sync                                                                                               |    <0.001 |
|               a_wrstate_sync                                                                                               |    <0.001 |
|               q_rdstate_sync                                                                                               |    <0.001 |
|               q_wrstate_sync                                                                                               |    <0.001 |
|             g_i_axi4str0_if.axi4str0_if_inst                                                                               |     0.008 |
|               asti_syncreset_i                                                                                             |    <0.001 |
|                 cd1_rst_ack_sync                                                                                           |    <0.001 |
|                 cd1_rst_req_sync                                                                                           |    <0.001 |
|                 cd2_rst_ack_sync                                                                                           |    <0.001 |
|                 cd2_rst_req_sync                                                                                           |    <0.001 |
|               asto_syncreset_i                                                                                             |    <0.001 |
|                 cd1_rst_ack_sync                                                                                           |    <0.001 |
|                 cd1_rst_req_sync                                                                                           |    <0.001 |
|                 cd2_rst_ack_sync                                                                                           |    <0.001 |
|                 cd2_rst_req_sync                                                                                           |    <0.001 |
|             qpcie_layer_i_inst                                                                                             |     0.072 |
|               g_i_ad_translator[0].g_adt_implemented.ad_translator_i_inst                                                  |     0.018 |
|               g_i_dma_engine[0].dma_engine_i_inst                                                                          |     0.030 |
|               g_i_dma_engine[1].dma_engine_i_inst                                                                          |     0.024 |
|               interconnect_inst                                                                                            |    <0.001 |
|                 qpcie_interco_rcpl                                                                                         |    <0.001 |
|                   g_req_arbitration[0].req_arbitration.arbiter_req_inst                                                    |    <0.001 |
|                 qpcie_interco_rreq                                                                                         |    <0.001 |
|                   g_req_arbitration[0].req_arbitration.arbiter_req_inst                                                    |    <0.001 |
|                 qpcie_interco_wcpl                                                                                         |    <0.001 |
|                   g_req_arbitration[0].req_arbitration.arbiter_req_inst                                                    |    <0.001 |
|                 qpcie_interco_wreq                                                                                         |    <0.001 |
|                   g_req_arbitration[0].req_arbitration.arbiter_req_inst                                                    |    <0.001 |
|         scram_dma0_inst                                                                                                    |     0.022 |
|         scram_dma1_inst                                                                                                    |     0.022 |
|         scram_p2q_inst                                                                                                     |     0.023 |
|         scram_q2p_inst                                                                                                     |     0.022 |
|       qpcie_axilite_atr                                                                                                    |    <0.001 |
|   PiP_1                                                                                                                    |     0.003 |
|     HCE_top_DataPath_inst                                                                                                  |    <0.001 |
|       ctrl                                                                                                                 |    <0.001 |
|       mod101                                                                                                               |    <0.001 |
|       mod105                                                                                                               |    <0.001 |
|       mod108                                                                                                               |    <0.001 |
|       mod110                                                                                                               |    <0.001 |
|       mod111                                                                                                               |    <0.001 |
|       mod114                                                                                                               |    <0.001 |
|       mod119                                                                                                               |    <0.001 |
|       mod121                                                                                                               |    <0.001 |
|       mod122                                                                                                               |    <0.001 |
|       mod123                                                                                                               |    <0.001 |
|       mod125                                                                                                               |    <0.001 |
|       mod128                                                                                                               |    <0.001 |
|       mod129                                                                                                               |    <0.001 |
|       mod131                                                                                                               |    <0.001 |
|       mod132                                                                                                               |    <0.001 |
|       mod134                                                                                                               |    <0.001 |
|       mod136                                                                                                               |    <0.001 |
|       mod137                                                                                                               |    <0.001 |
|       mod148                                                                                                               |    <0.001 |
|       mod149                                                                                                               |    <0.001 |
|       mod150                                                                                                               |    <0.001 |
|       mod151                                                                                                               |    <0.001 |
|       mod152                                                                                                               |    <0.001 |
|       mod153                                                                                                               |    <0.001 |
|       mod154                                                                                                               |    <0.001 |
|       mod155                                                                                                               |    <0.001 |
|       mod157                                                                                                               |    <0.001 |
|       mod158                                                                                                               |    <0.001 |
|       mod159                                                                                                               |    <0.001 |
|       mod160                                                                                                               |    <0.001 |
|       mod161                                                                                                               |    <0.001 |
|       mod163                                                                                                               |    <0.001 |
|       mod165                                                                                                               |    <0.001 |
|       mod166                                                                                                               |    <0.001 |
|       mod167                                                                                                               |    <0.001 |
|       mod168                                                                                                               |    <0.001 |
|       mod171                                                                                                               |    <0.001 |
|       mod172                                                                                                               |    <0.001 |
|       mod175                                                                                                               |    <0.001 |
|       mod177                                                                                                               |    <0.001 |
|       mod30                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod34                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod38                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod44                                                                                                                |    <0.001 |
|       mod50                                                                                                                |    <0.001 |
|       mod51                                                                                                                |    <0.001 |
|       mod53                                                                                                                |    <0.001 |
|       mod56                                                                                                                |    <0.001 |
|       mod64                                                                                                                |    <0.001 |
|       mod71                                                                                                                |    <0.001 |
|       mod72                                                                                                                |    <0.001 |
|       mod76                                                                                                                |    <0.001 |
|       mod78                                                                                                                |    <0.001 |
|       mod80                                                                                                                |    <0.001 |
|       mod82                                                                                                                |    <0.001 |
|       mod86                                                                                                                |    <0.001 |
|       mod89                                                                                                                |    <0.001 |
|       mod92                                                                                                                |    <0.001 |
|       mod93                                                                                                                |    <0.001 |
|       mod94                                                                                                                |    <0.001 |
|       mod97                                                                                                                |    <0.001 |
|     axilite_kernel_controller_inst                                                                                         |    <0.001 |
|     hce_ctrl_manager_inst                                                                                                  |    <0.001 |
|     qp_stream_read_data_in_full                                                                                            |    <0.001 |
|       qp_bridge_read_inst                                                                                                  |    <0.001 |
|         axi_slv_stage_inst                                                                                                 |    <0.001 |
|         kernel_mst_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_read_control_logic_inst                                                                                  |    <0.001 |
|       qp_dma_engine_read_inst                                                                                              |    <0.001 |
|     qp_stream_read_data_in_small                                                                                           |    <0.001 |
|       qp_bridge_read_inst                                                                                                  |    <0.001 |
|         axi_slv_stage_inst                                                                                                 |    <0.001 |
|         kernel_mst_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_read_control_logic_inst                                                                                  |    <0.001 |
|       qp_dma_engine_read_inst                                                                                              |    <0.001 |
|     qp_stream_write_data_out                                                                                               |    <0.001 |
|       qp_bridge_write_inst                                                                                                 |    <0.001 |
|         axi_mst_stage_inst                                                                                                 |    <0.001 |
|         kernel_slv_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_write_control_logic_inst                                                                                 |    <0.001 |
|       qp_dma_engine_write_inst                                                                                             |    <0.001 |
|   SobelFilter_1                                                                                                            |     0.004 |
|     HCE_top_DataPath_inst                                                                                                  |     0.002 |
|       ctrl                                                                                                                 |    <0.001 |
|       mod102                                                                                                               |    <0.001 |
|       mod105                                                                                                               |    <0.001 |
|       mod108                                                                                                               |    <0.001 |
|       mod111                                                                                                               |    <0.001 |
|       mod112                                                                                                               |    <0.001 |
|       mod115                                                                                                               |    <0.001 |
|       mod116                                                                                                               |    <0.001 |
|       mod118                                                                                                               |    <0.001 |
|       mod119                                                                                                               |    <0.001 |
|       mod121                                                                                                               |    <0.001 |
|       mod124                                                                                                               |    <0.001 |
|       mod125                                                                                                               |    <0.001 |
|       mod126                                                                                                               |    <0.001 |
|       mod132                                                                                                               |     0.000 |
|       mod135                                                                                                               |    <0.001 |
|       mod138                                                                                                               |    <0.001 |
|       mod139                                                                                                               |     0.000 |
|       mod140                                                                                                               |    <0.001 |
|       mod143                                                                                                               |    <0.001 |
|       mod144                                                                                                               |     0.000 |
|       mod147                                                                                                               |    <0.001 |
|       mod148                                                                                                               |    <0.001 |
|       mod151                                                                                                               |    <0.001 |
|       mod152                                                                                                               |    <0.001 |
|       mod157                                                                                                               |    <0.001 |
|       mod159                                                                                                               |    <0.001 |
|       mod160                                                                                                               |    <0.001 |
|       mod163                                                                                                               |    <0.001 |
|       mod165                                                                                                               |    <0.001 |
|       mod171                                                                                                               |    <0.001 |
|       mod173                                                                                                               |    <0.001 |
|       mod174                                                                                                               |    <0.001 |
|       mod175                                                                                                               |    <0.001 |
|       mod177                                                                                                               |    <0.001 |
|       mod179                                                                                                               |    <0.001 |
|       mod180                                                                                                               |    <0.001 |
|       mod182                                                                                                               |    <0.001 |
|       mod183                                                                                                               |    <0.001 |
|       mod185                                                                                                               |    <0.001 |
|       mod189                                                                                                               |    <0.001 |
|       mod191                                                                                                               |    <0.001 |
|       mod192                                                                                                               |    <0.001 |
|       mod194                                                                                                               |    <0.001 |
|       mod195                                                                                                               |    <0.001 |
|       mod196                                                                                                               |    <0.001 |
|       mod197                                                                                                               |    <0.001 |
|       mod198                                                                                                               |    <0.001 |
|       mod199                                                                                                               |    <0.001 |
|       mod20                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod214                                                                                                               |    <0.001 |
|       mod215                                                                                                               |    <0.001 |
|       mod216                                                                                                               |    <0.001 |
|       mod217                                                                                                               |    <0.001 |
|       mod218                                                                                                               |    <0.001 |
|       mod219                                                                                                               |    <0.001 |
|       mod220                                                                                                               |    <0.001 |
|       mod221                                                                                                               |    <0.001 |
|       mod222                                                                                                               |    <0.001 |
|       mod223                                                                                                               |    <0.001 |
|       mod224                                                                                                               |    <0.001 |
|       mod225                                                                                                               |    <0.001 |
|       mod226                                                                                                               |    <0.001 |
|       mod227                                                                                                               |    <0.001 |
|       mod228                                                                                                               |    <0.001 |
|       mod229                                                                                                               |    <0.001 |
|       mod231                                                                                                               |    <0.001 |
|       mod233                                                                                                               |    <0.001 |
|       mod235                                                                                                               |    <0.001 |
|       mod236                                                                                                               |    <0.001 |
|       mod237                                                                                                               |    <0.001 |
|       mod239                                                                                                               |    <0.001 |
|       mod240                                                                                                               |    <0.001 |
|       mod241                                                                                                               |    <0.001 |
|       mod242                                                                                                               |    <0.001 |
|       mod243                                                                                                               |    <0.001 |
|       mod244                                                                                                               |    <0.001 |
|       mod245                                                                                                               |    <0.001 |
|       mod247                                                                                                               |    <0.001 |
|       mod248                                                                                                               |    <0.001 |
|       mod249                                                                                                               |    <0.001 |
|       mod251                                                                                                               |    <0.001 |
|       mod256                                                                                                               |    <0.001 |
|       mod259                                                                                                               |    <0.001 |
|       mod26                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod260                                                                                                               |    <0.001 |
|       mod263                                                                                                               |    <0.001 |
|       mod264                                                                                                               |    <0.001 |
|       mod266                                                                                                               |    <0.001 |
|       mod268                                                                                                               |    <0.001 |
|       mod271                                                                                                               |    <0.001 |
|       mod273                                                                                                               |    <0.001 |
|       mod274                                                                                                               |    <0.001 |
|       mod275                                                                                                               |    <0.001 |
|       mod277                                                                                                               |    <0.001 |
|       mod279                                                                                                               |    <0.001 |
|       mod280                                                                                                               |    <0.001 |
|       mod281                                                                                                               |    <0.001 |
|       mod283                                                                                                               |    <0.001 |
|       mod284                                                                                                               |    <0.001 |
|       mod285                                                                                                               |    <0.001 |
|       mod286                                                                                                               |    <0.001 |
|       mod289                                                                                                               |    <0.001 |
|       mod291                                                                                                               |    <0.001 |
|       mod293                                                                                                               |    <0.001 |
|       mod32                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod37                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod46                                                                                                                |    <0.001 |
|       mod50                                                                                                                |    <0.001 |
|       mod51                                                                                                                |    <0.001 |
|       mod52                                                                                                                |    <0.001 |
|       mod60                                                                                                                |    <0.001 |
|       mod63                                                                                                                |    <0.001 |
|       mod64                                                                                                                |    <0.001 |
|       mod71                                                                                                                |    <0.001 |
|       mod74                                                                                                                |    <0.001 |
|       mod77                                                                                                                |    <0.001 |
|       mod78                                                                                                                |    <0.001 |
|       mod82                                                                                                                |    <0.001 |
|       mod85                                                                                                                |    <0.001 |
|       mod86                                                                                                                |    <0.001 |
|       mod87                                                                                                                |    <0.001 |
|       mod89                                                                                                                |    <0.001 |
|       mod93                                                                                                                |    <0.001 |
|       mod94                                                                                                                |    <0.001 |
|       mod95                                                                                                                |    <0.001 |
|       mod98                                                                                                                |    <0.001 |
|     axilite_kernel_controller_inst                                                                                         |    <0.001 |
|     hce_ctrl_manager_inst                                                                                                  |    <0.001 |
|     qp_stream_read_data_in                                                                                                 |    <0.001 |
|       qp_bridge_read_inst                                                                                                  |    <0.001 |
|         axi_slv_stage_inst                                                                                                 |    <0.001 |
|         kernel_mst_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_read_control_logic_inst                                                                                  |    <0.001 |
|       qp_dma_engine_read_inst                                                                                              |    <0.001 |
|     qp_stream_write_data_out                                                                                               |    <0.001 |
|       qp_bridge_write_inst                                                                                                 |    <0.001 |
|         axi_mst_stage_inst                                                                                                 |    <0.001 |
|         kernel_slv_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_write_control_logic_inst                                                                                 |    <0.001 |
|       qp_dma_engine_write_inst                                                                                             |    <0.001 |
|   data_in                                                                                                                  |     0.023 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.018 |
|       RD_DOWNSIZE.rd_manager                                                                                               |    <0.001 |
|       WR_STD.wr_manager                                                                                                    |    <0.001 |
|       monitoring_registers                                                                                                 |     0.009 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |     0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |     0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |     0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.005 |
|         dcram_inst                                                                                                         |     0.005 |
|       properties_fifo                                                                                                      |     0.003 |
|         dcram_inst                                                                                                         |     0.003 |
|     input_stream_pipeline                                                                                                  |     0.003 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |     0.003 |
|     output_stream_pipeline                                                                                                 |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|   data_out                                                                                                                 |     0.029 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.026 |
|       RD_STD.rd_manager                                                                                                    |    <0.001 |
|       WR_UPSIZE.wr_manager                                                                                                 |    <0.001 |
|       monitoring_registers                                                                                                 |     0.001 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |    <0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |    <0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |    <0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.024 |
|         dcram_inst                                                                                                         |     0.023 |
|       properties_fifo                                                                                                      |    <0.001 |
|     input_stream_pipeline                                                                                                  |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|     output_stream_pipeline                                                                                                 |     0.003 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |     0.003 |
|   downscaler2_1                                                                                                            |     0.003 |
|     HCE_top_DataPath_inst                                                                                                  |    <0.001 |
|       ctrl                                                                                                                 |    <0.001 |
|       mod107                                                                                                               |    <0.001 |
|       mod108                                                                                                               |    <0.001 |
|       mod109                                                                                                               |    <0.001 |
|       mod110                                                                                                               |    <0.001 |
|       mod111                                                                                                               |    <0.001 |
|       mod112                                                                                                               |    <0.001 |
|       mod113                                                                                                               |    <0.001 |
|       mod114                                                                                                               |    <0.001 |
|       mod116                                                                                                               |    <0.001 |
|       mod118                                                                                                               |    <0.001 |
|       mod119                                                                                                               |    <0.001 |
|       mod121                                                                                                               |    <0.001 |
|       mod122                                                                                                               |    <0.001 |
|       mod123                                                                                                               |    <0.001 |
|       mod124                                                                                                               |    <0.001 |
|       mod125                                                                                                               |    <0.001 |
|       mod126                                                                                                               |    <0.001 |
|       mod128                                                                                                               |    <0.001 |
|       mod131                                                                                                               |    <0.001 |
|       mod132                                                                                                               |    <0.001 |
|       mod134                                                                                                               |    <0.001 |
|       mod136                                                                                                               |    <0.001 |
|       mod20                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod24                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod28                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod30                                                                                                                |    <0.001 |
|       mod34                                                                                                                |    <0.001 |
|       mod41                                                                                                                |    <0.001 |
|       mod47                                                                                                                |    <0.001 |
|       mod48                                                                                                                |    <0.001 |
|       mod49                                                                                                                |    <0.001 |
|       mod54                                                                                                                |    <0.001 |
|       mod56                                                                                                                |    <0.001 |
|       mod57                                                                                                                |    <0.001 |
|       mod59                                                                                                                |    <0.001 |
|       mod61                                                                                                                |    <0.001 |
|       mod62                                                                                                                |    <0.001 |
|       mod64                                                                                                                |    <0.001 |
|       mod66                                                                                                                |    <0.001 |
|       mod67                                                                                                                |    <0.001 |
|       mod69                                                                                                                |    <0.001 |
|       mod73                                                                                                                |    <0.001 |
|       mod74                                                                                                                |    <0.001 |
|       mod75                                                                                                                |    <0.001 |
|       mod76                                                                                                                |    <0.001 |
|       mod78                                                                                                                |    <0.001 |
|       mod81                                                                                                                |    <0.001 |
|       mod82                                                                                                                |    <0.001 |
|       mod83                                                                                                                |    <0.001 |
|       mod85                                                                                                                |    <0.001 |
|       mod86                                                                                                                |    <0.001 |
|       mod87                                                                                                                |    <0.001 |
|       mod89                                                                                                                |    <0.001 |
|       mod91                                                                                                                |    <0.001 |
|       mod94                                                                                                                |    <0.001 |
|       mod95                                                                                                                |    <0.001 |
|       mod96                                                                                                                |    <0.001 |
|     axilite_kernel_controller_inst                                                                                         |    <0.001 |
|     hce_ctrl_manager_inst                                                                                                  |    <0.001 |
|     qp_stream_read_data_in                                                                                                 |    <0.001 |
|       qp_bridge_read_inst                                                                                                  |    <0.001 |
|         axi_slv_stage_inst                                                                                                 |    <0.001 |
|         kernel_mst_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_read_control_logic_inst                                                                                  |    <0.001 |
|       qp_dma_engine_read_inst                                                                                              |    <0.001 |
|     qp_stream_write_data_out                                                                                               |    <0.001 |
|       qp_bridge_write_inst                                                                                                 |    <0.001 |
|         axi_mst_stage_inst                                                                                                 |    <0.001 |
|         kernel_slv_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_write_control_logic_inst                                                                                 |    <0.001 |
|       qp_dma_engine_write_inst                                                                                             |    <0.001 |
|   downscaler_1                                                                                                             |     0.003 |
|     HCE_top_DataPath_inst                                                                                                  |    <0.001 |
|       ctrl                                                                                                                 |    <0.001 |
|       mod107                                                                                                               |    <0.001 |
|       mod108                                                                                                               |    <0.001 |
|       mod109                                                                                                               |    <0.001 |
|       mod110                                                                                                               |    <0.001 |
|       mod111                                                                                                               |    <0.001 |
|       mod112                                                                                                               |    <0.001 |
|       mod113                                                                                                               |    <0.001 |
|       mod114                                                                                                               |    <0.001 |
|       mod116                                                                                                               |    <0.001 |
|       mod118                                                                                                               |    <0.001 |
|       mod119                                                                                                               |    <0.001 |
|       mod120                                                                                                               |    <0.001 |
|       mod121                                                                                                               |    <0.001 |
|       mod122                                                                                                               |    <0.001 |
|       mod123                                                                                                               |    <0.001 |
|       mod124                                                                                                               |    <0.001 |
|       mod125                                                                                                               |    <0.001 |
|       mod127                                                                                                               |    <0.001 |
|       mod130                                                                                                               |    <0.001 |
|       mod131                                                                                                               |    <0.001 |
|       mod133                                                                                                               |    <0.001 |
|       mod135                                                                                                               |    <0.001 |
|       mod20                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod24                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod28                                                                                                                |    <0.001 |
|         dp_mem_model_inst                                                                                                  |    <0.001 |
|           synthesis_model.dp_mem_model_syn_inst                                                                            |    <0.001 |
|       mod30                                                                                                                |    <0.001 |
|       mod34                                                                                                                |    <0.001 |
|       mod41                                                                                                                |    <0.001 |
|       mod47                                                                                                                |    <0.001 |
|       mod48                                                                                                                |    <0.001 |
|       mod49                                                                                                                |    <0.001 |
|       mod54                                                                                                                |    <0.001 |
|       mod56                                                                                                                |    <0.001 |
|       mod57                                                                                                                |    <0.001 |
|       mod59                                                                                                                |    <0.001 |
|       mod61                                                                                                                |    <0.001 |
|       mod62                                                                                                                |    <0.001 |
|       mod64                                                                                                                |    <0.001 |
|       mod66                                                                                                                |    <0.001 |
|       mod67                                                                                                                |    <0.001 |
|       mod69                                                                                                                |    <0.001 |
|       mod73                                                                                                                |    <0.001 |
|       mod74                                                                                                                |    <0.001 |
|       mod75                                                                                                                |    <0.001 |
|       mod76                                                                                                                |    <0.001 |
|       mod78                                                                                                                |    <0.001 |
|       mod81                                                                                                                |    <0.001 |
|       mod82                                                                                                                |    <0.001 |
|       mod83                                                                                                                |    <0.001 |
|       mod85                                                                                                                |    <0.001 |
|       mod86                                                                                                                |    <0.001 |
|       mod87                                                                                                                |    <0.001 |
|       mod89                                                                                                                |    <0.001 |
|       mod90                                                                                                                |    <0.001 |
|       mod91                                                                                                                |    <0.001 |
|       mod94                                                                                                                |    <0.001 |
|       mod95                                                                                                                |    <0.001 |
|       mod96                                                                                                                |    <0.001 |
|     axilite_kernel_controller_inst                                                                                         |    <0.001 |
|     hce_ctrl_manager_inst                                                                                                  |    <0.001 |
|     qp_stream_read_data_in                                                                                                 |    <0.001 |
|       qp_bridge_read_inst                                                                                                  |    <0.001 |
|         axi_slv_stage_inst                                                                                                 |    <0.001 |
|         kernel_mst_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_read_control_logic_inst                                                                                  |    <0.001 |
|       qp_dma_engine_read_inst                                                                                              |    <0.001 |
|     qp_stream_write_data_out                                                                                               |    <0.001 |
|       qp_bridge_write_inst                                                                                                 |    <0.001 |
|         axi_mst_stage_inst                                                                                                 |    <0.001 |
|         kernel_slv_stage_inst                                                                                              |    <0.001 |
|         qp_bridge_write_control_logic_inst                                                                                 |    <0.001 |
|       qp_dma_engine_write_inst                                                                                             |    <0.001 |
|   osc_ref_clk_IBUF_inst                                                                                                    |    <0.001 |
|   pushbutton_rstn_IBUF_inst                                                                                                |     0.004 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_0_5                                     |    <0.001 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_12_17                                   |    <0.001 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_18_23                                   |    <0.001 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_24_29                                   |    <0.001 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_30_35                                   |    <0.001 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_36_41                                   |    <0.001 |
|   qpcie_cfgio_mgt_inst/g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg_0_15_6_11                                    |    <0.001 |
|   s_1                                                                                                                      |     0.007 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.007 |
|       RD_STD.rd_manager                                                                                                    |    <0.001 |
|       WR_STD.wr_manager                                                                                                    |    <0.001 |
|       monitoring_registers                                                                                                 |     0.001 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |    <0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |    <0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |    <0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.005 |
|         dcram_inst                                                                                                         |     0.005 |
|       properties_fifo                                                                                                      |    <0.001 |
|     input_stream_pipeline                                                                                                  |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|     output_stream_pipeline                                                                                                 |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|   s_2                                                                                                                      |     0.005 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.004 |
|       RD_STD.rd_manager                                                                                                    |    <0.001 |
|       WR_STD.wr_manager                                                                                                    |    <0.001 |
|       monitoring_registers                                                                                                 |     0.001 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |    <0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |    <0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |    <0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.003 |
|         dcram_inst                                                                                                         |     0.003 |
|       properties_fifo                                                                                                      |    <0.001 |
|     input_stream_pipeline                                                                                                  |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|     output_stream_pipeline                                                                                                 |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|   s_3                                                                                                                      |     0.007 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.006 |
|       RD_STD.rd_manager                                                                                                    |    <0.001 |
|       WR_STD.wr_manager                                                                                                    |    <0.001 |
|       monitoring_registers                                                                                                 |     0.001 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |    <0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |    <0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |    <0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.005 |
|         dcram_inst                                                                                                         |     0.005 |
|       properties_fifo                                                                                                      |    <0.001 |
|     input_stream_pipeline                                                                                                  |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|     output_stream_pipeline                                                                                                 |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|   s_4                                                                                                                      |     0.009 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.008 |
|       RD_STD.rd_manager                                                                                                    |    <0.001 |
|       WR_STD.wr_manager                                                                                                    |    <0.001 |
|       monitoring_registers                                                                                                 |     0.001 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |    <0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |    <0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |    <0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.007 |
|         dcram_inst                                                                                                         |     0.007 |
|       properties_fifo                                                                                                      |    <0.001 |
|     input_stream_pipeline                                                                                                  |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|     output_stream_pipeline                                                                                                 |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|   s_5                                                                                                                      |     0.028 |
|     axi4l_slv_pipeline                                                                                                     |    <0.001 |
|       bresp_addr_ch                                                                                                        |    <0.001 |
|       rd_addr_ch                                                                                                           |    <0.001 |
|       rd_data_ch                                                                                                           |    <0.001 |
|       wr_addr_ch                                                                                                           |    <0.001 |
|       wr_data_ch                                                                                                           |    <0.001 |
|     core_instance                                                                                                          |     0.027 |
|       RD_STD.rd_manager                                                                                                    |    <0.001 |
|       WR_STD.wr_manager                                                                                                    |    <0.001 |
|       monitoring_registers                                                                                                 |     0.001 |
|         qfifo_active_count                                                                                                 |    <0.001 |
|         qfifo_byte_count                                                                                                   |    <0.001 |
|           tkeep_hamming_weight                                                                                             |    <0.001 |
|         qfifo_current_packet_byte_size                                                                                     |    <0.001 |
|         qfifo_current_usage                                                                                                |    <0.001 |
|         qfifo_idle_count                                                                                                   |    <0.001 |
|         qfifo_last_packet_byte_size                                                                                        |    <0.001 |
|         qfifo_max_usage                                                                                                    |    <0.001 |
|         qfifo_packet_count                                                                                                 |    <0.001 |
|         qfifo_penulimate_packet_byte_size                                                                                  |    <0.001 |
|         qfifo_status                                                                                                       |    <0.001 |
|       payload_fifo                                                                                                         |     0.026 |
|         dcram_inst                                                                                                         |     0.025 |
|       properties_fifo                                                                                                      |    <0.001 |
|     input_stream_pipeline                                                                                                  |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
|     output_stream_pipeline                                                                                                 |    <0.001 |
|       genblk2.pipeline_instances[0].data_pipeline                                                                          |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------------+-----------+


