// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BackGrRemovalStream_Loop_row_loop_proc1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_stream_TVALID,
        output_stream_TREADY,
        output_stream_TDATA,
        output_stream_TVALID,
        output_stream_TKEEP,
        output_stream_TSTRB,
        output_stream_TUSER,
        output_stream_TLAST,
        output_stream_TID,
        output_stream_TDEST,
        input_stream_TDATA,
        input_stream_TREADY,
        input_stream_TKEEP,
        input_stream_TSTRB,
        input_stream_TUSER,
        input_stream_TLAST,
        input_stream_TID,
        input_stream_TDEST
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter7_fsm_state8 = 2'd2;
parameter    ap_ST_iter8_fsm_state9 = 2'd2;
parameter    ap_ST_iter9_fsm_state10 = 2'd2;
parameter    ap_ST_iter10_fsm_state11 = 2'd2;
parameter    ap_ST_iter11_fsm_state12 = 2'd2;
parameter    ap_ST_iter12_fsm_state13 = 2'd2;
parameter    ap_ST_iter13_fsm_state14 = 2'd2;
parameter    ap_ST_iter14_fsm_state15 = 2'd2;
parameter    ap_ST_iter15_fsm_state16 = 2'd2;
parameter    ap_ST_iter16_fsm_state17 = 2'd2;
parameter    ap_ST_iter17_fsm_state18 = 2'd2;
parameter    ap_ST_iter18_fsm_state19 = 2'd2;
parameter    ap_ST_iter19_fsm_state20 = 2'd2;
parameter    ap_ST_iter20_fsm_state21 = 2'd2;
parameter    ap_ST_iter21_fsm_state22 = 2'd2;
parameter    ap_ST_iter22_fsm_state23 = 2'd2;
parameter    ap_ST_iter23_fsm_state24 = 2'd2;
parameter    ap_ST_iter24_fsm_state25 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;
parameter    ap_ST_iter7_fsm_state0 = 2'd1;
parameter    ap_ST_iter8_fsm_state0 = 2'd1;
parameter    ap_ST_iter9_fsm_state0 = 2'd1;
parameter    ap_ST_iter10_fsm_state0 = 2'd1;
parameter    ap_ST_iter11_fsm_state0 = 2'd1;
parameter    ap_ST_iter12_fsm_state0 = 2'd1;
parameter    ap_ST_iter13_fsm_state0 = 2'd1;
parameter    ap_ST_iter14_fsm_state0 = 2'd1;
parameter    ap_ST_iter15_fsm_state0 = 2'd1;
parameter    ap_ST_iter16_fsm_state0 = 2'd1;
parameter    ap_ST_iter17_fsm_state0 = 2'd1;
parameter    ap_ST_iter18_fsm_state0 = 2'd1;
parameter    ap_ST_iter19_fsm_state0 = 2'd1;
parameter    ap_ST_iter20_fsm_state0 = 2'd1;
parameter    ap_ST_iter21_fsm_state0 = 2'd1;
parameter    ap_ST_iter22_fsm_state0 = 2'd1;
parameter    ap_ST_iter23_fsm_state0 = 2'd1;
parameter    ap_ST_iter24_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   input_stream_TVALID;
input   output_stream_TREADY;
output  [23:0] output_stream_TDATA;
output   output_stream_TVALID;
output  [2:0] output_stream_TKEEP;
output  [2:0] output_stream_TSTRB;
output  [0:0] output_stream_TUSER;
output  [0:0] output_stream_TLAST;
output  [0:0] output_stream_TID;
output  [0:0] output_stream_TDEST;
input  [23:0] input_stream_TDATA;
output   input_stream_TREADY;
input  [2:0] input_stream_TKEEP;
input  [2:0] input_stream_TSTRB;
input  [0:0] input_stream_TUSER;
input  [0:0] input_stream_TLAST;
input  [0:0] input_stream_TID;
input  [0:0] input_stream_TDEST;

reg ap_idle;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
reg   [1:0] ap_CS_iter6_fsm;
wire    ap_CS_iter6_fsm_state0;
reg   [1:0] ap_CS_iter7_fsm;
wire    ap_CS_iter7_fsm_state0;
reg   [1:0] ap_CS_iter8_fsm;
wire    ap_CS_iter8_fsm_state0;
reg   [1:0] ap_CS_iter9_fsm;
wire    ap_CS_iter9_fsm_state0;
reg   [1:0] ap_CS_iter10_fsm;
wire    ap_CS_iter10_fsm_state0;
reg   [1:0] ap_CS_iter11_fsm;
wire    ap_CS_iter11_fsm_state0;
reg   [1:0] ap_CS_iter12_fsm;
wire    ap_CS_iter12_fsm_state0;
reg   [1:0] ap_CS_iter13_fsm;
wire    ap_CS_iter13_fsm_state0;
reg   [1:0] ap_CS_iter14_fsm;
wire    ap_CS_iter14_fsm_state0;
reg   [1:0] ap_CS_iter15_fsm;
wire    ap_CS_iter15_fsm_state0;
reg   [1:0] ap_CS_iter16_fsm;
wire    ap_CS_iter16_fsm_state0;
reg   [1:0] ap_CS_iter17_fsm;
wire    ap_CS_iter17_fsm_state0;
reg   [1:0] ap_CS_iter18_fsm;
wire    ap_CS_iter18_fsm_state0;
reg   [1:0] ap_CS_iter19_fsm;
wire    ap_CS_iter19_fsm_state0;
reg   [1:0] ap_CS_iter20_fsm;
wire    ap_CS_iter20_fsm_state0;
reg   [1:0] ap_CS_iter21_fsm;
wire    ap_CS_iter21_fsm_state0;
reg   [1:0] ap_CS_iter22_fsm;
wire    ap_CS_iter22_fsm_state0;
reg   [1:0] ap_CS_iter23_fsm;
wire    ap_CS_iter23_fsm_state0;
reg   [1:0] ap_CS_iter24_fsm;
wire    ap_CS_iter24_fsm_state0;
wire   [0:0] icmp_ln23_fu_457_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_CS_iter6_fsm_state7;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_CS_iter7_fsm_state8;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_CS_iter8_fsm_state9;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_CS_iter9_fsm_state10;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_CS_iter10_fsm_state11;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_CS_iter11_fsm_state12;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_CS_iter12_fsm_state13;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_CS_iter13_fsm_state14;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_CS_iter14_fsm_state15;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_CS_iter15_fsm_state16;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_CS_iter16_fsm_state17;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_CS_iter17_fsm_state18;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_CS_iter18_fsm_state19;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_CS_iter19_fsm_state20;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_CS_iter20_fsm_state21;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_CS_iter21_fsm_state22;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_CS_iter22_fsm_state23;
reg   [0:0] icmp_ln23_reg_1705;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter22_reg;
reg    ap_block_state24_pp0_stage0_iter23;
reg    ap_block_state24_io;
wire    ap_CS_iter23_fsm_state24;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter23_reg;
wire    regslice_both_output_stream_V_data_V_U_apdone_blk;
reg    ap_block_state25_pp0_stage0_iter24;
reg    ap_block_state25_io;
wire    ap_CS_iter24_fsm_state25;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_we0;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_q0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_q1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce0;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_address1;
reg    BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_q1;
reg    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0;
reg    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0;
wire   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1;
reg    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1;
wire   [7:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1;
reg    output_stream_TDATA_blk_n;
reg    input_stream_TDATA_blk_n;
wire   [0:0] icmp_ln23_reg_1705_pp0_iter0_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter1_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter2_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter3_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter4_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter5_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter6_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter7_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter8_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter9_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter10_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter11_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter12_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter13_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter14_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter15_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter16_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter17_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter18_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter19_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter20_reg;
reg   [0:0] icmp_ln23_reg_1705_pp0_iter21_reg;
wire   [7:0] px_r_fu_473_p4;
reg   [7:0] px_r_reg_1709;
reg   [7:0] px_r_reg_1709_pp0_iter1_reg;
reg   [7:0] px_r_reg_1709_pp0_iter2_reg;
reg   [7:0] px_r_reg_1709_pp0_iter3_reg;
reg   [7:0] px_r_reg_1709_pp0_iter4_reg;
reg   [7:0] px_r_reg_1709_pp0_iter5_reg;
reg   [7:0] px_r_reg_1709_pp0_iter6_reg;
reg   [7:0] px_r_reg_1709_pp0_iter7_reg;
reg   [7:0] px_r_reg_1709_pp0_iter8_reg;
reg   [7:0] px_r_reg_1709_pp0_iter9_reg;
reg   [7:0] px_r_reg_1709_pp0_iter10_reg;
reg   [7:0] px_r_reg_1709_pp0_iter11_reg;
reg   [7:0] px_r_reg_1709_pp0_iter12_reg;
reg   [7:0] px_r_reg_1709_pp0_iter13_reg;
reg   [7:0] px_r_reg_1709_pp0_iter14_reg;
reg   [7:0] px_r_reg_1709_pp0_iter15_reg;
reg   [7:0] px_r_reg_1709_pp0_iter16_reg;
reg   [7:0] px_r_reg_1709_pp0_iter17_reg;
reg   [7:0] px_r_reg_1709_pp0_iter18_reg;
reg   [7:0] px_r_reg_1709_pp0_iter19_reg;
reg   [7:0] px_r_reg_1709_pp0_iter20_reg;
reg   [7:0] px_r_reg_1709_pp0_iter21_reg;
reg   [7:0] px_r_reg_1709_pp0_iter22_reg;
wire   [7:0] px_g_fu_483_p4;
reg   [7:0] px_g_reg_1718;
reg   [7:0] px_g_reg_1718_pp0_iter1_reg;
reg   [7:0] px_g_reg_1718_pp0_iter2_reg;
reg   [7:0] px_g_reg_1718_pp0_iter3_reg;
reg   [7:0] px_g_reg_1718_pp0_iter4_reg;
reg   [7:0] px_g_reg_1718_pp0_iter5_reg;
reg   [7:0] px_g_reg_1718_pp0_iter6_reg;
reg   [7:0] px_g_reg_1718_pp0_iter7_reg;
reg   [7:0] px_g_reg_1718_pp0_iter8_reg;
reg   [7:0] px_g_reg_1718_pp0_iter9_reg;
reg   [7:0] px_g_reg_1718_pp0_iter10_reg;
reg   [7:0] px_g_reg_1718_pp0_iter11_reg;
reg   [7:0] px_g_reg_1718_pp0_iter12_reg;
reg   [7:0] px_g_reg_1718_pp0_iter13_reg;
reg   [7:0] px_g_reg_1718_pp0_iter14_reg;
reg   [7:0] px_g_reg_1718_pp0_iter15_reg;
reg   [7:0] px_g_reg_1718_pp0_iter16_reg;
reg   [7:0] px_g_reg_1718_pp0_iter17_reg;
reg   [7:0] px_g_reg_1718_pp0_iter18_reg;
reg   [7:0] px_g_reg_1718_pp0_iter19_reg;
reg   [7:0] px_g_reg_1718_pp0_iter20_reg;
reg   [7:0] px_g_reg_1718_pp0_iter21_reg;
reg   [7:0] px_g_reg_1718_pp0_iter22_reg;
wire   [7:0] px_b_fu_493_p1;
reg   [7:0] px_b_reg_1726;
reg   [7:0] px_b_reg_1726_pp0_iter1_reg;
reg   [7:0] px_b_reg_1726_pp0_iter2_reg;
reg   [7:0] px_b_reg_1726_pp0_iter3_reg;
reg   [7:0] px_b_reg_1726_pp0_iter4_reg;
reg   [7:0] px_b_reg_1726_pp0_iter5_reg;
reg   [7:0] px_b_reg_1726_pp0_iter6_reg;
reg   [7:0] px_b_reg_1726_pp0_iter7_reg;
reg   [7:0] px_b_reg_1726_pp0_iter8_reg;
reg   [7:0] px_b_reg_1726_pp0_iter9_reg;
reg   [7:0] px_b_reg_1726_pp0_iter10_reg;
reg   [7:0] px_b_reg_1726_pp0_iter11_reg;
reg   [7:0] px_b_reg_1726_pp0_iter12_reg;
reg   [7:0] px_b_reg_1726_pp0_iter13_reg;
reg   [7:0] px_b_reg_1726_pp0_iter14_reg;
reg   [7:0] px_b_reg_1726_pp0_iter15_reg;
reg   [7:0] px_b_reg_1726_pp0_iter16_reg;
reg   [7:0] px_b_reg_1726_pp0_iter17_reg;
reg   [7:0] px_b_reg_1726_pp0_iter18_reg;
reg   [7:0] px_b_reg_1726_pp0_iter19_reg;
reg   [7:0] px_b_reg_1726_pp0_iter20_reg;
reg   [7:0] px_b_reg_1726_pp0_iter21_reg;
reg   [7:0] px_b_reg_1726_pp0_iter22_reg;
wire   [7:0] max_1_fu_509_p3;
reg   [7:0] max_1_reg_1733;
wire   [0:0] icmp_ln10_fu_517_p2;
reg   [0:0] icmp_ln10_reg_1738;
wire   [0:0] icmp_ln10_reg_1738_pp0_iter0_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter1_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter2_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter3_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter4_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter5_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter6_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter7_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter8_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter9_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter10_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter11_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter12_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter13_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter14_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter15_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter16_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter17_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter18_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter19_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter20_reg;
reg   [0:0] icmp_ln10_reg_1738_pp0_iter21_reg;
wire   [7:0] min_1_fu_535_p3;
reg   [7:0] min_1_reg_1743;
wire   [0:0] icmp_ln18_fu_543_p2;
reg   [0:0] icmp_ln18_reg_1748;
wire   [0:0] icmp_ln24_fu_557_p2;
reg   [0:0] icmp_ln24_reg_1753;
reg   [0:0] icmp_ln24_reg_1753_pp0_iter2_reg;
wire   [7:0] diff_fu_601_p2;
reg   [7:0] diff_reg_1770;
wire   [0:0] icmp_ln41_fu_607_p2;
reg   [0:0] icmp_ln41_reg_1777;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter2_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter3_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter4_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter5_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter6_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter7_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter8_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter9_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter10_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter11_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter12_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter13_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter14_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter15_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter16_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter17_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter18_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter19_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter20_reg;
reg   [0:0] icmp_ln41_reg_1777_pp0_iter21_reg;
wire   [15:0] add_ln42_fu_669_p2;
reg   [15:0] add_ln42_reg_1781;
wire   [0:0] icmp_ln43_fu_675_p2;
reg   [0:0] icmp_ln43_reg_1786;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter2_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter3_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter4_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter5_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter6_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter7_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter8_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter9_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter10_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter11_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter12_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter13_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter14_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter15_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter16_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter17_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter18_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter19_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter20_reg;
reg   [0:0] icmp_ln43_reg_1786_pp0_iter21_reg;
wire   [15:0] add_ln44_fu_726_p2;
reg   [15:0] add_ln44_reg_1790;
wire   [15:0] add_ln43_fu_778_p2;
reg   [15:0] add_ln43_reg_1795;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_8_addr_reg_1800;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_7_addr_reg_1805;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_6_addr_reg_1811;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_5_addr_reg_1817;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_4_addr_reg_1823;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_3_addr_reg_1829;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_2_addr_reg_1835;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_1_addr_reg_1841;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_addr_reg_1847;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter2_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter3_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter4_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter5_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter6_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter7_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter8_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter9_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter10_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter11_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter12_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter13_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter14_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter15_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter16_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter17_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter18_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter19_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter20_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter21_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter22_reg;
wire   [0:0] icmp_ln86_fu_784_p2;
reg   [0:0] icmp_ln86_reg_1859;
reg   [0:0] icmp_ln86_reg_1859_pp0_iter2_reg;
wire   [0:0] icmp_ln68_fu_825_p2;
reg   [0:0] icmp_ln68_reg_1879;
reg   [0:0] icmp_ln68_reg_1879_pp0_iter3_reg;
wire   [0:0] icmp_ln68_1_fu_831_p2;
reg   [0:0] icmp_ln68_1_reg_1884;
reg   [0:0] icmp_ln68_1_reg_1884_pp0_iter3_reg;
wire   [0:0] icmp_ln68_2_fu_837_p2;
reg   [0:0] icmp_ln68_2_reg_1889;
reg   [0:0] icmp_ln68_2_reg_1889_pp0_iter3_reg;
wire   [0:0] icmp_ln68_3_fu_843_p2;
reg   [0:0] icmp_ln68_3_reg_1894;
reg   [0:0] icmp_ln68_3_reg_1894_pp0_iter3_reg;
reg   [0:0] icmp_ln68_3_reg_1894_pp0_iter4_reg;
wire   [0:0] icmp_ln68_4_fu_849_p2;
reg   [0:0] icmp_ln68_4_reg_1899;
reg   [0:0] icmp_ln68_4_reg_1899_pp0_iter3_reg;
reg   [0:0] icmp_ln68_4_reg_1899_pp0_iter4_reg;
wire   [0:0] icmp_ln68_5_fu_855_p2;
reg   [0:0] icmp_ln68_5_reg_1904;
reg   [0:0] icmp_ln68_5_reg_1904_pp0_iter3_reg;
reg   [0:0] icmp_ln68_5_reg_1904_pp0_iter4_reg;
reg   [0:0] icmp_ln68_5_reg_1904_pp0_iter5_reg;
wire   [0:0] icmp_ln68_6_fu_861_p2;
reg   [0:0] icmp_ln68_6_reg_1909;
reg   [0:0] icmp_ln68_6_reg_1909_pp0_iter3_reg;
reg   [0:0] icmp_ln68_6_reg_1909_pp0_iter4_reg;
reg   [0:0] icmp_ln68_6_reg_1909_pp0_iter5_reg;
wire   [0:0] icmp_ln68_7_fu_867_p2;
reg   [0:0] icmp_ln68_7_reg_1914;
reg   [0:0] icmp_ln68_7_reg_1914_pp0_iter3_reg;
reg   [0:0] icmp_ln68_7_reg_1914_pp0_iter4_reg;
reg   [0:0] icmp_ln68_7_reg_1914_pp0_iter5_reg;
reg   [0:0] icmp_ln68_7_reg_1914_pp0_iter6_reg;
wire   [0:0] icmp_ln68_8_fu_873_p2;
reg   [0:0] icmp_ln68_8_reg_1919;
reg   [0:0] icmp_ln68_8_reg_1919_pp0_iter3_reg;
reg   [0:0] icmp_ln68_8_reg_1919_pp0_iter4_reg;
reg   [0:0] icmp_ln68_8_reg_1919_pp0_iter5_reg;
reg   [0:0] icmp_ln68_8_reg_1919_pp0_iter6_reg;
wire   [0:0] select_ln23_2_fu_1061_p3;
reg   [0:0] select_ln23_2_reg_1924;
wire   [0:0] select_ln23_3_fu_1080_p3;
reg   [0:0] select_ln23_3_reg_1930;
wire   [0:0] select_ln23_4_fu_1099_p3;
reg   [0:0] select_ln23_4_reg_1936;
reg   [0:0] select_ln23_4_reg_1936_pp0_iter4_reg;
wire   [0:0] select_ln23_5_fu_1118_p3;
reg   [0:0] select_ln23_5_reg_1942;
reg   [0:0] select_ln23_5_reg_1942_pp0_iter4_reg;
wire   [0:0] select_ln23_6_fu_1125_p3;
reg   [0:0] select_ln23_6_reg_1948;
reg   [0:0] select_ln23_6_reg_1948_pp0_iter4_reg;
reg   [0:0] select_ln23_6_reg_1948_pp0_iter5_reg;
wire   [0:0] select_ln23_7_fu_1132_p3;
reg   [0:0] select_ln23_7_reg_1954;
reg   [0:0] select_ln23_7_reg_1954_pp0_iter4_reg;
reg   [0:0] select_ln23_7_reg_1954_pp0_iter5_reg;
wire   [0:0] select_ln23_8_fu_1139_p3;
reg   [0:0] select_ln23_8_reg_1960;
reg   [0:0] select_ln23_8_reg_1960_pp0_iter4_reg;
reg   [0:0] select_ln23_8_reg_1960_pp0_iter5_reg;
reg   [0:0] select_ln23_8_reg_1960_pp0_iter6_reg;
wire   [0:0] select_ln23_9_fu_1146_p3;
reg   [0:0] select_ln23_9_reg_1966;
reg   [0:0] select_ln23_9_reg_1966_pp0_iter4_reg;
reg   [0:0] select_ln23_9_reg_1966_pp0_iter5_reg;
reg   [0:0] select_ln23_9_reg_1966_pp0_iter6_reg;
wire   [0:0] select_ln23_10_fu_1165_p3;
reg   [0:0] select_ln23_10_reg_1972;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter4_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter5_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter6_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter7_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter8_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter9_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter10_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter11_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter12_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter13_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter14_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter15_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter16_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter17_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter18_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter19_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter20_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter21_reg;
reg   [0:0] select_ln23_10_reg_1972_pp0_iter22_reg;
wire   [0:0] xor_ln23_fu_1179_p2;
reg   [0:0] xor_ln23_reg_1978;
wire   [1:0] select_ln23_12_fu_1193_p3;
reg   [1:0] select_ln23_12_reg_1984;
wire   [0:0] count_fu_1207_p2;
reg   [0:0] count_reg_1989;
wire   [0:0] pixel_out_last_fu_1213_p2;
reg   [0:0] pixel_out_last_reg_1994;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter4_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter5_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter6_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter7_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter8_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter9_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter10_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter11_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter12_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter13_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter14_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter15_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter16_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter17_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter18_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter19_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter20_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter21_reg;
reg   [0:0] pixel_out_last_reg_1994_pp0_iter22_reg;
wire   [1:0] total_3_fu_1288_p3;
reg   [1:0] total_3_reg_1999;
wire   [2:0] count_10_fu_1312_p3;
reg   [2:0] count_10_reg_2004;
wire   [2:0] count_15_fu_1371_p3;
reg   [2:0] count_15_reg_2011;
wire   [2:0] total_8_fu_1385_p2;
reg   [2:0] total_8_reg_2018;
wire   [3:0] count_21_fu_1434_p3;
reg   [3:0] count_21_reg_2023;
wire   [3:0] total_12_fu_1454_p3;
reg   [3:0] total_12_reg_2030;
wire   [3:0] count_27_fu_1496_p3;
reg   [3:0] count_27_reg_2036;
reg   [3:0] count_27_reg_2036_pp0_iter8_reg;
reg   [3:0] count_27_reg_2036_pp0_iter9_reg;
reg   [3:0] count_27_reg_2036_pp0_iter10_reg;
reg   [3:0] count_27_reg_2036_pp0_iter11_reg;
reg   [3:0] count_27_reg_2036_pp0_iter12_reg;
reg   [3:0] count_27_reg_2036_pp0_iter13_reg;
reg   [3:0] count_27_reg_2036_pp0_iter14_reg;
reg   [3:0] count_27_reg_2036_pp0_iter15_reg;
reg   [3:0] count_27_reg_2036_pp0_iter16_reg;
reg   [3:0] count_27_reg_2036_pp0_iter17_reg;
reg   [3:0] count_27_reg_2036_pp0_iter18_reg;
reg   [3:0] count_27_reg_2036_pp0_iter19_reg;
reg   [3:0] count_27_reg_2036_pp0_iter20_reg;
reg   [3:0] count_27_reg_2036_pp0_iter21_reg;
reg   [3:0] count_27_reg_2036_pp0_iter22_reg;
wire   [3:0] total_14_fu_1503_p3;
reg   [3:0] total_14_reg_2043;
reg   [3:0] total_14_reg_2043_pp0_iter8_reg;
reg   [3:0] total_14_reg_2043_pp0_iter9_reg;
reg   [3:0] total_14_reg_2043_pp0_iter10_reg;
reg   [3:0] total_14_reg_2043_pp0_iter11_reg;
reg   [3:0] total_14_reg_2043_pp0_iter12_reg;
reg   [3:0] total_14_reg_2043_pp0_iter13_reg;
reg   [3:0] total_14_reg_2043_pp0_iter14_reg;
reg   [3:0] total_14_reg_2043_pp0_iter15_reg;
reg   [3:0] total_14_reg_2043_pp0_iter16_reg;
reg   [3:0] total_14_reg_2043_pp0_iter17_reg;
reg   [3:0] total_14_reg_2043_pp0_iter18_reg;
reg   [3:0] total_14_reg_2043_pp0_iter19_reg;
reg   [3:0] total_14_reg_2043_pp0_iter20_reg;
reg   [3:0] total_14_reg_2043_pp0_iter21_reg;
reg   [3:0] total_14_reg_2043_pp0_iter22_reg;
wire  signed [16:0] sext_ln39_fu_1509_p1;
wire   [16:0] tmp_2_fu_1517_p2;
reg   [16:0] tmp_2_reg_2054;
wire   [16:0] tmp_1_fu_1527_p2;
reg   [16:0] tmp_1_reg_2059;
wire   [7:0] h_neighbor_10_fu_1571_p3;
reg   [7:0] h_neighbor_10_reg_2064;
wire   [0:0] icmp_ln68_9_fu_1579_p2;
reg   [0:0] icmp_ln68_9_reg_2069;
wire   [3:0] count_28_fu_1585_p2;
reg   [3:0] count_28_reg_2074;
reg   [16:0] ap_phi_mux_tmp_3_phi_fu_428_p8;
wire   [16:0] ap_phi_reg_pp0_iter0_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter1_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter2_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter3_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter4_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter5_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter6_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter7_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter8_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter9_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter10_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter11_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter12_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter13_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter14_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter15_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter16_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter17_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter18_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter19_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter20_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter21_tmp_3_reg_424;
reg   [16:0] ap_phi_reg_pp0_iter22_tmp_3_reg_424;
wire   [63:0] zext_ln24_fu_571_p1;
reg   [8:0] x_fu_190;
wire   [8:0] add_ln24_fu_790_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [8:0] ap_sig_allocacmp_x_load;
reg   [7:0] y_1_fu_194;
wire   [7:0] select_ln23_13_fu_1200_p3;
reg    ap_loop_init_pp0_iter2_reg;
reg    ap_loop_init_pp0_iter3_reg;
reg   [7:0] ap_sig_allocacmp_y_3;
reg   [16:0] indvar_flatten_fu_198;
wire   [16:0] add_ln23_fu_463_p2;
reg   [16:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [0:0] icmp_ln9_fu_497_p2;
wire   [0:0] xor_ln9_fu_503_p2;
wire   [0:0] icmp_ln17_fu_523_p2;
wire   [0:0] xor_ln17_fu_529_p2;
wire   [8:0] select_ln23_fu_563_p3;
wire   [0:0] xor_ln18_fu_590_p2;
wire   [7:0] max_3_fu_585_p3;
wire   [7:0] min_3_fu_595_p3;
wire   [8:0] zext_ln42_fu_626_p1;
wire   [8:0] zext_ln42_1_fu_623_p1;
wire   [8:0] sub_ln42_fu_629_p2;
wire   [14:0] shl_ln_fu_635_p3;
wire   [10:0] shl_ln42_1_fu_647_p3;
wire  signed [15:0] sext_ln42_fu_643_p1;
wire  signed [15:0] sext_ln42_1_fu_655_p1;
wire   [6:0] lshr_ln_fu_613_p4;
wire   [15:0] sub_ln42_1_fu_659_p2;
wire   [15:0] zext_ln42_2_fu_665_p1;
wire   [8:0] zext_ln44_fu_683_p1;
wire   [8:0] zext_ln44_1_fu_680_p1;
wire   [8:0] sub_ln44_fu_686_p2;
wire   [14:0] shl_ln2_fu_692_p3;
wire   [10:0] shl_ln44_1_fu_704_p3;
wire  signed [15:0] sext_ln44_fu_700_p1;
wire  signed [15:0] sext_ln44_1_fu_712_p1;
wire   [15:0] sub_ln44_1_fu_716_p2;
wire   [15:0] zext_ln44_2_fu_722_p1;
wire   [8:0] zext_ln43_1_fu_735_p1;
wire   [8:0] zext_ln43_fu_732_p1;
wire   [8:0] sub_ln43_fu_738_p2;
wire   [14:0] shl_ln1_fu_744_p3;
wire   [10:0] shl_ln43_1_fu_756_p3;
wire  signed [15:0] sext_ln43_fu_752_p1;
wire  signed [15:0] sext_ln43_1_fu_764_p1;
wire   [15:0] sub_ln43_1_fu_768_p2;
wire   [15:0] zext_ln43_2_fu_774_p1;
wire   [8:0] grp_fu_804_p1;
wire   [8:0] grp_fu_812_p1;
wire   [8:0] grp_fu_820_p1;
wire   [8:0] zext_ln23_fu_882_p1;
wire   [8:0] yy_fu_892_p2;
wire   [8:0] yy_1_fu_904_p2;
wire   [8:0] yy_2_fu_916_p2;
wire   [8:0] yy_3_fu_928_p2;
wire   [8:0] yy_4_fu_940_p2;
wire   [7:0] y_fu_952_p2;
wire   [7:0] yy_7_fu_964_p2;
wire   [7:0] yy_8_fu_976_p2;
wire   [7:0] yy_9_fu_988_p2;
wire   [7:0] yy_10_fu_1000_p2;
wire   [0:0] empty_50_fu_898_p2;
wire   [0:0] cmp_i_i31_i_i_mid1_fu_1024_p2;
wire   [0:0] cmp_i_i31_i_i_fu_886_p2;
wire   [8:0] zext_ln23_1_fu_1020_p1;
wire   [8:0] yy_mid1_fu_1037_p2;
wire   [8:0] yy_1_mid1_fu_1049_p2;
wire   [0:0] p_mid111_fu_1055_p2;
wire   [0:0] empty_51_fu_910_p2;
wire   [8:0] yy_2_mid1_fu_1068_p2;
wire   [0:0] p_mid113_fu_1074_p2;
wire   [0:0] empty_52_fu_922_p2;
wire   [8:0] yy_3_mid1_fu_1087_p2;
wire   [0:0] p_mid115_fu_1093_p2;
wire   [0:0] empty_53_fu_934_p2;
wire   [8:0] yy_4_mid1_fu_1106_p2;
wire   [0:0] p_mid117_fu_1112_p2;
wire   [0:0] empty_54_fu_946_p2;
wire   [0:0] empty_56_fu_970_p2;
wire   [0:0] empty_55_fu_958_p2;
wire   [0:0] empty_57_fu_982_p2;
wire   [0:0] empty_58_fu_994_p2;
wire   [0:0] empty_59_fu_1006_p2;
wire   [7:0] yy_10_mid1_fu_1153_p2;
wire   [0:0] p_mid127_fu_1159_p2;
wire   [0:0] p_mid1_fu_1043_p2;
wire   [0:0] select_ln23_11_fu_1172_p3;
wire   [1:0] total_1_mid1_fu_1185_p3;
wire   [1:0] total_fu_1012_p3;
wire   [0:0] select_ln23_1_fu_1030_p3;
wire   [0:0] count_1_fu_1226_p2;
wire   [1:0] count_2_fu_1234_p3;
wire   [1:0] zext_ln59_fu_1230_p1;
wire   [1:0] count_3_fu_1242_p3;
wire   [1:0] zext_ln23_2_fu_1223_p1;
wire   [1:0] total_1_fu_1256_p3;
wire   [1:0] count_4_fu_1249_p3;
wire   [1:0] count_5_fu_1268_p2;
wire   [1:0] count_6_fu_1274_p3;
wire   [1:0] total_2_fu_1262_p2;
wire   [1:0] count_7_fu_1281_p3;
wire   [2:0] zext_ln59_2_fu_1295_p1;
wire   [2:0] count_8_fu_1299_p2;
wire   [2:0] count_9_fu_1305_p3;
wire   [2:0] zext_ln59_1_fu_1319_p1;
wire   [2:0] total_4_fu_1322_p2;
wire   [2:0] total_5_fu_1328_p3;
wire   [2:0] count_11_fu_1341_p2;
wire   [2:0] count_12_fu_1346_p3;
wire   [2:0] total_6_fu_1335_p2;
wire   [2:0] count_13_fu_1352_p3;
wire   [2:0] count_14_fu_1365_p2;
wire   [2:0] total_7_fu_1358_p3;
wire   [2:0] total_11_v_cast_cast_fu_1378_p3;
wire   [2:0] count_16_fu_1391_p2;
wire   [2:0] count_17_fu_1396_p3;
wire   [2:0] count_18_fu_1402_p3;
wire   [3:0] zext_ln59_3_fu_1408_p1;
wire   [3:0] zext_ln59_4_fu_1411_p1;
wire   [3:0] count_19_fu_1421_p2;
wire   [3:0] count_20_fu_1427_p3;
wire   [3:0] total_9_fu_1415_p2;
wire   [3:0] total_10_fu_1441_p3;
wire   [3:0] total_11_fu_1448_p2;
wire   [3:0] count_22_fu_1461_p2;
wire   [3:0] count_23_fu_1466_p3;
wire   [3:0] count_24_fu_1472_p3;
wire   [3:0] count_25_fu_1483_p2;
wire   [3:0] count_26_fu_1489_p3;
wire   [3:0] total_13_fu_1478_p2;
wire   [15:0] grp_fu_804_p2;
wire   [15:0] grp_fu_812_p2;
wire  signed [16:0] sext_ln44_2_fu_1513_p1;
wire   [15:0] grp_fu_820_p2;
wire  signed [16:0] sext_ln43_2_fu_1523_p1;
wire   [8:0] trunc_ln39_fu_1533_p1;
wire   [8:0] add_ln46_fu_1545_p2;
wire   [0:0] tmp_6_fu_1537_p3;
wire   [7:0] tmp_4_fu_1551_p4;
wire   [7:0] tmp_5_fu_1561_p4;
wire   [3:0] count_29_fu_1595_p3;
wire   [3:0] count_30_fu_1600_p3;
wire   [4:0] shl_ln72_1_fu_1614_p3;
wire   [6:0] shl_ln3_fu_1606_p3;
wire   [6:0] zext_ln72_fu_1622_p1;
wire   [3:0] total_15_fu_1590_p2;
wire   [3:0] empty_60_fu_1632_p3;
wire   [6:0] add_ln72_fu_1626_p2;
wire   [6:0] shl_ln72_2_fu_1638_p3;
wire   [0:0] icmp_ln72_fu_1646_p2;
wire   [7:0] out_px_r_1_fu_1659_p3;
wire   [7:0] out_px_g_1_fu_1652_p3;
wire   [7:0] out_px_b_1_fu_1666_p3;
reg    grp_fu_804_ce;
reg    grp_fu_812_ce;
reg    grp_fu_820_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg   [1:0] ap_NS_iter7_fsm;
reg   [1:0] ap_NS_iter8_fsm;
reg   [1:0] ap_NS_iter9_fsm;
reg   [1:0] ap_NS_iter10_fsm;
reg   [1:0] ap_NS_iter11_fsm;
reg   [1:0] ap_NS_iter12_fsm;
reg   [1:0] ap_NS_iter13_fsm;
reg   [1:0] ap_NS_iter14_fsm;
reg   [1:0] ap_NS_iter15_fsm;
reg   [1:0] ap_NS_iter16_fsm;
reg   [1:0] ap_NS_iter17_fsm;
reg   [1:0] ap_NS_iter18_fsm;
reg   [1:0] ap_NS_iter19_fsm;
reg   [1:0] ap_NS_iter20_fsm;
reg   [1:0] ap_NS_iter21_fsm;
reg   [1:0] ap_NS_iter22_fsm;
reg   [1:0] ap_NS_iter23_fsm;
reg   [1:0] ap_NS_iter24_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
wire    ap_ST_iter5_fsm_state6_blk;
wire    ap_ST_iter6_fsm_state7_blk;
wire    ap_ST_iter7_fsm_state8_blk;
wire    ap_ST_iter8_fsm_state9_blk;
wire    ap_ST_iter9_fsm_state10_blk;
wire    ap_ST_iter10_fsm_state11_blk;
wire    ap_ST_iter11_fsm_state12_blk;
wire    ap_ST_iter12_fsm_state13_blk;
wire    ap_ST_iter13_fsm_state14_blk;
wire    ap_ST_iter14_fsm_state15_blk;
wire    ap_ST_iter15_fsm_state16_blk;
wire    ap_ST_iter16_fsm_state17_blk;
wire    ap_ST_iter17_fsm_state18_blk;
wire    ap_ST_iter18_fsm_state19_blk;
wire    ap_ST_iter19_fsm_state20_blk;
wire    ap_ST_iter20_fsm_state21_blk;
wire    ap_ST_iter21_fsm_state22_blk;
wire    ap_ST_iter22_fsm_state23_blk;
reg    ap_ST_iter23_fsm_state24_blk;
reg    ap_ST_iter24_fsm_state25_blk;
wire    ap_start_int;
wire   [23:0] output_stream_TDATA_int_regslice;
reg    output_stream_TVALID_int_regslice;
wire    output_stream_TREADY_int_regslice;
wire    regslice_both_output_stream_V_data_V_U_vld_out;
wire    regslice_both_output_stream_V_keep_V_U_apdone_blk;
wire    regslice_both_output_stream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_keep_V_U_vld_out;
wire    regslice_both_output_stream_V_strb_V_U_apdone_blk;
wire    regslice_both_output_stream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_strb_V_U_vld_out;
wire    regslice_both_output_stream_V_user_V_U_apdone_blk;
wire    regslice_both_output_stream_V_user_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_user_V_U_vld_out;
wire    regslice_both_output_stream_V_last_V_U_apdone_blk;
wire    regslice_both_output_stream_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_last_V_U_vld_out;
wire    regslice_both_output_stream_V_id_V_U_apdone_blk;
wire    regslice_both_output_stream_V_id_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_id_V_U_vld_out;
wire    regslice_both_output_stream_V_dest_V_U_apdone_blk;
wire    regslice_both_output_stream_V_dest_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_dest_V_U_vld_out;
wire    regslice_both_input_stream_V_data_V_U_apdone_blk;
wire   [23:0] input_stream_TDATA_int_regslice;
wire    input_stream_TVALID_int_regslice;
reg    input_stream_TREADY_int_regslice;
wire    regslice_both_input_stream_V_data_V_U_ack_in;
wire    regslice_both_input_stream_V_keep_V_U_apdone_blk;
wire   [2:0] input_stream_TKEEP_int_regslice;
wire    regslice_both_input_stream_V_keep_V_U_vld_out;
wire    regslice_both_input_stream_V_keep_V_U_ack_in;
wire    regslice_both_input_stream_V_strb_V_U_apdone_blk;
wire   [2:0] input_stream_TSTRB_int_regslice;
wire    regslice_both_input_stream_V_strb_V_U_vld_out;
wire    regslice_both_input_stream_V_strb_V_U_ack_in;
wire    regslice_both_input_stream_V_user_V_U_apdone_blk;
wire   [0:0] input_stream_TUSER_int_regslice;
wire    regslice_both_input_stream_V_user_V_U_vld_out;
wire    regslice_both_input_stream_V_user_V_U_ack_in;
wire    regslice_both_input_stream_V_last_V_U_apdone_blk;
wire   [0:0] input_stream_TLAST_int_regslice;
wire    regslice_both_input_stream_V_last_V_U_vld_out;
wire    regslice_both_input_stream_V_last_V_U_ack_in;
wire    regslice_both_input_stream_V_id_V_U_apdone_blk;
wire   [0:0] input_stream_TID_int_regslice;
wire    regslice_both_input_stream_V_id_V_U_vld_out;
wire    regslice_both_input_stream_V_id_V_U_ack_in;
wire    regslice_both_input_stream_V_dest_V_U_apdone_blk;
wire   [0:0] input_stream_TDEST_int_regslice;
wire    regslice_both_input_stream_V_dest_V_U_vld_out;
wire    regslice_both_input_stream_V_dest_V_U_ack_in;
wire   [15:0] grp_fu_804_p10;
wire   [15:0] grp_fu_812_p10;
wire   [15:0] grp_fu_820_p10;
reg    ap_condition_1320;
reg    ap_condition_1250;
reg    ap_condition_2826;
reg    ap_condition_2786;
reg    ap_condition_2922;
reg    ap_condition_2800;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_CS_iter6_fsm = 2'd1;
#0 ap_CS_iter7_fsm = 2'd1;
#0 ap_CS_iter8_fsm = 2'd1;
#0 ap_CS_iter9_fsm = 2'd1;
#0 ap_CS_iter10_fsm = 2'd1;
#0 ap_CS_iter11_fsm = 2'd1;
#0 ap_CS_iter12_fsm = 2'd1;
#0 ap_CS_iter13_fsm = 2'd1;
#0 ap_CS_iter14_fsm = 2'd1;
#0 ap_CS_iter15_fsm = 2'd1;
#0 ap_CS_iter16_fsm = 2'd1;
#0 ap_CS_iter17_fsm = 2'd1;
#0 ap_CS_iter18_fsm = 2'd1;
#0 ap_CS_iter19_fsm = 2'd1;
#0 ap_CS_iter20_fsm = 2'd1;
#0 ap_CS_iter21_fsm = 2'd1;
#0 ap_CS_iter22_fsm = 2'd1;
#0 ap_CS_iter23_fsm = 2'd1;
#0 ap_CS_iter24_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulbkb #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_8_addr_reg_1800),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_q1),
    .q0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_q0)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_7_addr_reg_1805),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_6_addr_reg_1811),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_5_addr_reg_1817),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_4_addr_reg_1823),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_3_addr_reg_1829),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_2_addr_reg_1835),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_1_addr_reg_1841),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_addr_reg_1847),
    .ce0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_we0),
    .d0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ulcud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter22_reg),
    .ce0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0),
    .we0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0),
    .d0(h_neighbor_10_reg_2064),
    .address1(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1),
    .ce1(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1),
    .q1(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1)
);

BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln42_reg_1781),
    .din1(grp_fu_804_p1),
    .ce(grp_fu_804_ce),
    .dout(grp_fu_804_p2)
);

BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln44_reg_1790),
    .din1(grp_fu_812_p1),
    .ce(grp_fu_812_ce),
    .dout(grp_fu_812_p2)
);

BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln43_reg_1795),
    .din1(grp_fu_820_p1),
    .ce(grp_fu_820_ce),
    .dout(grp_fu_820_p2)
);

BackGrRemovalStream_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 24 ))
regslice_both_output_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(output_stream_TDATA_int_regslice),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(output_stream_TREADY_int_regslice),
    .data_out(output_stream_TDATA),
    .vld_out(regslice_both_output_stream_V_data_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_data_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_output_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(3'd7),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_keep_V_U_ack_in_dummy),
    .data_out(output_stream_TKEEP),
    .vld_out(regslice_both_output_stream_V_keep_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_keep_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_output_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(3'd7),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_strb_V_U_ack_in_dummy),
    .data_out(output_stream_TSTRB),
    .vld_out(regslice_both_output_stream_V_strb_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_strb_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_user_V_U_ack_in_dummy),
    .data_out(output_stream_TUSER),
    .vld_out(regslice_both_output_stream_V_user_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_user_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pixel_out_last_reg_1994_pp0_iter22_reg),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_last_V_U_ack_in_dummy),
    .data_out(output_stream_TLAST),
    .vld_out(regslice_both_output_stream_V_last_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_last_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_id_V_U_ack_in_dummy),
    .data_out(output_stream_TID),
    .vld_out(regslice_both_output_stream_V_id_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_id_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_dest_V_U_ack_in_dummy),
    .data_out(output_stream_TDEST),
    .vld_out(regslice_both_output_stream_V_dest_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_dest_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 24 ))
regslice_both_input_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TDATA),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_data_V_U_ack_in),
    .data_out(input_stream_TDATA_int_regslice),
    .vld_out(input_stream_TVALID_int_regslice),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_data_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_input_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TKEEP),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_keep_V_U_ack_in),
    .data_out(input_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_input_stream_V_keep_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_keep_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_input_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TSTRB),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_strb_V_U_ack_in),
    .data_out(input_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_input_stream_V_strb_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_strb_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TUSER),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_user_V_U_ack_in),
    .data_out(input_stream_TUSER_int_regslice),
    .vld_out(regslice_both_input_stream_V_user_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_user_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TLAST),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_last_V_U_ack_in),
    .data_out(input_stream_TLAST_int_regslice),
    .vld_out(regslice_both_input_stream_V_last_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_last_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TID),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_id_V_U_ack_in),
    .data_out(input_stream_TID_int_regslice),
    .vld_out(regslice_both_input_stream_V_id_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_id_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TDEST),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_dest_V_U_ack_in),
    .data_out(input_stream_TDEST_int_regslice),
    .vld_out(regslice_both_input_stream_V_dest_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter10_fsm <= ap_ST_iter10_fsm_state0;
    end else begin
        ap_CS_iter10_fsm <= ap_NS_iter10_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter11_fsm <= ap_ST_iter11_fsm_state0;
    end else begin
        ap_CS_iter11_fsm <= ap_NS_iter11_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter12_fsm <= ap_ST_iter12_fsm_state0;
    end else begin
        ap_CS_iter12_fsm <= ap_NS_iter12_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter13_fsm <= ap_ST_iter13_fsm_state0;
    end else begin
        ap_CS_iter13_fsm <= ap_NS_iter13_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter14_fsm <= ap_ST_iter14_fsm_state0;
    end else begin
        ap_CS_iter14_fsm <= ap_NS_iter14_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter15_fsm <= ap_ST_iter15_fsm_state0;
    end else begin
        ap_CS_iter15_fsm <= ap_NS_iter15_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter16_fsm <= ap_ST_iter16_fsm_state0;
    end else begin
        ap_CS_iter16_fsm <= ap_NS_iter16_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter17_fsm <= ap_ST_iter17_fsm_state0;
    end else begin
        ap_CS_iter17_fsm <= ap_NS_iter17_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter18_fsm <= ap_ST_iter18_fsm_state0;
    end else begin
        ap_CS_iter18_fsm <= ap_NS_iter18_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter19_fsm <= ap_ST_iter19_fsm_state0;
    end else begin
        ap_CS_iter19_fsm <= ap_NS_iter19_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter20_fsm <= ap_ST_iter20_fsm_state0;
    end else begin
        ap_CS_iter20_fsm <= ap_NS_iter20_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter21_fsm <= ap_ST_iter21_fsm_state0;
    end else begin
        ap_CS_iter21_fsm <= ap_NS_iter21_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter22_fsm <= ap_ST_iter22_fsm_state0;
    end else begin
        ap_CS_iter22_fsm <= ap_NS_iter22_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter23_fsm <= ap_ST_iter23_fsm_state0;
    end else begin
        ap_CS_iter23_fsm <= ap_NS_iter23_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter24_fsm <= ap_ST_iter24_fsm_state0;
    end else begin
        ap_CS_iter24_fsm <= ap_NS_iter24_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
    end else begin
        ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter8_fsm <= ap_ST_iter8_fsm_state0;
    end else begin
        ap_CS_iter8_fsm <= ap_NS_iter8_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter9_fsm <= ap_ST_iter9_fsm_state0;
    end else begin
        ap_CS_iter9_fsm <= ap_NS_iter9_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | (ap_done_reg == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter24_fsm_state25) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | (ap_done_reg == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter24_fsm_state25) & (ap_loop_exit_ready_pp0_iter23_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= 1'b0;
    end else if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter23_fsm_state24))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2826)) begin
        if ((1'b1 == ap_condition_1250)) begin
            ap_phi_reg_pp0_iter22_tmp_3_reg_424 <= sext_ln39_fu_1509_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter22_tmp_3_reg_424 <= ap_phi_reg_pp0_iter21_tmp_3_reg_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2786)) begin
        if (((icmp_ln41_fu_607_p2 == 1'd1) & (icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_3_reg_424 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_3_reg_424 <= ap_phi_reg_pp0_iter1_tmp_3_reg_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2922)) begin
        if ((icmp_ln23_fu_457_p2 == 1'd0)) begin
            indvar_flatten_fu_198 <= add_ln23_fu_463_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_198 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2786)) begin
        if ((icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0)) begin
            x_fu_190 <= add_ln24_fu_790_p2;
        end else if ((ap_loop_init_pp0_iter1_reg == 1'b1)) begin
            x_fu_190 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2800)) begin
        if ((icmp_ln23_reg_1705_pp0_iter2_reg == 1'd0)) begin
            y_1_fu_194 <= select_ln23_13_fu_1200_p3;
        end else if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
            y_1_fu_194 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_1_addr_reg_1841 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_2_addr_reg_1835 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_3_addr_reg_1829 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_4_addr_reg_1823 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_5_addr_reg_1817 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_6_addr_reg_1811 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_7_addr_reg_1805 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_8_addr_reg_1800 <= zext_ln24_fu_571_p1;
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_addr_reg_1847 <= zext_ln24_fu_571_p1;
        diff_reg_1770 <= diff_fu_601_p2;
        icmp_ln24_reg_1753 <= icmp_ln24_fu_557_p2;
        icmp_ln41_reg_1777 <= icmp_ln41_fu_607_p2;
        icmp_ln86_reg_1859 <= icmp_ln86_fu_784_p2;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853 <= zext_ln24_fu_571_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln41_fu_607_p2 == 1'd0) & (icmp_ln10_reg_1738_pp0_iter0_reg == 1'd0) & (icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        add_ln42_reg_1781 <= add_ln42_fu_669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln43_fu_675_p2 == 1'd1) & (icmp_ln41_fu_607_p2 == 1'd0) & (icmp_ln10_reg_1738_pp0_iter0_reg == 1'd1) & (icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        add_ln43_reg_1795 <= add_ln43_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln43_fu_675_p2 == 1'd0) & (icmp_ln41_fu_607_p2 == 1'd0) & (icmp_ln10_reg_1738_pp0_iter0_reg == 1'd1) & (icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        add_ln44_reg_1790 <= add_ln44_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_phi_reg_pp0_iter10_tmp_3_reg_424 <= ap_phi_reg_pp0_iter9_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter9_reg <= count_27_reg_2036_pp0_iter8_reg;
        icmp_ln10_reg_1738_pp0_iter9_reg <= icmp_ln10_reg_1738_pp0_iter8_reg;
        icmp_ln23_reg_1705_pp0_iter9_reg <= icmp_ln23_reg_1705_pp0_iter8_reg;
        icmp_ln41_reg_1777_pp0_iter9_reg <= icmp_ln41_reg_1777_pp0_iter8_reg;
        icmp_ln43_reg_1786_pp0_iter9_reg <= icmp_ln43_reg_1786_pp0_iter8_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter9_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter8_reg;
        pixel_out_last_reg_1994_pp0_iter9_reg <= pixel_out_last_reg_1994_pp0_iter8_reg;
        px_b_reg_1726_pp0_iter9_reg <= px_b_reg_1726_pp0_iter8_reg;
        px_g_reg_1718_pp0_iter9_reg <= px_g_reg_1718_pp0_iter8_reg;
        px_r_reg_1709_pp0_iter9_reg <= px_r_reg_1709_pp0_iter8_reg;
        select_ln23_10_reg_1972_pp0_iter9_reg <= select_ln23_10_reg_1972_pp0_iter8_reg;
        total_14_reg_2043_pp0_iter9_reg <= total_14_reg_2043_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_phi_reg_pp0_iter11_tmp_3_reg_424 <= ap_phi_reg_pp0_iter10_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter10_reg <= count_27_reg_2036_pp0_iter9_reg;
        icmp_ln10_reg_1738_pp0_iter10_reg <= icmp_ln10_reg_1738_pp0_iter9_reg;
        icmp_ln23_reg_1705_pp0_iter10_reg <= icmp_ln23_reg_1705_pp0_iter9_reg;
        icmp_ln41_reg_1777_pp0_iter10_reg <= icmp_ln41_reg_1777_pp0_iter9_reg;
        icmp_ln43_reg_1786_pp0_iter10_reg <= icmp_ln43_reg_1786_pp0_iter9_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter10_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter9_reg;
        pixel_out_last_reg_1994_pp0_iter10_reg <= pixel_out_last_reg_1994_pp0_iter9_reg;
        px_b_reg_1726_pp0_iter10_reg <= px_b_reg_1726_pp0_iter9_reg;
        px_g_reg_1718_pp0_iter10_reg <= px_g_reg_1718_pp0_iter9_reg;
        px_r_reg_1709_pp0_iter10_reg <= px_r_reg_1709_pp0_iter9_reg;
        select_ln23_10_reg_1972_pp0_iter10_reg <= select_ln23_10_reg_1972_pp0_iter9_reg;
        total_14_reg_2043_pp0_iter10_reg <= total_14_reg_2043_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_phi_reg_pp0_iter12_tmp_3_reg_424 <= ap_phi_reg_pp0_iter11_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter11_reg <= count_27_reg_2036_pp0_iter10_reg;
        icmp_ln10_reg_1738_pp0_iter11_reg <= icmp_ln10_reg_1738_pp0_iter10_reg;
        icmp_ln23_reg_1705_pp0_iter11_reg <= icmp_ln23_reg_1705_pp0_iter10_reg;
        icmp_ln41_reg_1777_pp0_iter11_reg <= icmp_ln41_reg_1777_pp0_iter10_reg;
        icmp_ln43_reg_1786_pp0_iter11_reg <= icmp_ln43_reg_1786_pp0_iter10_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter11_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter10_reg;
        pixel_out_last_reg_1994_pp0_iter11_reg <= pixel_out_last_reg_1994_pp0_iter10_reg;
        px_b_reg_1726_pp0_iter11_reg <= px_b_reg_1726_pp0_iter10_reg;
        px_g_reg_1718_pp0_iter11_reg <= px_g_reg_1718_pp0_iter10_reg;
        px_r_reg_1709_pp0_iter11_reg <= px_r_reg_1709_pp0_iter10_reg;
        select_ln23_10_reg_1972_pp0_iter11_reg <= select_ln23_10_reg_1972_pp0_iter10_reg;
        total_14_reg_2043_pp0_iter11_reg <= total_14_reg_2043_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_phi_reg_pp0_iter13_tmp_3_reg_424 <= ap_phi_reg_pp0_iter12_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter12_reg <= count_27_reg_2036_pp0_iter11_reg;
        icmp_ln10_reg_1738_pp0_iter12_reg <= icmp_ln10_reg_1738_pp0_iter11_reg;
        icmp_ln23_reg_1705_pp0_iter12_reg <= icmp_ln23_reg_1705_pp0_iter11_reg;
        icmp_ln41_reg_1777_pp0_iter12_reg <= icmp_ln41_reg_1777_pp0_iter11_reg;
        icmp_ln43_reg_1786_pp0_iter12_reg <= icmp_ln43_reg_1786_pp0_iter11_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter12_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter11_reg;
        pixel_out_last_reg_1994_pp0_iter12_reg <= pixel_out_last_reg_1994_pp0_iter11_reg;
        px_b_reg_1726_pp0_iter12_reg <= px_b_reg_1726_pp0_iter11_reg;
        px_g_reg_1718_pp0_iter12_reg <= px_g_reg_1718_pp0_iter11_reg;
        px_r_reg_1709_pp0_iter12_reg <= px_r_reg_1709_pp0_iter11_reg;
        select_ln23_10_reg_1972_pp0_iter12_reg <= select_ln23_10_reg_1972_pp0_iter11_reg;
        total_14_reg_2043_pp0_iter12_reg <= total_14_reg_2043_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_phi_reg_pp0_iter14_tmp_3_reg_424 <= ap_phi_reg_pp0_iter13_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter13_reg <= count_27_reg_2036_pp0_iter12_reg;
        icmp_ln10_reg_1738_pp0_iter13_reg <= icmp_ln10_reg_1738_pp0_iter12_reg;
        icmp_ln23_reg_1705_pp0_iter13_reg <= icmp_ln23_reg_1705_pp0_iter12_reg;
        icmp_ln41_reg_1777_pp0_iter13_reg <= icmp_ln41_reg_1777_pp0_iter12_reg;
        icmp_ln43_reg_1786_pp0_iter13_reg <= icmp_ln43_reg_1786_pp0_iter12_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter13_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter12_reg;
        pixel_out_last_reg_1994_pp0_iter13_reg <= pixel_out_last_reg_1994_pp0_iter12_reg;
        px_b_reg_1726_pp0_iter13_reg <= px_b_reg_1726_pp0_iter12_reg;
        px_g_reg_1718_pp0_iter13_reg <= px_g_reg_1718_pp0_iter12_reg;
        px_r_reg_1709_pp0_iter13_reg <= px_r_reg_1709_pp0_iter12_reg;
        select_ln23_10_reg_1972_pp0_iter13_reg <= select_ln23_10_reg_1972_pp0_iter12_reg;
        total_14_reg_2043_pp0_iter13_reg <= total_14_reg_2043_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter14_fsm_state15))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_phi_reg_pp0_iter15_tmp_3_reg_424 <= ap_phi_reg_pp0_iter14_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter14_reg <= count_27_reg_2036_pp0_iter13_reg;
        icmp_ln10_reg_1738_pp0_iter14_reg <= icmp_ln10_reg_1738_pp0_iter13_reg;
        icmp_ln23_reg_1705_pp0_iter14_reg <= icmp_ln23_reg_1705_pp0_iter13_reg;
        icmp_ln41_reg_1777_pp0_iter14_reg <= icmp_ln41_reg_1777_pp0_iter13_reg;
        icmp_ln43_reg_1786_pp0_iter14_reg <= icmp_ln43_reg_1786_pp0_iter13_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter14_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter13_reg;
        pixel_out_last_reg_1994_pp0_iter14_reg <= pixel_out_last_reg_1994_pp0_iter13_reg;
        px_b_reg_1726_pp0_iter14_reg <= px_b_reg_1726_pp0_iter13_reg;
        px_g_reg_1718_pp0_iter14_reg <= px_g_reg_1718_pp0_iter13_reg;
        px_r_reg_1709_pp0_iter14_reg <= px_r_reg_1709_pp0_iter13_reg;
        select_ln23_10_reg_1972_pp0_iter14_reg <= select_ln23_10_reg_1972_pp0_iter13_reg;
        total_14_reg_2043_pp0_iter14_reg <= total_14_reg_2043_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter15_fsm_state16))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_phi_reg_pp0_iter16_tmp_3_reg_424 <= ap_phi_reg_pp0_iter15_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter15_reg <= count_27_reg_2036_pp0_iter14_reg;
        icmp_ln10_reg_1738_pp0_iter15_reg <= icmp_ln10_reg_1738_pp0_iter14_reg;
        icmp_ln23_reg_1705_pp0_iter15_reg <= icmp_ln23_reg_1705_pp0_iter14_reg;
        icmp_ln41_reg_1777_pp0_iter15_reg <= icmp_ln41_reg_1777_pp0_iter14_reg;
        icmp_ln43_reg_1786_pp0_iter15_reg <= icmp_ln43_reg_1786_pp0_iter14_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter15_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter14_reg;
        pixel_out_last_reg_1994_pp0_iter15_reg <= pixel_out_last_reg_1994_pp0_iter14_reg;
        px_b_reg_1726_pp0_iter15_reg <= px_b_reg_1726_pp0_iter14_reg;
        px_g_reg_1718_pp0_iter15_reg <= px_g_reg_1718_pp0_iter14_reg;
        px_r_reg_1709_pp0_iter15_reg <= px_r_reg_1709_pp0_iter14_reg;
        select_ln23_10_reg_1972_pp0_iter15_reg <= select_ln23_10_reg_1972_pp0_iter14_reg;
        total_14_reg_2043_pp0_iter15_reg <= total_14_reg_2043_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter16_fsm_state17))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_phi_reg_pp0_iter17_tmp_3_reg_424 <= ap_phi_reg_pp0_iter16_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter16_reg <= count_27_reg_2036_pp0_iter15_reg;
        icmp_ln10_reg_1738_pp0_iter16_reg <= icmp_ln10_reg_1738_pp0_iter15_reg;
        icmp_ln23_reg_1705_pp0_iter16_reg <= icmp_ln23_reg_1705_pp0_iter15_reg;
        icmp_ln41_reg_1777_pp0_iter16_reg <= icmp_ln41_reg_1777_pp0_iter15_reg;
        icmp_ln43_reg_1786_pp0_iter16_reg <= icmp_ln43_reg_1786_pp0_iter15_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter16_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter15_reg;
        pixel_out_last_reg_1994_pp0_iter16_reg <= pixel_out_last_reg_1994_pp0_iter15_reg;
        px_b_reg_1726_pp0_iter16_reg <= px_b_reg_1726_pp0_iter15_reg;
        px_g_reg_1718_pp0_iter16_reg <= px_g_reg_1718_pp0_iter15_reg;
        px_r_reg_1709_pp0_iter16_reg <= px_r_reg_1709_pp0_iter15_reg;
        select_ln23_10_reg_1972_pp0_iter16_reg <= select_ln23_10_reg_1972_pp0_iter15_reg;
        total_14_reg_2043_pp0_iter16_reg <= total_14_reg_2043_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter17_fsm_state18))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_phi_reg_pp0_iter18_tmp_3_reg_424 <= ap_phi_reg_pp0_iter17_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter17_reg <= count_27_reg_2036_pp0_iter16_reg;
        icmp_ln10_reg_1738_pp0_iter17_reg <= icmp_ln10_reg_1738_pp0_iter16_reg;
        icmp_ln23_reg_1705_pp0_iter17_reg <= icmp_ln23_reg_1705_pp0_iter16_reg;
        icmp_ln41_reg_1777_pp0_iter17_reg <= icmp_ln41_reg_1777_pp0_iter16_reg;
        icmp_ln43_reg_1786_pp0_iter17_reg <= icmp_ln43_reg_1786_pp0_iter16_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter17_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter16_reg;
        pixel_out_last_reg_1994_pp0_iter17_reg <= pixel_out_last_reg_1994_pp0_iter16_reg;
        px_b_reg_1726_pp0_iter17_reg <= px_b_reg_1726_pp0_iter16_reg;
        px_g_reg_1718_pp0_iter17_reg <= px_g_reg_1718_pp0_iter16_reg;
        px_r_reg_1709_pp0_iter17_reg <= px_r_reg_1709_pp0_iter16_reg;
        select_ln23_10_reg_1972_pp0_iter17_reg <= select_ln23_10_reg_1972_pp0_iter16_reg;
        total_14_reg_2043_pp0_iter17_reg <= total_14_reg_2043_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter18_fsm_state19))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_phi_reg_pp0_iter19_tmp_3_reg_424 <= ap_phi_reg_pp0_iter18_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter18_reg <= count_27_reg_2036_pp0_iter17_reg;
        icmp_ln10_reg_1738_pp0_iter18_reg <= icmp_ln10_reg_1738_pp0_iter17_reg;
        icmp_ln23_reg_1705_pp0_iter18_reg <= icmp_ln23_reg_1705_pp0_iter17_reg;
        icmp_ln41_reg_1777_pp0_iter18_reg <= icmp_ln41_reg_1777_pp0_iter17_reg;
        icmp_ln43_reg_1786_pp0_iter18_reg <= icmp_ln43_reg_1786_pp0_iter17_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter18_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter17_reg;
        pixel_out_last_reg_1994_pp0_iter18_reg <= pixel_out_last_reg_1994_pp0_iter17_reg;
        px_b_reg_1726_pp0_iter18_reg <= px_b_reg_1726_pp0_iter17_reg;
        px_g_reg_1718_pp0_iter18_reg <= px_g_reg_1718_pp0_iter17_reg;
        px_r_reg_1709_pp0_iter18_reg <= px_r_reg_1709_pp0_iter17_reg;
        select_ln23_10_reg_1972_pp0_iter18_reg <= select_ln23_10_reg_1972_pp0_iter17_reg;
        total_14_reg_2043_pp0_iter18_reg <= total_14_reg_2043_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_phi_reg_pp0_iter1_tmp_3_reg_424 <= ap_phi_reg_pp0_iter0_tmp_3_reg_424;
        icmp_ln23_reg_1705 <= icmp_ln23_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter19_fsm_state20))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_phi_reg_pp0_iter20_tmp_3_reg_424 <= ap_phi_reg_pp0_iter19_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter19_reg <= count_27_reg_2036_pp0_iter18_reg;
        icmp_ln10_reg_1738_pp0_iter19_reg <= icmp_ln10_reg_1738_pp0_iter18_reg;
        icmp_ln23_reg_1705_pp0_iter19_reg <= icmp_ln23_reg_1705_pp0_iter18_reg;
        icmp_ln41_reg_1777_pp0_iter19_reg <= icmp_ln41_reg_1777_pp0_iter18_reg;
        icmp_ln43_reg_1786_pp0_iter19_reg <= icmp_ln43_reg_1786_pp0_iter18_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter19_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter18_reg;
        pixel_out_last_reg_1994_pp0_iter19_reg <= pixel_out_last_reg_1994_pp0_iter18_reg;
        px_b_reg_1726_pp0_iter19_reg <= px_b_reg_1726_pp0_iter18_reg;
        px_g_reg_1718_pp0_iter19_reg <= px_g_reg_1718_pp0_iter18_reg;
        px_r_reg_1709_pp0_iter19_reg <= px_r_reg_1709_pp0_iter18_reg;
        select_ln23_10_reg_1972_pp0_iter19_reg <= select_ln23_10_reg_1972_pp0_iter18_reg;
        total_14_reg_2043_pp0_iter19_reg <= total_14_reg_2043_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter20_fsm_state21))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_phi_reg_pp0_iter21_tmp_3_reg_424 <= ap_phi_reg_pp0_iter20_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter20_reg <= count_27_reg_2036_pp0_iter19_reg;
        icmp_ln10_reg_1738_pp0_iter20_reg <= icmp_ln10_reg_1738_pp0_iter19_reg;
        icmp_ln23_reg_1705_pp0_iter20_reg <= icmp_ln23_reg_1705_pp0_iter19_reg;
        icmp_ln41_reg_1777_pp0_iter20_reg <= icmp_ln41_reg_1777_pp0_iter19_reg;
        icmp_ln43_reg_1786_pp0_iter20_reg <= icmp_ln43_reg_1786_pp0_iter19_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter20_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter19_reg;
        pixel_out_last_reg_1994_pp0_iter20_reg <= pixel_out_last_reg_1994_pp0_iter19_reg;
        px_b_reg_1726_pp0_iter20_reg <= px_b_reg_1726_pp0_iter19_reg;
        px_g_reg_1718_pp0_iter20_reg <= px_g_reg_1718_pp0_iter19_reg;
        px_r_reg_1709_pp0_iter20_reg <= px_r_reg_1709_pp0_iter19_reg;
        select_ln23_10_reg_1972_pp0_iter20_reg <= select_ln23_10_reg_1972_pp0_iter19_reg;
        total_14_reg_2043_pp0_iter20_reg <= total_14_reg_2043_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        count_27_reg_2036_pp0_iter21_reg <= count_27_reg_2036_pp0_iter20_reg;
        icmp_ln10_reg_1738_pp0_iter21_reg <= icmp_ln10_reg_1738_pp0_iter20_reg;
        icmp_ln23_reg_1705_pp0_iter21_reg <= icmp_ln23_reg_1705_pp0_iter20_reg;
        icmp_ln41_reg_1777_pp0_iter21_reg <= icmp_ln41_reg_1777_pp0_iter20_reg;
        icmp_ln43_reg_1786_pp0_iter21_reg <= icmp_ln43_reg_1786_pp0_iter20_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter21_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter20_reg;
        pixel_out_last_reg_1994_pp0_iter21_reg <= pixel_out_last_reg_1994_pp0_iter20_reg;
        px_b_reg_1726_pp0_iter21_reg <= px_b_reg_1726_pp0_iter20_reg;
        px_g_reg_1718_pp0_iter21_reg <= px_g_reg_1718_pp0_iter20_reg;
        px_r_reg_1709_pp0_iter21_reg <= px_r_reg_1709_pp0_iter20_reg;
        select_ln23_10_reg_1972_pp0_iter21_reg <= select_ln23_10_reg_1972_pp0_iter20_reg;
        total_14_reg_2043_pp0_iter21_reg <= total_14_reg_2043_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter22_fsm_state23))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        count_27_reg_2036_pp0_iter22_reg <= count_27_reg_2036_pp0_iter21_reg;
        icmp_ln23_reg_1705_pp0_iter22_reg <= icmp_ln23_reg_1705_pp0_iter21_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter22_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter21_reg;
        pixel_out_last_reg_1994_pp0_iter22_reg <= pixel_out_last_reg_1994_pp0_iter21_reg;
        px_b_reg_1726_pp0_iter22_reg <= px_b_reg_1726_pp0_iter21_reg;
        px_g_reg_1718_pp0_iter22_reg <= px_g_reg_1718_pp0_iter21_reg;
        px_r_reg_1709_pp0_iter22_reg <= px_r_reg_1709_pp0_iter21_reg;
        select_ln23_10_reg_1972_pp0_iter22_reg <= select_ln23_10_reg_1972_pp0_iter21_reg;
        total_14_reg_2043_pp0_iter22_reg <= total_14_reg_2043_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln10_reg_1738_pp0_iter1_reg <= icmp_ln10_reg_1738;
        icmp_ln23_reg_1705_pp0_iter1_reg <= icmp_ln23_reg_1705;
        px_b_reg_1726_pp0_iter1_reg <= px_b_reg_1726;
        px_g_reg_1718_pp0_iter1_reg <= px_g_reg_1718;
        px_r_reg_1709_pp0_iter1_reg <= px_r_reg_1709;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
        ap_phi_reg_pp0_iter3_tmp_3_reg_424 <= ap_phi_reg_pp0_iter2_tmp_3_reg_424;
        icmp_ln10_reg_1738_pp0_iter2_reg <= icmp_ln10_reg_1738_pp0_iter1_reg;
        icmp_ln23_reg_1705_pp0_iter2_reg <= icmp_ln23_reg_1705_pp0_iter1_reg;
        icmp_ln24_reg_1753_pp0_iter2_reg <= icmp_ln24_reg_1753;
        icmp_ln41_reg_1777_pp0_iter2_reg <= icmp_ln41_reg_1777;
        icmp_ln43_reg_1786_pp0_iter2_reg <= icmp_ln43_reg_1786;
        icmp_ln86_reg_1859_pp0_iter2_reg <= icmp_ln86_reg_1859;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter2_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853;
        px_b_reg_1726_pp0_iter2_reg <= px_b_reg_1726_pp0_iter1_reg;
        px_g_reg_1718_pp0_iter2_reg <= px_g_reg_1718_pp0_iter1_reg;
        px_r_reg_1709_pp0_iter2_reg <= px_r_reg_1709_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_phi_reg_pp0_iter4_tmp_3_reg_424 <= ap_phi_reg_pp0_iter3_tmp_3_reg_424;
        icmp_ln10_reg_1738_pp0_iter3_reg <= icmp_ln10_reg_1738_pp0_iter2_reg;
        icmp_ln23_reg_1705_pp0_iter3_reg <= icmp_ln23_reg_1705_pp0_iter2_reg;
        icmp_ln41_reg_1777_pp0_iter3_reg <= icmp_ln41_reg_1777_pp0_iter2_reg;
        icmp_ln43_reg_1786_pp0_iter3_reg <= icmp_ln43_reg_1786_pp0_iter2_reg;
        icmp_ln68_1_reg_1884_pp0_iter3_reg <= icmp_ln68_1_reg_1884;
        icmp_ln68_2_reg_1889_pp0_iter3_reg <= icmp_ln68_2_reg_1889;
        icmp_ln68_3_reg_1894_pp0_iter3_reg <= icmp_ln68_3_reg_1894;
        icmp_ln68_4_reg_1899_pp0_iter3_reg <= icmp_ln68_4_reg_1899;
        icmp_ln68_5_reg_1904_pp0_iter3_reg <= icmp_ln68_5_reg_1904;
        icmp_ln68_6_reg_1909_pp0_iter3_reg <= icmp_ln68_6_reg_1909;
        icmp_ln68_7_reg_1914_pp0_iter3_reg <= icmp_ln68_7_reg_1914;
        icmp_ln68_8_reg_1919_pp0_iter3_reg <= icmp_ln68_8_reg_1919;
        icmp_ln68_reg_1879_pp0_iter3_reg <= icmp_ln68_reg_1879;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter3_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter2_reg;
        px_b_reg_1726_pp0_iter3_reg <= px_b_reg_1726_pp0_iter2_reg;
        px_g_reg_1718_pp0_iter3_reg <= px_g_reg_1718_pp0_iter2_reg;
        px_r_reg_1709_pp0_iter3_reg <= px_r_reg_1709_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_phi_reg_pp0_iter5_tmp_3_reg_424 <= ap_phi_reg_pp0_iter4_tmp_3_reg_424;
        icmp_ln10_reg_1738_pp0_iter4_reg <= icmp_ln10_reg_1738_pp0_iter3_reg;
        icmp_ln23_reg_1705_pp0_iter4_reg <= icmp_ln23_reg_1705_pp0_iter3_reg;
        icmp_ln41_reg_1777_pp0_iter4_reg <= icmp_ln41_reg_1777_pp0_iter3_reg;
        icmp_ln43_reg_1786_pp0_iter4_reg <= icmp_ln43_reg_1786_pp0_iter3_reg;
        icmp_ln68_3_reg_1894_pp0_iter4_reg <= icmp_ln68_3_reg_1894_pp0_iter3_reg;
        icmp_ln68_4_reg_1899_pp0_iter4_reg <= icmp_ln68_4_reg_1899_pp0_iter3_reg;
        icmp_ln68_5_reg_1904_pp0_iter4_reg <= icmp_ln68_5_reg_1904_pp0_iter3_reg;
        icmp_ln68_6_reg_1909_pp0_iter4_reg <= icmp_ln68_6_reg_1909_pp0_iter3_reg;
        icmp_ln68_7_reg_1914_pp0_iter4_reg <= icmp_ln68_7_reg_1914_pp0_iter3_reg;
        icmp_ln68_8_reg_1919_pp0_iter4_reg <= icmp_ln68_8_reg_1919_pp0_iter3_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter4_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter3_reg;
        pixel_out_last_reg_1994_pp0_iter4_reg <= pixel_out_last_reg_1994;
        px_b_reg_1726_pp0_iter4_reg <= px_b_reg_1726_pp0_iter3_reg;
        px_g_reg_1718_pp0_iter4_reg <= px_g_reg_1718_pp0_iter3_reg;
        px_r_reg_1709_pp0_iter4_reg <= px_r_reg_1709_pp0_iter3_reg;
        select_ln23_10_reg_1972_pp0_iter4_reg <= select_ln23_10_reg_1972;
        select_ln23_4_reg_1936_pp0_iter4_reg <= select_ln23_4_reg_1936;
        select_ln23_5_reg_1942_pp0_iter4_reg <= select_ln23_5_reg_1942;
        select_ln23_6_reg_1948_pp0_iter4_reg <= select_ln23_6_reg_1948;
        select_ln23_7_reg_1954_pp0_iter4_reg <= select_ln23_7_reg_1954;
        select_ln23_8_reg_1960_pp0_iter4_reg <= select_ln23_8_reg_1960;
        select_ln23_9_reg_1966_pp0_iter4_reg <= select_ln23_9_reg_1966;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_phi_reg_pp0_iter6_tmp_3_reg_424 <= ap_phi_reg_pp0_iter5_tmp_3_reg_424;
        icmp_ln10_reg_1738_pp0_iter5_reg <= icmp_ln10_reg_1738_pp0_iter4_reg;
        icmp_ln23_reg_1705_pp0_iter5_reg <= icmp_ln23_reg_1705_pp0_iter4_reg;
        icmp_ln41_reg_1777_pp0_iter5_reg <= icmp_ln41_reg_1777_pp0_iter4_reg;
        icmp_ln43_reg_1786_pp0_iter5_reg <= icmp_ln43_reg_1786_pp0_iter4_reg;
        icmp_ln68_5_reg_1904_pp0_iter5_reg <= icmp_ln68_5_reg_1904_pp0_iter4_reg;
        icmp_ln68_6_reg_1909_pp0_iter5_reg <= icmp_ln68_6_reg_1909_pp0_iter4_reg;
        icmp_ln68_7_reg_1914_pp0_iter5_reg <= icmp_ln68_7_reg_1914_pp0_iter4_reg;
        icmp_ln68_8_reg_1919_pp0_iter5_reg <= icmp_ln68_8_reg_1919_pp0_iter4_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter5_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter4_reg;
        pixel_out_last_reg_1994_pp0_iter5_reg <= pixel_out_last_reg_1994_pp0_iter4_reg;
        px_b_reg_1726_pp0_iter5_reg <= px_b_reg_1726_pp0_iter4_reg;
        px_g_reg_1718_pp0_iter5_reg <= px_g_reg_1718_pp0_iter4_reg;
        px_r_reg_1709_pp0_iter5_reg <= px_r_reg_1709_pp0_iter4_reg;
        select_ln23_10_reg_1972_pp0_iter5_reg <= select_ln23_10_reg_1972_pp0_iter4_reg;
        select_ln23_6_reg_1948_pp0_iter5_reg <= select_ln23_6_reg_1948_pp0_iter4_reg;
        select_ln23_7_reg_1954_pp0_iter5_reg <= select_ln23_7_reg_1954_pp0_iter4_reg;
        select_ln23_8_reg_1960_pp0_iter5_reg <= select_ln23_8_reg_1960_pp0_iter4_reg;
        select_ln23_9_reg_1966_pp0_iter5_reg <= select_ln23_9_reg_1966_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_phi_reg_pp0_iter7_tmp_3_reg_424 <= ap_phi_reg_pp0_iter6_tmp_3_reg_424;
        icmp_ln10_reg_1738_pp0_iter6_reg <= icmp_ln10_reg_1738_pp0_iter5_reg;
        icmp_ln23_reg_1705_pp0_iter6_reg <= icmp_ln23_reg_1705_pp0_iter5_reg;
        icmp_ln41_reg_1777_pp0_iter6_reg <= icmp_ln41_reg_1777_pp0_iter5_reg;
        icmp_ln43_reg_1786_pp0_iter6_reg <= icmp_ln43_reg_1786_pp0_iter5_reg;
        icmp_ln68_7_reg_1914_pp0_iter6_reg <= icmp_ln68_7_reg_1914_pp0_iter5_reg;
        icmp_ln68_8_reg_1919_pp0_iter6_reg <= icmp_ln68_8_reg_1919_pp0_iter5_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter6_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter5_reg;
        pixel_out_last_reg_1994_pp0_iter6_reg <= pixel_out_last_reg_1994_pp0_iter5_reg;
        px_b_reg_1726_pp0_iter6_reg <= px_b_reg_1726_pp0_iter5_reg;
        px_g_reg_1718_pp0_iter6_reg <= px_g_reg_1718_pp0_iter5_reg;
        px_r_reg_1709_pp0_iter6_reg <= px_r_reg_1709_pp0_iter5_reg;
        select_ln23_10_reg_1972_pp0_iter6_reg <= select_ln23_10_reg_1972_pp0_iter5_reg;
        select_ln23_8_reg_1960_pp0_iter6_reg <= select_ln23_8_reg_1960_pp0_iter5_reg;
        select_ln23_9_reg_1966_pp0_iter6_reg <= select_ln23_9_reg_1966_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_phi_reg_pp0_iter8_tmp_3_reg_424 <= ap_phi_reg_pp0_iter7_tmp_3_reg_424;
        icmp_ln10_reg_1738_pp0_iter7_reg <= icmp_ln10_reg_1738_pp0_iter6_reg;
        icmp_ln23_reg_1705_pp0_iter7_reg <= icmp_ln23_reg_1705_pp0_iter6_reg;
        icmp_ln41_reg_1777_pp0_iter7_reg <= icmp_ln41_reg_1777_pp0_iter6_reg;
        icmp_ln43_reg_1786_pp0_iter7_reg <= icmp_ln43_reg_1786_pp0_iter6_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter7_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter6_reg;
        pixel_out_last_reg_1994_pp0_iter7_reg <= pixel_out_last_reg_1994_pp0_iter6_reg;
        px_b_reg_1726_pp0_iter7_reg <= px_b_reg_1726_pp0_iter6_reg;
        px_g_reg_1718_pp0_iter7_reg <= px_g_reg_1718_pp0_iter6_reg;
        px_r_reg_1709_pp0_iter7_reg <= px_r_reg_1709_pp0_iter6_reg;
        select_ln23_10_reg_1972_pp0_iter7_reg <= select_ln23_10_reg_1972_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_phi_reg_pp0_iter9_tmp_3_reg_424 <= ap_phi_reg_pp0_iter8_tmp_3_reg_424;
        count_27_reg_2036_pp0_iter8_reg <= count_27_reg_2036;
        icmp_ln10_reg_1738_pp0_iter8_reg <= icmp_ln10_reg_1738_pp0_iter7_reg;
        icmp_ln23_reg_1705_pp0_iter8_reg <= icmp_ln23_reg_1705_pp0_iter7_reg;
        icmp_ln41_reg_1777_pp0_iter8_reg <= icmp_ln41_reg_1777_pp0_iter7_reg;
        icmp_ln43_reg_1786_pp0_iter8_reg <= icmp_ln43_reg_1786_pp0_iter7_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter8_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1853_pp0_iter7_reg;
        pixel_out_last_reg_1994_pp0_iter8_reg <= pixel_out_last_reg_1994_pp0_iter7_reg;
        px_b_reg_1726_pp0_iter8_reg <= px_b_reg_1726_pp0_iter7_reg;
        px_g_reg_1718_pp0_iter8_reg <= px_g_reg_1718_pp0_iter7_reg;
        px_r_reg_1709_pp0_iter8_reg <= px_r_reg_1709_pp0_iter7_reg;
        select_ln23_10_reg_1972_pp0_iter8_reg <= select_ln23_10_reg_1972_pp0_iter7_reg;
        total_14_reg_2043_pp0_iter8_reg <= total_14_reg_2043;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        count_10_reg_2004 <= count_10_fu_1312_p3;
        total_3_reg_1999 <= total_3_fu_1288_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        count_15_reg_2011 <= count_15_fu_1371_p3;
        total_8_reg_2018 <= total_8_fu_1385_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        count_21_reg_2023 <= count_21_fu_1434_p3;
        total_12_reg_2030 <= total_12_fu_1454_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
        count_27_reg_2036 <= count_27_fu_1496_p3;
        total_14_reg_2043 <= total_14_fu_1503_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_iter22_fsm_state23) & (select_ln23_10_reg_1972_pp0_iter21_reg == 1'd0))) begin
        count_28_reg_2074 <= count_28_fu_1585_p2;
        icmp_ln68_9_reg_2069 <= icmp_ln68_9_fu_1579_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        count_reg_1989 <= count_fu_1207_p2;
        pixel_out_last_reg_1994 <= pixel_out_last_fu_1213_p2;
        select_ln23_10_reg_1972 <= select_ln23_10_fu_1165_p3;
        select_ln23_12_reg_1984 <= select_ln23_12_fu_1193_p3;
        select_ln23_2_reg_1924 <= select_ln23_2_fu_1061_p3;
        select_ln23_3_reg_1930 <= select_ln23_3_fu_1080_p3;
        select_ln23_4_reg_1936 <= select_ln23_4_fu_1099_p3;
        select_ln23_5_reg_1942 <= select_ln23_5_fu_1118_p3;
        select_ln23_6_reg_1948 <= select_ln23_6_fu_1125_p3;
        select_ln23_7_reg_1954 <= select_ln23_7_fu_1132_p3;
        select_ln23_8_reg_1960 <= select_ln23_8_fu_1139_p3;
        select_ln23_9_reg_1966 <= select_ln23_9_fu_1146_p3;
        xor_ln23_reg_1978 <= xor_ln23_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_iter22_fsm_state23))) begin
        h_neighbor_10_reg_2064 <= h_neighbor_10_fu_1571_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln23_fu_457_p2 == 1'd0))) begin
        icmp_ln10_reg_1738 <= icmp_ln10_fu_517_p2;
        icmp_ln18_reg_1748 <= icmp_ln18_fu_543_p2;
        max_1_reg_1733 <= max_1_fu_509_p3;
        min_1_reg_1743 <= min_1_fu_535_p3;
        px_b_reg_1726 <= px_b_fu_493_p1;
        px_g_reg_1718 <= {{input_stream_TDATA_int_regslice[15:8]}};
        px_r_reg_1709 <= {{input_stream_TDATA_int_regslice[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter23_fsm_state24))) begin
        icmp_ln23_reg_1705_pp0_iter23_reg <= icmp_ln23_reg_1705_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln41_fu_607_p2 == 1'd0) & (icmp_ln10_reg_1738_pp0_iter0_reg == 1'd1) & (icmp_ln23_reg_1705_pp0_iter0_reg == 1'd0) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        icmp_ln43_reg_1786 <= icmp_ln43_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        icmp_ln68_1_reg_1884 <= icmp_ln68_1_fu_831_p2;
        icmp_ln68_2_reg_1889 <= icmp_ln68_2_fu_837_p2;
        icmp_ln68_3_reg_1894 <= icmp_ln68_3_fu_843_p2;
        icmp_ln68_4_reg_1899 <= icmp_ln68_4_fu_849_p2;
        icmp_ln68_5_reg_1904 <= icmp_ln68_5_fu_855_p2;
        icmp_ln68_6_reg_1909 <= icmp_ln68_6_fu_861_p2;
        icmp_ln68_7_reg_1914 <= icmp_ln68_7_fu_867_p2;
        icmp_ln68_8_reg_1919 <= icmp_ln68_8_fu_873_p2;
        icmp_ln68_reg_1879 <= icmp_ln68_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln43_reg_1786_pp0_iter20_reg == 1'd1) & (icmp_ln41_reg_1777_pp0_iter20_reg == 1'd0) & (icmp_ln10_reg_1738_pp0_iter20_reg == 1'd1) & (icmp_ln23_reg_1705_pp0_iter20_reg == 1'd0) & (1'b1 == ap_CS_iter21_fsm_state22))) begin
        tmp_1_reg_2059 <= tmp_1_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln43_reg_1786_pp0_iter20_reg == 1'd0) & (icmp_ln41_reg_1777_pp0_iter20_reg == 1'd0) & (icmp_ln10_reg_1738_pp0_iter20_reg == 1'd1) & (icmp_ln23_reg_1705_pp0_iter20_reg == 1'd0) & (1'b1 == ap_CS_iter21_fsm_state22))) begin
        tmp_2_reg_2054 <= tmp_2_fu_1517_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (icmp_ln23_reg_1705_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter10_fsm_state11_blk = 1'b0;

assign ap_ST_iter11_fsm_state12_blk = 1'b0;

assign ap_ST_iter12_fsm_state13_blk = 1'b0;

assign ap_ST_iter13_fsm_state14_blk = 1'b0;

assign ap_ST_iter14_fsm_state15_blk = 1'b0;

assign ap_ST_iter15_fsm_state16_blk = 1'b0;

assign ap_ST_iter16_fsm_state17_blk = 1'b0;

assign ap_ST_iter17_fsm_state18_blk = 1'b0;

assign ap_ST_iter18_fsm_state19_blk = 1'b0;

assign ap_ST_iter19_fsm_state20_blk = 1'b0;

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter20_fsm_state21_blk = 1'b0;

assign ap_ST_iter21_fsm_state22_blk = 1'b0;

assign ap_ST_iter22_fsm_state23_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_iter23_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_iter23_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_iter24_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_iter24_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

assign ap_ST_iter5_fsm_state6_blk = 1'b0;

assign ap_ST_iter6_fsm_state7_blk = 1'b0;

assign ap_ST_iter7_fsm_state8_blk = 1'b0;

assign ap_ST_iter8_fsm_state9_blk = 1'b0;

assign ap_ST_iter9_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln23_fu_457_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | (ap_done_reg == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter24_fsm_state25) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_CS_iter24_fsm_state0) & (1'b1 == ap_CS_iter23_fsm_state0) & (1'b1 == ap_CS_iter22_fsm_state0) & (1'b1 == ap_CS_iter21_fsm_state0) & (1'b1 == ap_CS_iter20_fsm_state0) & (1'b1 == ap_CS_iter19_fsm_state0) & (1'b1 == ap_CS_iter18_fsm_state0) & (1'b1 == ap_CS_iter17_fsm_state0) & (1'b1 == ap_CS_iter16_fsm_state0) & (1'b1 == ap_CS_iter15_fsm_state0) & (1'b1 == ap_CS_iter14_fsm_state0) & (1'b1 == ap_CS_iter13_fsm_state0) & (1'b1 == ap_CS_iter12_fsm_state0) & (1'b1 == ap_CS_iter11_fsm_state0) & (1'b1 == ap_CS_iter10_fsm_state0) & (1'b1 == ap_CS_iter9_fsm_state0) & (1'b1 == ap_CS_iter8_fsm_state0) & (1'b1 == ap_CS_iter7_fsm_state0) & (1'b1 == ap_CS_iter6_fsm_state0) & (1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1320)) begin
        if ((icmp_ln43_reg_1786_pp0_iter21_reg == 1'd0)) begin
            ap_phi_mux_tmp_3_phi_fu_428_p8 = tmp_2_reg_2054;
        end else if ((icmp_ln43_reg_1786_pp0_iter21_reg == 1'd1)) begin
            ap_phi_mux_tmp_3_phi_fu_428_p8 = tmp_1_reg_2059;
        end else begin
            ap_phi_mux_tmp_3_phi_fu_428_p8 = ap_phi_reg_pp0_iter22_tmp_3_reg_424;
        end
    end else begin
        ap_phi_mux_tmp_3_phi_fu_428_p8 = ap_phi_reg_pp0_iter22_tmp_3_reg_424;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 17'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_198;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter1_fsm_state2) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_x_load = 9'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_190;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_init_pp0_iter3_reg == 1'b1))) begin
        ap_sig_allocacmp_y_3 = 8'd0;
    end else begin
        ap_sig_allocacmp_y_3 = y_1_fu_194;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter20_fsm_state21)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk 
    == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter19_fsm_state20)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter18_fsm_state19)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) 
    | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter17_fsm_state18)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter16_fsm_state17)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg 
    == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter15_fsm_state16)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter14_fsm_state15)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter13_fsm_state14)) | (~((ap_done_reg 
    == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk 
    == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter9_fsm_state10)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) 
    | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg 
    == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((ap_done_reg 
    == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_804_ce = 1'b1;
    end else begin
        grp_fu_804_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter20_fsm_state21)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk 
    == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter19_fsm_state20)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter18_fsm_state19)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) 
    | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter17_fsm_state18)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter16_fsm_state17)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg 
    == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter15_fsm_state16)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter14_fsm_state15)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter13_fsm_state14)) | (~((ap_done_reg 
    == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk 
    == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter9_fsm_state10)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) 
    | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg 
    == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((ap_done_reg 
    == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_812_ce = 1'b1;
    end else begin
        grp_fu_812_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter20_fsm_state21)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk 
    == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter19_fsm_state20)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter18_fsm_state19)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) 
    | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter17_fsm_state18)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter16_fsm_state17)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg 
    == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter15_fsm_state16)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter14_fsm_state15)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter13_fsm_state14)) | (~((ap_done_reg 
    == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter12_fsm_state13)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter11_fsm_state12)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk 
    == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter10_fsm_state11)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter9_fsm_state10)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) 
    | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter8_fsm_state9)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter7_fsm_state8)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg 
    == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter6_fsm_state7)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((ap_done_reg 
    == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3)))) begin
        grp_fu_820_ce = 1'b1;
    end else begin
        grp_fu_820_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln23_fu_457_p2 == 1'd0))) begin
        input_stream_TDATA_blk_n = input_stream_TVALID_int_regslice;
    end else begin
        input_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln23_fu_457_p2 == 1'd0))) begin
        input_stream_TREADY_int_regslice = 1'b1;
    end else begin
        input_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (1'b1 == ap_CS_iter24_fsm_state25)) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (1'b1 == ap_CS_iter23_fsm_state24)))) begin
        output_stream_TDATA_blk_n = output_stream_TREADY_int_regslice;
    end else begin
        output_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (1'b1 == ap_CS_iter23_fsm_state24))) begin
        output_stream_TVALID_int_regslice = 1'b1;
    end else begin
        output_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter23_fsm_state24))) begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 = 1'b1;
    end else begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 = 1'b1;
    end else begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (1'b1 == ap_CS_iter23_fsm_state24))) begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 = 1'b1;
    end else begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & ~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter7_fsm)
        ap_ST_iter7_fsm_state8 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end
        end
        ap_ST_iter7_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter7_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter8_fsm)
        ap_ST_iter8_fsm_state9 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state0;
            end else begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end
        end
        ap_ST_iter8_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter7_fsm_state8))) begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state9;
            end else begin
                ap_NS_iter8_fsm = ap_ST_iter8_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter8_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter9_fsm)
        ap_ST_iter9_fsm_state10 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state0;
            end else begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end
        end
        ap_ST_iter9_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter8_fsm_state9))) begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state10;
            end else begin
                ap_NS_iter9_fsm = ap_ST_iter9_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter9_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter10_fsm)
        ap_ST_iter10_fsm_state11 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state0;
            end else begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end
        end
        ap_ST_iter10_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter9_fsm_state10))) begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state11;
            end else begin
                ap_NS_iter10_fsm = ap_ST_iter10_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter10_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter11_fsm)
        ap_ST_iter11_fsm_state12 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state0;
            end else begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end
        end
        ap_ST_iter11_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter10_fsm_state11))) begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state12;
            end else begin
                ap_NS_iter11_fsm = ap_ST_iter11_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter11_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter12_fsm)
        ap_ST_iter12_fsm_state13 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state13;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter11_fsm_state12))) begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state0;
            end else begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state13;
            end
        end
        ap_ST_iter12_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter11_fsm_state12))) begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state13;
            end else begin
                ap_NS_iter12_fsm = ap_ST_iter12_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter12_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter13_fsm)
        ap_ST_iter13_fsm_state14 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state14;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter12_fsm_state13))) begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state0;
            end else begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state14;
            end
        end
        ap_ST_iter13_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter12_fsm_state13))) begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state14;
            end else begin
                ap_NS_iter13_fsm = ap_ST_iter13_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter13_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter14_fsm)
        ap_ST_iter14_fsm_state15 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
                ap_NS_iter14_fsm = ap_ST_iter14_fsm_state15;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter13_fsm_state14))) begin
                ap_NS_iter14_fsm = ap_ST_iter14_fsm_state0;
            end else begin
                ap_NS_iter14_fsm = ap_ST_iter14_fsm_state15;
            end
        end
        ap_ST_iter14_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter13_fsm_state14))) begin
                ap_NS_iter14_fsm = ap_ST_iter14_fsm_state15;
            end else begin
                ap_NS_iter14_fsm = ap_ST_iter14_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter14_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter15_fsm)
        ap_ST_iter15_fsm_state16 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter14_fsm_state15))) begin
                ap_NS_iter15_fsm = ap_ST_iter15_fsm_state16;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter14_fsm_state15))) begin
                ap_NS_iter15_fsm = ap_ST_iter15_fsm_state0;
            end else begin
                ap_NS_iter15_fsm = ap_ST_iter15_fsm_state16;
            end
        end
        ap_ST_iter15_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter14_fsm_state15))) begin
                ap_NS_iter15_fsm = ap_ST_iter15_fsm_state16;
            end else begin
                ap_NS_iter15_fsm = ap_ST_iter15_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter15_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter16_fsm)
        ap_ST_iter16_fsm_state17 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter15_fsm_state16))) begin
                ap_NS_iter16_fsm = ap_ST_iter16_fsm_state17;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter15_fsm_state16))) begin
                ap_NS_iter16_fsm = ap_ST_iter16_fsm_state0;
            end else begin
                ap_NS_iter16_fsm = ap_ST_iter16_fsm_state17;
            end
        end
        ap_ST_iter16_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter15_fsm_state16))) begin
                ap_NS_iter16_fsm = ap_ST_iter16_fsm_state17;
            end else begin
                ap_NS_iter16_fsm = ap_ST_iter16_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter16_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter17_fsm)
        ap_ST_iter17_fsm_state18 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter16_fsm_state17))) begin
                ap_NS_iter17_fsm = ap_ST_iter17_fsm_state18;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter16_fsm_state17))) begin
                ap_NS_iter17_fsm = ap_ST_iter17_fsm_state0;
            end else begin
                ap_NS_iter17_fsm = ap_ST_iter17_fsm_state18;
            end
        end
        ap_ST_iter17_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter16_fsm_state17))) begin
                ap_NS_iter17_fsm = ap_ST_iter17_fsm_state18;
            end else begin
                ap_NS_iter17_fsm = ap_ST_iter17_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter17_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter18_fsm)
        ap_ST_iter18_fsm_state19 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter17_fsm_state18))) begin
                ap_NS_iter18_fsm = ap_ST_iter18_fsm_state19;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter17_fsm_state18))) begin
                ap_NS_iter18_fsm = ap_ST_iter18_fsm_state0;
            end else begin
                ap_NS_iter18_fsm = ap_ST_iter18_fsm_state19;
            end
        end
        ap_ST_iter18_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter17_fsm_state18))) begin
                ap_NS_iter18_fsm = ap_ST_iter18_fsm_state19;
            end else begin
                ap_NS_iter18_fsm = ap_ST_iter18_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter18_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter19_fsm)
        ap_ST_iter19_fsm_state20 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter18_fsm_state19))) begin
                ap_NS_iter19_fsm = ap_ST_iter19_fsm_state20;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter18_fsm_state19))) begin
                ap_NS_iter19_fsm = ap_ST_iter19_fsm_state0;
            end else begin
                ap_NS_iter19_fsm = ap_ST_iter19_fsm_state20;
            end
        end
        ap_ST_iter19_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter18_fsm_state19))) begin
                ap_NS_iter19_fsm = ap_ST_iter19_fsm_state20;
            end else begin
                ap_NS_iter19_fsm = ap_ST_iter19_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter19_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter20_fsm)
        ap_ST_iter20_fsm_state21 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter19_fsm_state20))) begin
                ap_NS_iter20_fsm = ap_ST_iter20_fsm_state21;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter19_fsm_state20))) begin
                ap_NS_iter20_fsm = ap_ST_iter20_fsm_state0;
            end else begin
                ap_NS_iter20_fsm = ap_ST_iter20_fsm_state21;
            end
        end
        ap_ST_iter20_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter19_fsm_state20))) begin
                ap_NS_iter20_fsm = ap_ST_iter20_fsm_state21;
            end else begin
                ap_NS_iter20_fsm = ap_ST_iter20_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter20_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter21_fsm)
        ap_ST_iter21_fsm_state22 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter20_fsm_state21))) begin
                ap_NS_iter21_fsm = ap_ST_iter21_fsm_state22;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter20_fsm_state21))) begin
                ap_NS_iter21_fsm = ap_ST_iter21_fsm_state0;
            end else begin
                ap_NS_iter21_fsm = ap_ST_iter21_fsm_state22;
            end
        end
        ap_ST_iter21_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter20_fsm_state21))) begin
                ap_NS_iter21_fsm = ap_ST_iter21_fsm_state22;
            end else begin
                ap_NS_iter21_fsm = ap_ST_iter21_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter21_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter22_fsm)
        ap_ST_iter22_fsm_state23 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22))) begin
                ap_NS_iter22_fsm = ap_ST_iter22_fsm_state23;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b0 == ap_CS_iter21_fsm_state22))) begin
                ap_NS_iter22_fsm = ap_ST_iter22_fsm_state0;
            end else begin
                ap_NS_iter22_fsm = ap_ST_iter22_fsm_state23;
            end
        end
        ap_ST_iter22_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22))) begin
                ap_NS_iter22_fsm = ap_ST_iter22_fsm_state23;
            end else begin
                ap_NS_iter22_fsm = ap_ST_iter22_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter22_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter23_fsm)
        ap_ST_iter23_fsm_state24 : begin
            if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter22_fsm_state23))) begin
                ap_NS_iter23_fsm = ap_ST_iter23_fsm_state24;
            end else if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b0 == ap_CS_iter22_fsm_state23))) begin
                ap_NS_iter23_fsm = ap_ST_iter23_fsm_state0;
            end else begin
                ap_NS_iter23_fsm = ap_ST_iter23_fsm_state24;
            end
        end
        ap_ST_iter23_fsm_state0 : begin
            if ((~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter22_fsm_state23))) begin
                ap_NS_iter23_fsm = ap_ST_iter23_fsm_state24;
            end else begin
                ap_NS_iter23_fsm = ap_ST_iter23_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter23_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter24_fsm)
        ap_ST_iter24_fsm_state25 : begin
            if ((~((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | (ap_done_reg == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & ((1'b0 == ap_CS_iter23_fsm_state24) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))))) begin
                ap_NS_iter24_fsm = ap_ST_iter24_fsm_state0;
            end else if (((~((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | (ap_done_reg == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & ~((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter23_fsm_state24)) | (~((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | (ap_done_reg == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (icmp_ln23_reg_1705_pp0_iter23_reg == 1'd1) & (1'b1 == ap_CS_iter24_fsm_state25)))) begin
                ap_NS_iter24_fsm = ap_ST_iter24_fsm_state25;
            end else begin
                ap_NS_iter24_fsm = ap_ST_iter24_fsm_state25;
            end
        end
        ap_ST_iter24_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state24_io) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_iter23_fsm_state24))) begin
                ap_NS_iter24_fsm = ap_ST_iter24_fsm_state25;
            end else begin
                ap_NS_iter24_fsm = ap_ST_iter24_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter24_fsm = 'bx;
        end
    endcase
end

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_address1 = zext_ln24_fu_571_p1;

assign BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_address1 = zext_ln24_fu_571_p1;

assign add_ln23_fu_463_p2 = (ap_sig_allocacmp_indvar_flatten_load + 17'd1);

assign add_ln24_fu_790_p2 = (select_ln23_fu_563_p3 + 9'd1);

assign add_ln42_fu_669_p2 = (sub_ln42_1_fu_659_p2 + zext_ln42_2_fu_665_p1);

assign add_ln43_fu_778_p2 = (sub_ln43_1_fu_768_p2 + zext_ln43_2_fu_774_p1);

assign add_ln44_fu_726_p2 = (sub_ln44_1_fu_716_p2 + zext_ln44_2_fu_722_p1);

assign add_ln46_fu_1545_p2 = ($signed(trunc_ln39_fu_1533_p1) + $signed(9'd360));

assign add_ln72_fu_1626_p2 = (shl_ln3_fu_1606_p3 + zext_ln72_fu_1622_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter10_fsm_state0 = ap_CS_iter10_fsm[32'd0];

assign ap_CS_iter10_fsm_state11 = ap_CS_iter10_fsm[32'd1];

assign ap_CS_iter11_fsm_state0 = ap_CS_iter11_fsm[32'd0];

assign ap_CS_iter11_fsm_state12 = ap_CS_iter11_fsm[32'd1];

assign ap_CS_iter12_fsm_state0 = ap_CS_iter12_fsm[32'd0];

assign ap_CS_iter12_fsm_state13 = ap_CS_iter12_fsm[32'd1];

assign ap_CS_iter13_fsm_state0 = ap_CS_iter13_fsm[32'd0];

assign ap_CS_iter13_fsm_state14 = ap_CS_iter13_fsm[32'd1];

assign ap_CS_iter14_fsm_state0 = ap_CS_iter14_fsm[32'd0];

assign ap_CS_iter14_fsm_state15 = ap_CS_iter14_fsm[32'd1];

assign ap_CS_iter15_fsm_state0 = ap_CS_iter15_fsm[32'd0];

assign ap_CS_iter15_fsm_state16 = ap_CS_iter15_fsm[32'd1];

assign ap_CS_iter16_fsm_state0 = ap_CS_iter16_fsm[32'd0];

assign ap_CS_iter16_fsm_state17 = ap_CS_iter16_fsm[32'd1];

assign ap_CS_iter17_fsm_state0 = ap_CS_iter17_fsm[32'd0];

assign ap_CS_iter17_fsm_state18 = ap_CS_iter17_fsm[32'd1];

assign ap_CS_iter18_fsm_state0 = ap_CS_iter18_fsm[32'd0];

assign ap_CS_iter18_fsm_state19 = ap_CS_iter18_fsm[32'd1];

assign ap_CS_iter19_fsm_state0 = ap_CS_iter19_fsm[32'd0];

assign ap_CS_iter19_fsm_state20 = ap_CS_iter19_fsm[32'd1];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter20_fsm_state0 = ap_CS_iter20_fsm[32'd0];

assign ap_CS_iter20_fsm_state21 = ap_CS_iter20_fsm[32'd1];

assign ap_CS_iter21_fsm_state0 = ap_CS_iter21_fsm[32'd0];

assign ap_CS_iter21_fsm_state22 = ap_CS_iter21_fsm[32'd1];

assign ap_CS_iter22_fsm_state0 = ap_CS_iter22_fsm[32'd0];

assign ap_CS_iter22_fsm_state23 = ap_CS_iter22_fsm[32'd1];

assign ap_CS_iter23_fsm_state0 = ap_CS_iter23_fsm[32'd0];

assign ap_CS_iter23_fsm_state24 = ap_CS_iter23_fsm[32'd1];

assign ap_CS_iter24_fsm_state0 = ap_CS_iter24_fsm[32'd0];

assign ap_CS_iter24_fsm_state25 = ap_CS_iter24_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state0 = ap_CS_iter6_fsm[32'd0];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

assign ap_CS_iter7_fsm_state0 = ap_CS_iter7_fsm[32'd0];

assign ap_CS_iter7_fsm_state8 = ap_CS_iter7_fsm[32'd1];

assign ap_CS_iter8_fsm_state0 = ap_CS_iter8_fsm[32'd0];

assign ap_CS_iter8_fsm_state9 = ap_CS_iter8_fsm[32'd1];

assign ap_CS_iter9_fsm_state0 = ap_CS_iter9_fsm[32'd0];

assign ap_CS_iter9_fsm_state10 = ap_CS_iter9_fsm[32'd1];

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0)));
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_io = ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23 = ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state25_io = ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24 = ((regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1250 = ((icmp_ln41_reg_1777_pp0_iter20_reg == 1'd0) & (icmp_ln10_reg_1738_pp0_iter20_reg == 1'd0) & (icmp_ln23_reg_1705_pp0_iter20_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1320 = ((icmp_ln41_reg_1777_pp0_iter21_reg == 1'd0) & (icmp_ln10_reg_1738_pp0_iter21_reg == 1'd1) & (icmp_ln23_reg_1705_pp0_iter21_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2786 = (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_2800 = (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter3_fsm_state4));
end

always @ (*) begin
    ap_condition_2826 = (~((ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0))))) & (1'b1 == ap_CS_iter21_fsm_state22));
end

always @ (*) begin
    ap_condition_2922 = (~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter24_fsm_state25) & ((1'b1 == ap_block_state25_io) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln23_reg_1705_pp0_iter23_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((1'b1 == ap_CS_iter23_fsm_state24) & ((1'b1 == ap_block_state24_io) | ((icmp_ln23_reg_1705_pp0_iter22_reg == 1'd0) & (output_stream_TREADY_int_regslice == 1'b0)))) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln23_fu_457_p2 == 1'd0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_tmp_3_reg_424 = 'bx;

assign cmp_i_i31_i_i_fu_886_p2 = ((ap_sig_allocacmp_y_3 == 8'd239) ? 1'b1 : 1'b0);

assign cmp_i_i31_i_i_mid1_fu_1024_p2 = ((y_fu_952_p2 == 8'd239) ? 1'b1 : 1'b0);

assign count_10_fu_1312_p3 = ((select_ln23_4_reg_1936[0:0] == 1'b1) ? zext_ln59_2_fu_1295_p1 : count_9_fu_1305_p3);

assign count_11_fu_1341_p2 = (count_10_reg_2004 + 3'd1);

assign count_12_fu_1346_p3 = ((icmp_ln68_3_reg_1894_pp0_iter4_reg[0:0] == 1'b1) ? count_11_fu_1341_p2 : count_10_reg_2004);

assign count_13_fu_1352_p3 = ((select_ln23_5_reg_1942_pp0_iter4_reg[0:0] == 1'b1) ? count_10_reg_2004 : count_12_fu_1346_p3);

assign count_14_fu_1365_p2 = (count_13_fu_1352_p3 + 3'd1);

assign count_15_fu_1371_p3 = ((icmp_ln68_4_reg_1899_pp0_iter4_reg[0:0] == 1'b1) ? count_14_fu_1365_p2 : count_13_fu_1352_p3);

assign count_16_fu_1391_p2 = (count_15_reg_2011 + 3'd1);

assign count_17_fu_1396_p3 = ((icmp_ln68_5_reg_1904_pp0_iter5_reg[0:0] == 1'b1) ? count_16_fu_1391_p2 : count_15_reg_2011);

assign count_18_fu_1402_p3 = ((select_ln23_6_reg_1948_pp0_iter5_reg[0:0] == 1'b1) ? count_15_reg_2011 : count_17_fu_1396_p3);

assign count_19_fu_1421_p2 = (zext_ln59_4_fu_1411_p1 + 4'd1);

assign count_1_fu_1226_p2 = (xor_ln23_reg_1978 & count_reg_1989);

assign count_20_fu_1427_p3 = ((icmp_ln68_6_reg_1909_pp0_iter5_reg[0:0] == 1'b1) ? count_19_fu_1421_p2 : zext_ln59_4_fu_1411_p1);

assign count_21_fu_1434_p3 = ((select_ln23_7_reg_1954_pp0_iter5_reg[0:0] == 1'b1) ? zext_ln59_4_fu_1411_p1 : count_20_fu_1427_p3);

assign count_22_fu_1461_p2 = (count_21_reg_2023 + 4'd1);

assign count_23_fu_1466_p3 = ((icmp_ln68_7_reg_1914_pp0_iter6_reg[0:0] == 1'b1) ? count_22_fu_1461_p2 : count_21_reg_2023);

assign count_24_fu_1472_p3 = ((select_ln23_8_reg_1960_pp0_iter6_reg[0:0] == 1'b1) ? count_21_reg_2023 : count_23_fu_1466_p3);

assign count_25_fu_1483_p2 = (count_24_fu_1472_p3 + 4'd1);

assign count_26_fu_1489_p3 = ((icmp_ln68_8_reg_1919_pp0_iter6_reg[0:0] == 1'b1) ? count_25_fu_1483_p2 : count_24_fu_1472_p3);

assign count_27_fu_1496_p3 = ((select_ln23_9_reg_1966_pp0_iter6_reg[0:0] == 1'b1) ? count_24_fu_1472_p3 : count_26_fu_1489_p3);

assign count_28_fu_1585_p2 = (count_27_reg_2036_pp0_iter21_reg + 4'd1);

assign count_29_fu_1595_p3 = ((icmp_ln68_9_reg_2069[0:0] == 1'b1) ? count_28_reg_2074 : count_27_reg_2036_pp0_iter22_reg);

assign count_2_fu_1234_p3 = ((count_1_fu_1226_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_30_fu_1600_p3 = ((select_ln23_10_reg_1972_pp0_iter22_reg[0:0] == 1'b1) ? count_27_reg_2036_pp0_iter22_reg : count_29_fu_1595_p3);

assign count_3_fu_1242_p3 = ((icmp_ln68_reg_1879_pp0_iter3_reg[0:0] == 1'b1) ? count_2_fu_1234_p3 : zext_ln59_fu_1230_p1);

assign count_4_fu_1249_p3 = ((select_ln23_2_reg_1924[0:0] == 1'b1) ? zext_ln59_fu_1230_p1 : count_3_fu_1242_p3);

assign count_5_fu_1268_p2 = (count_4_fu_1249_p3 + 2'd1);

assign count_6_fu_1274_p3 = ((icmp_ln68_1_reg_1884_pp0_iter3_reg[0:0] == 1'b1) ? count_5_fu_1268_p2 : count_4_fu_1249_p3);

assign count_7_fu_1281_p3 = ((select_ln23_3_reg_1930[0:0] == 1'b1) ? count_4_fu_1249_p3 : count_6_fu_1274_p3);

assign count_8_fu_1299_p2 = (zext_ln59_2_fu_1295_p1 + 3'd1);

assign count_9_fu_1305_p3 = ((icmp_ln68_2_reg_1889_pp0_iter3_reg[0:0] == 1'b1) ? count_8_fu_1299_p2 : zext_ln59_2_fu_1295_p1);

assign count_fu_1207_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_8_q0 < 8'd60) ? 1'b1 : 1'b0);

assign diff_fu_601_p2 = (max_3_fu_585_p3 - min_3_fu_595_p3);

assign empty_50_fu_898_p2 = ((yy_fu_892_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_51_fu_910_p2 = ((yy_1_fu_904_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_52_fu_922_p2 = ((yy_2_fu_916_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_53_fu_934_p2 = ((yy_3_fu_928_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_54_fu_946_p2 = ((yy_4_fu_940_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_55_fu_958_p2 = ((y_fu_952_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_56_fu_970_p2 = ((yy_7_fu_964_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_57_fu_982_p2 = ((yy_8_fu_976_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_58_fu_994_p2 = ((yy_9_fu_988_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_59_fu_1006_p2 = ((yy_10_fu_1000_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_60_fu_1632_p3 = ((select_ln23_10_reg_1972_pp0_iter22_reg[0:0] == 1'b1) ? total_14_reg_2043_pp0_iter22_reg : total_15_fu_1590_p2);

assign grp_fu_804_p1 = grp_fu_804_p10;

assign grp_fu_804_p10 = diff_reg_1770;

assign grp_fu_812_p1 = grp_fu_812_p10;

assign grp_fu_812_p10 = diff_reg_1770;

assign grp_fu_820_p1 = grp_fu_820_p10;

assign grp_fu_820_p10 = diff_reg_1770;

assign h_neighbor_10_fu_1571_p3 = ((tmp_6_fu_1537_p3[0:0] == 1'b1) ? tmp_4_fu_1551_p4 : tmp_5_fu_1561_p4);

assign icmp_ln10_fu_517_p2 = ((px_r_fu_473_p4 < max_1_fu_509_p3) ? 1'b1 : 1'b0);

assign icmp_ln10_reg_1738_pp0_iter0_reg = icmp_ln10_reg_1738;

assign icmp_ln17_fu_523_p2 = ((px_b_fu_493_p1 < px_g_fu_483_p4) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_543_p2 = ((min_1_fu_535_p3 < px_r_fu_473_p4) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_457_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 17'd76800) ? 1'b1 : 1'b0);

assign icmp_ln23_reg_1705_pp0_iter0_reg = icmp_ln23_reg_1705;

assign icmp_ln24_fu_557_p2 = ((ap_sig_allocacmp_x_load == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_607_p2 = ((max_3_fu_585_p3 == min_3_fu_595_p3) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_675_p2 = ((max_3_fu_585_p3 == px_g_reg_1718) ? 1'b1 : 1'b0);

assign icmp_ln68_1_fu_831_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_6_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_2_fu_837_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_5_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_3_fu_843_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_4_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_4_fu_849_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_3_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_5_fu_855_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_2_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_6_fu_861_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_7_fu_867_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_8_fu_873_p2 = ((p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_9_fu_1579_p2 = ((h_neighbor_10_fu_1571_p3 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_825_p2 = ((BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_7_q1 < 8'd60) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_1646_p2 = ((add_ln72_fu_1626_p2 < shl_ln72_2_fu_1638_p3) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_784_p2 = ((select_ln23_fu_563_p3 == 9'd319) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_497_p2 = ((px_g_fu_483_p4 < px_b_fu_493_p1) ? 1'b1 : 1'b0);

assign input_stream_TREADY = regslice_both_input_stream_V_data_V_U_ack_in;

assign lshr_ln_fu_613_p4 = {{diff_fu_601_p2[7:1]}};

assign max_1_fu_509_p3 = ((xor_ln9_fu_503_p2[0:0] == 1'b1) ? px_g_fu_483_p4 : px_b_fu_493_p1);

assign max_3_fu_585_p3 = ((icmp_ln10_reg_1738[0:0] == 1'b1) ? max_1_reg_1733 : px_r_reg_1709);

assign min_1_fu_535_p3 = ((xor_ln17_fu_529_p2[0:0] == 1'b1) ? px_g_fu_483_p4 : px_b_fu_493_p1);

assign min_3_fu_595_p3 = ((xor_ln18_fu_590_p2[0:0] == 1'b1) ? px_r_reg_1709 : min_1_reg_1743);

assign out_px_b_1_fu_1666_p3 = ((icmp_ln72_fu_1646_p2[0:0] == 1'b1) ? px_b_reg_1726_pp0_iter22_reg : 8'd255);

assign out_px_g_1_fu_1652_p3 = ((icmp_ln72_fu_1646_p2[0:0] == 1'b1) ? px_g_reg_1718_pp0_iter22_reg : 8'd255);

assign out_px_r_1_fu_1659_p3 = ((icmp_ln72_fu_1646_p2[0:0] == 1'b1) ? px_r_reg_1709_pp0_iter22_reg : 8'd255);

assign output_stream_TDATA_int_regslice = {{{out_px_r_1_fu_1659_p3}, {out_px_g_1_fu_1652_p3}}, {out_px_b_1_fu_1666_p3}};

assign output_stream_TVALID = regslice_both_output_stream_V_data_V_U_vld_out;

assign p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1 = zext_ln24_fu_571_p1;

assign p_mid111_fu_1055_p2 = ((yy_1_mid1_fu_1049_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid113_fu_1074_p2 = ((yy_2_mid1_fu_1068_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid115_fu_1093_p2 = ((yy_3_mid1_fu_1087_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid117_fu_1112_p2 = ((yy_4_mid1_fu_1106_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid127_fu_1159_p2 = ((yy_10_mid1_fu_1153_p2 > 8'd239) ? 1'b1 : 1'b0);

assign p_mid1_fu_1043_p2 = ((yy_mid1_fu_1037_p2 > 9'd239) ? 1'b1 : 1'b0);

assign pixel_out_last_fu_1213_p2 = (select_ln23_1_fu_1030_p3 & icmp_ln86_reg_1859_pp0_iter2_reg);

assign px_b_fu_493_p1 = input_stream_TDATA_int_regslice[7:0];

assign px_g_fu_483_p4 = {{input_stream_TDATA_int_regslice[15:8]}};

assign px_r_fu_473_p4 = {{input_stream_TDATA_int_regslice[23:16]}};

assign select_ln23_10_fu_1165_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? p_mid127_fu_1159_p2 : empty_59_fu_1006_p2);

assign select_ln23_11_fu_1172_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? p_mid1_fu_1043_p2 : empty_50_fu_898_p2);

assign select_ln23_12_fu_1193_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? total_1_mid1_fu_1185_p3 : total_fu_1012_p3);

assign select_ln23_13_fu_1200_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? y_fu_952_p2 : ap_sig_allocacmp_y_3);

assign select_ln23_1_fu_1030_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? cmp_i_i31_i_i_mid1_fu_1024_p2 : cmp_i_i31_i_i_fu_886_p2);

assign select_ln23_2_fu_1061_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? p_mid111_fu_1055_p2 : empty_51_fu_910_p2);

assign select_ln23_3_fu_1080_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? p_mid113_fu_1074_p2 : empty_52_fu_922_p2);

assign select_ln23_4_fu_1099_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? p_mid115_fu_1093_p2 : empty_53_fu_934_p2);

assign select_ln23_5_fu_1118_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? p_mid117_fu_1112_p2 : empty_54_fu_946_p2);

assign select_ln23_6_fu_1125_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? empty_56_fu_970_p2 : empty_55_fu_958_p2);

assign select_ln23_7_fu_1132_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? empty_57_fu_982_p2 : empty_56_fu_970_p2);

assign select_ln23_8_fu_1139_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? empty_58_fu_994_p2 : empty_57_fu_982_p2);

assign select_ln23_9_fu_1146_p3 = ((icmp_ln24_reg_1753_pp0_iter2_reg[0:0] == 1'b1) ? empty_59_fu_1006_p2 : empty_58_fu_994_p2);

assign select_ln23_fu_563_p3 = ((icmp_ln24_fu_557_p2[0:0] == 1'b1) ? 9'd0 : ap_sig_allocacmp_x_load);

assign sext_ln39_fu_1509_p1 = $signed(grp_fu_804_p2);

assign sext_ln42_1_fu_655_p1 = $signed(shl_ln42_1_fu_647_p3);

assign sext_ln42_fu_643_p1 = $signed(shl_ln_fu_635_p3);

assign sext_ln43_1_fu_764_p1 = $signed(shl_ln43_1_fu_756_p3);

assign sext_ln43_2_fu_1523_p1 = $signed(grp_fu_820_p2);

assign sext_ln43_fu_752_p1 = $signed(shl_ln1_fu_744_p3);

assign sext_ln44_1_fu_712_p1 = $signed(shl_ln44_1_fu_704_p3);

assign sext_ln44_2_fu_1513_p1 = $signed(grp_fu_812_p2);

assign sext_ln44_fu_700_p1 = $signed(shl_ln2_fu_692_p3);

assign shl_ln1_fu_744_p3 = {{sub_ln43_fu_738_p2}, {6'd0}};

assign shl_ln2_fu_692_p3 = {{sub_ln44_fu_686_p2}, {6'd0}};

assign shl_ln3_fu_1606_p3 = {{count_30_fu_1600_p3}, {3'd0}};

assign shl_ln42_1_fu_647_p3 = {{sub_ln42_fu_629_p2}, {2'd0}};

assign shl_ln43_1_fu_756_p3 = {{sub_ln43_fu_738_p2}, {2'd0}};

assign shl_ln44_1_fu_704_p3 = {{sub_ln44_fu_686_p2}, {2'd0}};

assign shl_ln72_1_fu_1614_p3 = {{count_30_fu_1600_p3}, {1'd0}};

assign shl_ln72_2_fu_1638_p3 = {{empty_60_fu_1632_p3}, {3'd0}};

assign shl_ln_fu_635_p3 = {{sub_ln42_fu_629_p2}, {6'd0}};

assign sub_ln42_1_fu_659_p2 = ($signed(sext_ln42_fu_643_p1) - $signed(sext_ln42_1_fu_655_p1));

assign sub_ln42_fu_629_p2 = (zext_ln42_fu_626_p1 - zext_ln42_1_fu_623_p1);

assign sub_ln43_1_fu_768_p2 = ($signed(sext_ln43_fu_752_p1) - $signed(sext_ln43_1_fu_764_p1));

assign sub_ln43_fu_738_p2 = (zext_ln43_1_fu_735_p1 - zext_ln43_fu_732_p1);

assign sub_ln44_1_fu_716_p2 = ($signed(sext_ln44_fu_700_p1) - $signed(sext_ln44_1_fu_712_p1));

assign sub_ln44_fu_686_p2 = (zext_ln44_fu_683_p1 - zext_ln44_1_fu_680_p1);

assign tmp_1_fu_1527_p2 = ($signed(sext_ln43_2_fu_1523_p1) + $signed(17'd120));

assign tmp_2_fu_1517_p2 = ($signed(sext_ln44_2_fu_1513_p1) + $signed(17'd240));

assign tmp_4_fu_1551_p4 = {{add_ln46_fu_1545_p2[8:1]}};

assign tmp_5_fu_1561_p4 = {{ap_phi_mux_tmp_3_phi_fu_428_p8[8:1]}};

assign tmp_6_fu_1537_p3 = ap_phi_mux_tmp_3_phi_fu_428_p8[32'd16];

assign total_10_fu_1441_p3 = ((select_ln23_7_reg_1954_pp0_iter5_reg[0:0] == 1'b1) ? zext_ln59_3_fu_1408_p1 : total_9_fu_1415_p2);

assign total_11_fu_1448_p2 = (total_10_fu_1441_p3 + 4'd1);

assign total_11_v_cast_cast_fu_1378_p3 = ((select_ln23_6_reg_1948_pp0_iter4_reg[0:0] == 1'b1) ? 3'd1 : 3'd2);

assign total_12_fu_1454_p3 = ((select_ln23_8_reg_1960_pp0_iter5_reg[0:0] == 1'b1) ? total_10_fu_1441_p3 : total_11_fu_1448_p2);

assign total_13_fu_1478_p2 = (total_12_reg_2030 + 4'd1);

assign total_14_fu_1503_p3 = ((select_ln23_9_reg_1966_pp0_iter6_reg[0:0] == 1'b1) ? total_12_reg_2030 : total_13_fu_1478_p2);

assign total_15_fu_1590_p2 = (total_14_reg_2043_pp0_iter22_reg + 4'd1);

assign total_1_fu_1256_p3 = ((select_ln23_2_reg_1924[0:0] == 1'b1) ? zext_ln23_2_fu_1223_p1 : select_ln23_12_reg_1984);

assign total_1_mid1_fu_1185_p3 = ((p_mid1_fu_1043_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign total_2_fu_1262_p2 = (total_1_fu_1256_p3 + 2'd1);

assign total_3_fu_1288_p3 = ((select_ln23_3_reg_1930[0:0] == 1'b1) ? total_1_fu_1256_p3 : total_2_fu_1262_p2);

assign total_4_fu_1322_p2 = (zext_ln59_1_fu_1319_p1 + 3'd1);

assign total_5_fu_1328_p3 = ((select_ln23_4_reg_1936_pp0_iter4_reg[0:0] == 1'b1) ? zext_ln59_1_fu_1319_p1 : total_4_fu_1322_p2);

assign total_6_fu_1335_p2 = (total_5_fu_1328_p3 + 3'd1);

assign total_7_fu_1358_p3 = ((select_ln23_5_reg_1942_pp0_iter4_reg[0:0] == 1'b1) ? total_5_fu_1328_p3 : total_6_fu_1335_p2);

assign total_8_fu_1385_p2 = (total_7_fu_1358_p3 + total_11_v_cast_cast_fu_1378_p3);

assign total_9_fu_1415_p2 = (zext_ln59_3_fu_1408_p1 + 4'd1);

assign total_fu_1012_p3 = ((empty_50_fu_898_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign trunc_ln39_fu_1533_p1 = ap_phi_mux_tmp_3_phi_fu_428_p8[8:0];

assign xor_ln17_fu_529_p2 = (icmp_ln17_fu_523_p2 ^ 1'd1);

assign xor_ln18_fu_590_p2 = (icmp_ln18_reg_1748 ^ 1'd1);

assign xor_ln23_fu_1179_p2 = (select_ln23_11_fu_1172_p3 ^ 1'd1);

assign xor_ln9_fu_503_p2 = (icmp_ln9_fu_497_p2 ^ 1'd1);

assign y_fu_952_p2 = (ap_sig_allocacmp_y_3 + 8'd1);

assign yy_10_fu_1000_p2 = (ap_sig_allocacmp_y_3 + 8'd5);

assign yy_10_mid1_fu_1153_p2 = (ap_sig_allocacmp_y_3 + 8'd6);

assign yy_1_fu_904_p2 = ($signed(zext_ln23_fu_882_p1) + $signed(9'd508));

assign yy_1_mid1_fu_1049_p2 = ($signed(zext_ln23_1_fu_1020_p1) + $signed(9'd508));

assign yy_2_fu_916_p2 = ($signed(zext_ln23_fu_882_p1) + $signed(9'd509));

assign yy_2_mid1_fu_1068_p2 = ($signed(zext_ln23_1_fu_1020_p1) + $signed(9'd509));

assign yy_3_fu_928_p2 = ($signed(zext_ln23_fu_882_p1) + $signed(9'd510));

assign yy_3_mid1_fu_1087_p2 = ($signed(zext_ln23_1_fu_1020_p1) + $signed(9'd510));

assign yy_4_fu_940_p2 = ($signed(zext_ln23_fu_882_p1) + $signed(9'd511));

assign yy_4_mid1_fu_1106_p2 = ($signed(zext_ln23_1_fu_1020_p1) + $signed(9'd511));

assign yy_7_fu_964_p2 = (ap_sig_allocacmp_y_3 + 8'd2);

assign yy_8_fu_976_p2 = (ap_sig_allocacmp_y_3 + 8'd3);

assign yy_9_fu_988_p2 = (ap_sig_allocacmp_y_3 + 8'd4);

assign yy_fu_892_p2 = ($signed(zext_ln23_fu_882_p1) + $signed(9'd507));

assign yy_mid1_fu_1037_p2 = ($signed(zext_ln23_1_fu_1020_p1) + $signed(9'd507));

assign zext_ln23_1_fu_1020_p1 = y_fu_952_p2;

assign zext_ln23_2_fu_1223_p1 = xor_ln23_reg_1978;

assign zext_ln23_fu_882_p1 = ap_sig_allocacmp_y_3;

assign zext_ln24_fu_571_p1 = select_ln23_fu_563_p3;

assign zext_ln42_1_fu_623_p1 = px_b_reg_1726;

assign zext_ln42_2_fu_665_p1 = lshr_ln_fu_613_p4;

assign zext_ln42_fu_626_p1 = px_g_reg_1718;

assign zext_ln43_1_fu_735_p1 = px_b_reg_1726;

assign zext_ln43_2_fu_774_p1 = lshr_ln_fu_613_p4;

assign zext_ln43_fu_732_p1 = px_r_reg_1709;

assign zext_ln44_1_fu_680_p1 = px_g_reg_1718;

assign zext_ln44_2_fu_722_p1 = lshr_ln_fu_613_p4;

assign zext_ln44_fu_683_p1 = px_r_reg_1709;

assign zext_ln59_1_fu_1319_p1 = total_3_reg_1999;

assign zext_ln59_2_fu_1295_p1 = count_7_fu_1281_p3;

assign zext_ln59_3_fu_1408_p1 = total_8_reg_2018;

assign zext_ln59_4_fu_1411_p1 = count_18_fu_1402_p3;

assign zext_ln59_fu_1230_p1 = count_1_fu_1226_p2;

assign zext_ln72_fu_1622_p1 = shl_ln72_1_fu_1614_p3;

endmodule //BackGrRemovalStream_Loop_row_loop_proc1
