Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Fri Dec  3 00:04:33 2021
| Host              : LAPTOP-LEHA1130 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                78210        0.010        0.000                      0                78210        0.788        0.000                       0                 25566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_P  {0.000 1.563}        3.125           320.000         
clk_pl_0   {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_P           0.092        0.000                      0                 1635        0.033        0.000                      0                 1635        0.788        0.000                       0                   688  
clk_pl_0            0.533        0.000                      0                76575        0.010        0.000                      0                76575        1.625        0.000                       0                 24878  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      CLK_REF_P           0.301        0.000                      0                   39        0.085        0.000                      0                   39  
CLK_REF_P     clk_pl_0            0.407        0.000                      0                  908        0.404        0.000                      0                  908  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 sync_BEAT_REF1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.591ns (45.115%)  route 0.719ns (54.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 4.765 - 1.563 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.392ns (routing 1.401ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.266ns (routing 1.272ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.392     3.518    sync_BEAT_REF1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y80 IDDRE1                                       r  sync_BEAT_REF1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y80 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.045 r  sync_BEAT_REF1/IDDRE1_inst/Q1
                         net (fo=3, routed)           0.665     4.710    sync_BEAT_REF1/BEAT_REF1
    SLICE_X47Y74         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.774 r  sync_BEAT_REF1/write_en_i_1/O
                         net (fo=1, routed)           0.054     4.828    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem1
    SLICE_X47Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.266     4.765    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.364     5.128    
                         clock uncertainty           -0.235     4.893    
    SLICE_X47Y74         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.920    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.920    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/write_en_reg/R
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.094ns (8.608%)  route 0.998ns (91.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 4.717 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.272ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 f  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.998     4.668    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/write_en_reg_0
    SLICE_X47Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/write_en_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.218     4.717    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y21         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.083    
                         clock uncertainty           -0.235     4.848    
    SLICE_X47Y21         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     4.776    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.776    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 sync_BEAT_REF1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.567ns (44.022%)  route 0.721ns (55.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 4.760 - 1.563 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.392ns (routing 1.401ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.261ns (routing 1.272ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.392     3.518    sync_BEAT_REF1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y80 IDDRE1                                       r  sync_BEAT_REF1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y80 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.045 r  sync_BEAT_REF1/IDDRE1_inst/Q1
                         net (fo=3, routed)           0.663     4.708    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/BEAT_REF1
    SLICE_X47Y76         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     4.748 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_i_1/O
                         net (fo=1, routed)           0.058     4.806    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.261     4.760    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.364     5.123    
                         clock uncertainty           -0.235     4.888    
    SLICE_X47Y76         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.915    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          4.915    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.243ns (20.386%)  route 0.949ns (79.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 4.723 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.272ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 r  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.891     4.561    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/enable_sampling_logic
    SLICE_X47Y14         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     4.710 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_i_1__6/O
                         net (fo=1, routed)           0.058     4.768    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_i_1__6_n_0
    SLICE_X47Y14         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.224     4.723    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y14         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.089    
                         clock uncertainty           -0.235     4.854    
    SLICE_X47Y14         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.881    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          4.881    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/R
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.094ns (8.736%)  route 0.982ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 4.715 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.216ns (routing 1.272ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 f  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.982     4.652    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg_0
    SLICE_X44Y14         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.216     4.715    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X44Y14         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.081    
                         clock uncertainty           -0.235     4.846    
    SLICE_X44Y14         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     4.774    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.774    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/write_en_reg/R
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.094ns (8.688%)  route 0.988ns (91.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 4.729 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.272ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 f  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.988     4.658    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/write_en_reg_0
    SLICE_X48Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/write_en_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.230     4.729    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.095    
                         clock uncertainty           -0.235     4.860    
    SLICE_X48Y23         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     4.788    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.788    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 sync_AQ1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.566ns (45.316%)  route 0.683ns (54.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 4.715 - 1.563 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.356ns (routing 1.401ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.216ns (routing 1.272ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.356     3.482    sync_AQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y8  IDDRE1                                       r  sync_AQ1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y8  IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.009 r  sync_AQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           0.625     4.634    sync_AQ1/AQ1
    SLICE_X44Y14         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     4.673 r  sync_AQ1/write_en_i_1__1/O
                         net (fo=1, routed)           0.058     4.731    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg_1
    SLICE_X44Y14         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.216     4.715    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X44Y14         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.359     5.074    
                         clock uncertainty           -0.235     4.839    
    SLICE_X44Y14         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.866    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.133ns (11.505%)  route 1.023ns (88.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 4.723 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.272ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 r  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.965     4.635    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/enable_sampling_logic
    SLICE_X47Y15         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     4.674 r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_i_1__1/O
                         net (fo=1, routed)           0.058     4.732    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_i_1__1_n_0
    SLICE_X47Y15         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.224     4.723    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y15         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.089    
                         clock uncertainty           -0.235     4.854    
    SLICE_X47Y15         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.881    DDMTD_Array_inst/ddmtd_inst[2].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          4.881    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/write_en_reg/R
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.094ns (9.073%)  route 0.942ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 4.722 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.272ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 f  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.942     4.612    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/write_en_reg_0
    SLICE_X46Y8          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/write_en_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.223     4.722    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/clk_ref_BUFG
    SLICE_X46Y8          FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.088    
                         clock uncertainty           -0.235     4.853    
    SLICE_X46Y8          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     4.781    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (CLK_REF_P fall@1.563ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.194ns (17.446%)  route 0.918ns (82.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 4.714 - 1.563 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.272ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 r  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.860     4.530    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/enable_sampling_logic
    SLICE_X47Y23         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     4.630 r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_i_1__4/O
                         net (fo=1, routed)           0.058     4.688    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_i_1__4_n_0
    SLICE_X47Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.215     4.714    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y23         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.366     5.080    
                         clock uncertainty           -0.235     4.845    
    SLICE_X47Y23         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.872    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          4.872    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.099ns  (logic 0.052ns (52.525%)  route 0.047ns (47.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 3.564 - 1.563 ) 
    Source Clock Delay      (SCD):    1.688ns = ( 3.251 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      1.185ns (routing 0.716ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.798ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.185     3.251    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/clk_ref_BUFG
    SLICE_X28Y35         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.289 r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.029     3.318    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/temp_mem_reg_n_0
    SLICE_X28Y36         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     3.332 r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_i_1__19/O
                         net (fo=1, routed)           0.018     3.350    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_i_1__19_n_0
    SLICE_X28Y36         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.340     3.564    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/clk_ref_BUFG
    SLICE_X28Y36         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism             -0.293     3.271    
    SLICE_X28Y36         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.317    DDMTD_Array_inst/ddmtd_inst[20].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 3.662 - 1.563 ) 
    Source Clock Delay      (SCD):    1.788ns = ( 3.351 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      1.285ns (routing 0.716ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.798ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.285     3.351    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y53         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.389 r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.053     3.442    sync_CQ3/write_en_reg
    SLICE_X47Y53         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.464 r  sync_CQ3/write_en_i_1__11/O
                         net (fo=1, routed)           0.016     3.480    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/write_en_reg_1
    SLICE_X47Y53         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.438     3.662    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y53         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism             -0.266     3.395    
    SLICE_X47Y53         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.441    DDMTD_Array_inst/ddmtd_inst[12].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 external_counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.204ns  (logic 0.070ns (34.314%)  route 0.134ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 5.124 - 1.563 ) 
    Source Clock Delay      (SCD):    3.082ns = ( 4.645 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      2.146ns (routing 1.272ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.401ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.146     4.645    clk_ref_BUFG
    SLICE_X33Y42         FDRE                                         r  external_counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.715 r  external_counter_reg[18]/Q
                         net (fo=15, routed)          0.134     4.849    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/Q[18]
    SLICE_X35Y40         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.435     5.124    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X35Y40         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.367     4.757    
    SLICE_X35Y40         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     4.810    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 3.662 - 1.563 ) 
    Source Clock Delay      (SCD):    1.789ns = ( 3.352 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      1.286ns (routing 0.716ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.798ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.286     3.352    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X48Y55         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.390 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.053     3.443    sync_AQ2/write_en_reg
    SLICE_X47Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.465 r  sync_AQ2/write_en_i_1__2/O
                         net (fo=1, routed)           0.016     3.481    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/write_en_reg_1
    SLICE_X47Y55         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.438     3.662    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y55         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism             -0.266     3.395    
    SLICE_X47Y55         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.441    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 external_counter_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.205ns  (logic 0.070ns (34.146%)  route 0.135ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.130 - 1.563 ) 
    Source Clock Delay      (SCD):    3.088ns = ( 4.651 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      2.152ns (routing 1.272ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.401ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.152     4.651    clk_ref_BUFG
    SLICE_X33Y43         FDRE                                         r  external_counter_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.721 r  external_counter_reg[24]/Q
                         net (fo=15, routed)          0.135     4.856    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/Q[24]
    SLICE_X35Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.441     5.130    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X35Y41         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.367     4.763    
    SLICE_X35Y41         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     4.816    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.816    
                         arrival time                           4.856    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 external_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.204ns  (logic 0.070ns (34.314%)  route 0.134ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 5.121 - 1.563 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 4.643 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.401ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     4.643    clk_ref_BUFG
    SLICE_X33Y40         FDRE                                         r  external_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     4.713 r  external_counter_reg[1]/Q
                         net (fo=15, routed)          0.134     4.847    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/Q[1]
    SLICE_X35Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.432     5.121    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X35Y42         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.367     4.754    
    SLICE_X35Y42         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     4.807    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           4.847    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 external_counter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 3.616 - 1.563 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 3.303 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      1.237ns (routing 0.716ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.798ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.237     3.303    clk_ref_BUFG
    SLICE_X33Y40         FDRE                                         r  external_counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.342 r  external_counter_reg[7]/Q
                         net (fo=15, routed)          0.066     3.408    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/Q[7]
    SLICE_X33Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.392     3.616    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.297     3.319    
    SLICE_X33Y38         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.366    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 external_counter_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 3.617 - 1.563 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 3.303 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      1.237ns (routing 0.716ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.798ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.237     3.303    clk_ref_BUFG
    SLICE_X33Y41         FDRE                                         r  external_counter_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.342 r  external_counter_reg[9]/Q
                         net (fo=15, routed)          0.068     3.410    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/Q[9]
    SLICE_X33Y39         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.393     3.617    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y39         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.297     3.320    
    SLICE_X33Y39         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.367    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/DATA_IN_SYNC_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 3.661 - 1.563 ) 
    Source Clock Delay      (SCD):    1.780ns = ( 3.343 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.277ns (routing 0.716ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.798ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     1.853 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.893    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.893 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     2.049    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.066 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.277     3.343    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y13         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.382 r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.027     3.409    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg_0
    SLICE_X47Y13         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.423 r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_i_1__3/O
                         net (fo=1, routed)           0.016     3.439    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_i_1__3_n_0
    SLICE_X47Y13         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     1.958 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.008    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.008 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     2.205    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.224 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.437     3.661    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y13         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.312     3.349    
    SLICE_X47Y13         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.395    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 external_counter_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/DATA_IN_SYNC_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@1.563ns - CLK_REF_P fall@1.563ns)
  Data Path Delay:        0.213ns  (logic 0.070ns (32.864%)  route 0.143ns (67.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.130 - 1.563 ) 
    Source Clock Delay      (SCD):    3.086ns = ( 4.649 - 1.563 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      2.150ns (routing 1.272ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.401ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.133 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.173    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.173 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.475    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.499 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.150     4.649    clk_ref_BUFG
    SLICE_X33Y42         FDRE                                         r  external_counter_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.719 r  external_counter_reg[22]/Q
                         net (fo=15, routed)          0.143     4.862    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/Q[22]
    SLICE_X34Y40         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/DATA_IN_SYNC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      1.563     1.563 f  
    D4                                                0.000     1.563 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.563    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.268 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.318    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.318 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     2.661    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.689 f  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.441     5.130    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X34Y40         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/DATA_IN_SYNC_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.367     4.763    
    SLICE_X34Y40         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053     4.816    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/DATA_IN_SYNC_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.816    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_P
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         3.125       1.525      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y15  sync_BQ3/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y39  sync_CQ0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y45  sync_CQ3/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y17  sync_BQ0/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y15  sync_BQ3/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y19  sync_CQ1/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y80  sync_BEAT_REF1/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         1.562       0.842      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.274       0.788      BITSLICE_RX_TX_X0Y8   sync_AQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.273       0.789      BITSLICE_RX_TX_X0Y47  sync_AQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y10  sync_AQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y6   sync_BQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y58  sync_CQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.272       0.790      BITSLICE_RX_TX_X0Y17  sync_BQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.271       0.791      BITSLICE_RX_TX_X0Y49  sync_AQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.271       0.791      BITSLICE_RX_TX_X0Y19  sync_CQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.271       0.791      BITSLICE_RX_TX_X0Y45  sync_CQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       1.062         0.270       0.792      BITSLICE_RX_TX_X0Y39  sync_CQ0/IDDRE1_inst/CB



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.616ns  (logic 0.096ns (5.941%)  route 1.520ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.155 - 6.250 ) 
    Source Clock Delay      (SCD):    2.158ns = ( 5.283 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.951ns (routing 0.814ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.736ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.951     5.283    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X27Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     5.379 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/Q
                         net (fo=48, routed)          1.520     6.899    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.738     8.155    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     8.332    
                         clock uncertainty           -0.347     7.985    
    RAMB36_X2Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.432    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.438ns  (logic 0.096ns (6.676%)  route 1.342ns (93.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.151 - 6.250 ) 
    Source Clock Delay      (SCD):    2.158ns = ( 5.283 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.951ns (routing 0.814ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.736ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.951     5.283    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X27Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     5.379 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/Q
                         net (fo=48, routed)          1.342     6.721    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_en
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.734     8.151    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                         clock pessimism              0.177     8.328    
                         clock uncertainty           -0.347     7.981    
    RAMB36_X2Y3          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.428    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.428    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 addr_pointer_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.609ns  (logic 0.096ns (5.966%)  route 1.513ns (94.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 8.168 - 6.250 ) 
    Source Clock Delay      (SCD):    2.155ns = ( 5.280 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.948ns (routing 0.814ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.736ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.948     5.280    CLK
    SLICE_X23Y47         FDRE                                         r  addr_pointer_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     5.376 r  addr_pointer_reg[10]/Q
                         net (fo=49, routed)          1.513     6.889    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.751     8.168    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.122     8.290    
                         clock uncertainty           -0.347     7.943    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.334     7.609    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 1.001ns (56.972%)  route 0.756ns (43.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 4.997 - 3.125 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.143ns (routing 0.814ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.143     2.350    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.001     3.351 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[1]
                         net (fo=1, routed)           0.756     4.107    BRAM_PORTB_0_dout[1]
    SLICE_X28Y50         FDRE                                         r  WORDS_TO_SEND_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.705     4.997    CLK
    SLICE_X28Y50         FDRE                                         r  WORDS_TO_SEND_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.175    
                         clock uncertainty           -0.347     4.827    
    SLICE_X28Y50         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     4.854    WORDS_TO_SEND_reg[1]
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 we_byte_sync_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.583ns  (logic 0.207ns (13.076%)  route 1.376ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 8.142 - 6.250 ) 
    Source Clock Delay      (SCD):    2.139ns = ( 5.264 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.932ns (routing 0.814ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.736ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.932     5.264    CLK
    SLICE_X19Y71         FDRE                                         r  we_byte_sync_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     5.357 r  we_byte_sync_reg[30]/Q
                         net (fo=6, routed)           0.688     6.045    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/web[0]
    SLICE_X14Y82         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     6.159 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.688     6.847    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_11
    RAMB36_X2Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.725     8.142    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.173     8.315    
                         clock uncertainty           -0.347     7.968    
    RAMB36_X2Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     7.607    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.955ns (54.696%)  route 0.791ns (45.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 5.005 - 3.125 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.143ns (routing 0.814ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.736ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.143     2.350    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.955     3.305 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[12]
                         net (fo=1, routed)           0.791     4.096    BRAM_PORTB_0_dout[12]
    SLICE_X27Y50         FDRE                                         r  WORDS_TO_SEND_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.713     5.005    CLK
    SLICE_X27Y50         FDRE                                         r  WORDS_TO_SEND_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.183    
                         clock uncertainty           -0.347     4.835    
    SLICE_X27Y50         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.862    WORDS_TO_SEND_reg[12]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.981ns (56.672%)  route 0.750ns (43.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 5.005 - 3.125 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.142ns (routing 0.814ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.736ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.142     2.349    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     3.330 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.750     4.080    BRAM_PORTB_0_dout[21]
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.713     5.005    CLK
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.183    
                         clock uncertainty           -0.347     4.835    
    SLICE_X26Y51         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     4.862    WORDS_TO_SEND_reg[21]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 1.050ns (60.976%)  route 0.672ns (39.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 5.005 - 3.125 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.142ns (routing 0.814ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.736ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.142     2.349    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.050     3.399 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[0]
                         net (fo=1, routed)           0.672     4.071    BRAM_PORTB_0_dout[16]
    SLICE_X27Y50         FDRE                                         r  WORDS_TO_SEND_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.713     5.005    CLK
    SLICE_X27Y50         FDRE                                         r  WORDS_TO_SEND_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.183    
                         clock uncertainty           -0.347     4.835    
    SLICE_X27Y50         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     4.862    WORDS_TO_SEND_reg[16]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.964ns (56.506%)  route 0.742ns (43.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 5.005 - 3.125 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.143ns (routing 0.814ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.736ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.143     2.350    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.964     3.314 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[9]
                         net (fo=1, routed)           0.742     4.056    BRAM_PORTB_0_dout[9]
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.713     5.005    CLK
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.183    
                         clock uncertainty           -0.347     4.835    
    SLICE_X26Y51         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     4.862    WORDS_TO_SEND_reg[9]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 1.050ns (62.093%)  route 0.641ns (37.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 4.997 - 3.125 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.143ns (routing 0.814ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.736ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.143     2.350    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.050     3.400 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[0]
                         net (fo=1, routed)           0.641     4.041    BRAM_PORTB_0_dout[0]
    SLICE_X28Y50         FDRE                                         r  WORDS_TO_SEND_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.705     4.997    CLK
    SLICE_X28Y50         FDRE                                         r  WORDS_TO_SEND_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.175    
                         clock uncertainty           -0.347     4.827    
    SLICE_X28Y50         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     4.854    WORDS_TO_SEND_reg[0]
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.071ns (27.734%)  route 0.185ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.814ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.740     1.907    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y65         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.978 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.185     2.163    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       2.020     2.227    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X14Y68         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME_D1/CLK
                         clock pessimism             -0.170     2.057    
    SLICE_X14Y68         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.153    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.250       3.250      PS8_X0Y0       desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y11   desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y11   desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y15   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y15   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         6.250       4.700      RAMB36_X1Y9    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y12   desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y12   desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y16   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y16   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X14Y160  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X14Y160  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X14Y160  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X14Y160  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X16Y89   desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X16Y89   desing_ins/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y61   desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.125       2.552      SLICE_X16Y155  desing_ins/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0       desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y99   desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y99   desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y99   desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y99   desing_ins/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y74   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y74   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y74   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X28Y74   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.332ns (9.381%)  route 3.207ns (90.619%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 6.136 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.075ns (routing 1.272ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.765 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.434     5.199    desing_ins/internal_reset_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.238 r  desing_ins/internal_reset_i_1/O
                         net (fo=6, routed)           0.476     5.714    desing_ins_n_35
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.075     6.136    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.147     5.988    
    SLICE_X25Y51         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.015    internal_reset_reg_replica
  -------------------------------------------------------------------
                         required time                          6.015    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.272ns (8.305%)  route 3.003ns (91.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.706     5.450    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[24]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.272ns (8.305%)  route 3.003ns (91.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.706     5.450    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.272ns (8.305%)  route 3.003ns (91.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.706     5.450    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[26]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.272ns (8.305%)  route 3.003ns (91.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.706     5.450    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.272ns (8.310%)  route 3.001ns (91.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.704     5.448    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[28]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.272ns (8.310%)  route 3.001ns (91.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.704     5.448    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[29]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.272ns (8.310%)  route 3.001ns (91.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.704     5.448    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[30]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.272ns (8.310%)  route 3.001ns (91.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.704     5.448    desing_ins_n_36
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y46         FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y46         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P rise@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.272ns (8.331%)  route 2.993ns (91.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 0.814ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.272ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.968     2.175    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.273 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.297     4.570    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.744 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.696     5.440    desing_ins_n_36
    SLICE_X31Y45         FDRE                                         r  reset_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.144     6.205    clk_ref_BUFG
    SLICE_X31Y45         FDRE                                         r  reset_counter_reg[16]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.147     6.057    
    SLICE_X31Y45         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     5.985    reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          5.985    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.216ns (10.976%)  route 1.752ns (89.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.134     3.100    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.216 r  desing_ins/enable_sampling_logic_i_4/O
                         net (fo=1, routed)           0.143     3.359    desing_ins/enable_sampling_logic0
    SLICE_X30Y44         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.027     3.386 r  desing_ins/enable_sampling_logic_i_1/O
                         net (fo=1, routed)           0.475     3.861    desing_ins_n_37
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.000     3.576    
                         clock uncertainty            0.147     3.723    
    SLICE_X37Y52         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     3.776    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                         -3.776    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.211ns (10.944%)  route 1.717ns (89.056%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.401ns, distribution 0.998ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.111     3.499 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.270     3.769    desing_ins/internal_reset_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.027     3.796 r  desing_ins/internal_reset_i_1/O
                         net (fo=6, routed)           0.025     3.821    desing_ins_n_35
    SLICE_X30Y44         FDRE                                         r  internal_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.399     3.525    clk_ref_BUFG
    SLICE_X30Y44         FDRE                                         r  internal_reset_reg/C
                         clock pessimism              0.000     3.525    
                         clock uncertainty            0.147     3.672    
    SLICE_X30Y44         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     3.725    internal_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.211ns (10.678%)  route 1.765ns (89.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.403ns (routing 1.401ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.111     3.499 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.270     3.769    desing_ins/internal_reset_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.027     3.796 r  desing_ins/internal_reset_i_1/O
                         net (fo=6, routed)           0.073     3.869    desing_ins_n_35
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.403     3.529    clk_ref_BUFG
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_1/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.147     3.676    
    SLICE_X30Y43         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.731    internal_reset_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.211ns (10.662%)  route 1.768ns (89.338%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.403ns (routing 1.401ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.111     3.499 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.270     3.769    desing_ins/internal_reset_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.027     3.796 r  desing_ins/internal_reset_i_1/O
                         net (fo=6, routed)           0.076     3.872    desing_ins_n_35
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.403     3.529    clk_ref_BUFG
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_4/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.147     3.676    
    SLICE_X30Y43         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.729    internal_reset_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.211ns (10.630%)  route 1.774ns (89.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.403ns (routing 1.401ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.111     3.499 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.270     3.769    desing_ins/internal_reset_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.027     3.796 r  desing_ins/internal_reset_i_1/O
                         net (fo=6, routed)           0.082     3.878    desing_ins_n_35
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.403     3.529    clk_ref_BUFG
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_2/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.147     3.676    
    SLICE_X30Y43         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     3.729    internal_reset_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.211ns (10.524%)  route 1.794ns (89.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.403ns (routing 1.401ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.111     3.499 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.270     3.769    desing_ins/internal_reset_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.027     3.796 r  desing_ins/internal_reset_i_1/O
                         net (fo=6, routed)           0.102     3.898    desing_ins_n_35
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.403     3.529    clk_ref_BUFG
    SLICE_X30Y43         FDRE                                         r  internal_reset_reg_replica_3/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.147     3.676    
    SLICE_X30Y43         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.731    internal_reset_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.186ns (9.403%)  route 1.792ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.401ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     3.501 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.370     3.871    desing_ins_n_36
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.420     3.546    clk_ref_BUFG
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[10]/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.147     3.693    
    SLICE_X31Y44         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.016     3.677    reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.186ns (9.403%)  route 1.792ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.401ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     3.501 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.370     3.871    desing_ins_n_36
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.420     3.546    clk_ref_BUFG
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[11]/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.147     3.693    
    SLICE_X31Y44         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.016     3.677    reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.186ns (9.403%)  route 1.792ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.401ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     3.501 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.370     3.871    desing_ins_n_36
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.420     3.546    clk_ref_BUFG
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[8]/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.147     3.693    
    SLICE_X31Y44         FDRE (Hold_AFF_SLICEM_C_R)
                                                     -0.016     3.677    reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.186ns (9.403%)  route 1.792ns (90.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.401ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     1.893    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.966 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.422     3.388    desing_ins/GPIO[0]
    SLICE_X30Y44         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     3.501 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.370     3.871    desing_ins_n_36
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.420     3.546    clk_ref_BUFG
    SLICE_X31Y44         FDRE                                         r  reset_counter_reg[9]/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.147     3.693    
    SLICE_X31Y44         FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.016     3.677    reset_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.367ns (41.329%)  route 0.521ns (58.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 4.982 - 3.125 ) 
    Source Clock Delay      (SCD):    3.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.441ns (routing 1.401ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.736ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.441     3.567    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y6          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     3.896 r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.439     4.335    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/PROG_FULL[6]
    SLICE_X24Y35         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.373 r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/BRAM_PORTB_1_data[6]_i_1/O
                         net (fo=1, routed)           0.082     4.455    DDMTD_Array_inst_n_31
    SLICE_X24Y35         FDRE                                         r  BRAM_PORTB_1_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.690     4.982    CLK
    SLICE_X24Y35         FDRE                                         r  BRAM_PORTB_1_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.982    
                         clock uncertainty           -0.147     4.835    
    SLICE_X24Y35         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.862    BRAM_PORTB_1_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.367ns (42.674%)  route 0.493ns (57.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 4.986 - 3.125 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.401ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.453     3.579    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     3.908 r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.411     4.319    DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/PROG_FULL[15]
    SLICE_X19Y29         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.357 r  DDMTD_Array_inst/ddmtd_inst[15].DDMTD_i/BRAM_PORTB_1_data[15]_i_1/O
                         net (fo=1, routed)           0.082     4.439    DDMTD_Array_inst_n_22
    SLICE_X19Y29         FDRE                                         r  BRAM_PORTB_1_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.694     4.986    CLK
    SLICE_X19Y29         FDRE                                         r  BRAM_PORTB_1_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.986    
                         clock uncertainty           -0.147     4.839    
    SLICE_X19Y29         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.866    BRAM_PORTB_1_data_reg[15]
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.367ns (44.164%)  route 0.464ns (55.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.071 - 3.125 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 1.401ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.736ns, distribution 1.043ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.550     3.676    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     4.005 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.382     4.387    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/PROG_FULL[10]
    SLICE_X34Y50         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.425 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/BRAM_PORTB_1_data[10]_i_1/O
                         net (fo=1, routed)           0.082     4.507    DDMTD_Array_inst_n_27
    SLICE_X34Y50         FDRE                                         r  BRAM_PORTB_1_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.779     5.071    CLK
    SLICE_X34Y50         FDRE                                         r  BRAM_PORTB_1_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.071    
                         clock uncertainty           -0.147     4.924    
    SLICE_X34Y50         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.951    BRAM_PORTB_1_data_reg[10]
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.210ns (24.735%)  route 0.639ns (75.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 4.999 - 3.125 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 1.401ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.736ns, distribution 0.971ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.450     3.576    clk_ref_BUFG
    SLICE_X37Y52         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.670 r  enable_sampling_logic_reg/Q
                         net (fo=112, routed)         0.581     4.251    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic
    SLICE_X27Y47         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     4.367 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_i_1/O
                         net (fo=1, routed)           0.058     4.425    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync0
    SLICE_X27Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.707     4.999    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/CLK_OUT
    SLICE_X27Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.999    
                         clock uncertainty           -0.147     4.852    
    SLICE_X27Y47         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.879    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                          4.879    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.369ns (46.357%)  route 0.427ns (53.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.066 - 3.125 ) 
    Source Clock Delay      (SCD):    3.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.559ns (routing 1.401ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.736ns, distribution 1.038ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.559     3.685    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X4Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     4.014 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.367     4.381    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/PROG_FULL[3]
    SLICE_X35Y44         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.421 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/BRAM_PORTB_1_data[3]_i_1/O
                         net (fo=1, routed)           0.060     4.481    DDMTD_Array_inst_n_34
    SLICE_X35Y44         FDRE                                         r  BRAM_PORTB_1_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.774     5.066    CLK
    SLICE_X35Y44         FDRE                                         r  BRAM_PORTB_1_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.066    
                         clock uncertainty           -0.147     4.919    
    SLICE_X35Y44         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     4.946    BRAM_PORTB_1_data_reg[3]
  -------------------------------------------------------------------
                         required time                          4.946    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.367ns (41.563%)  route 0.516ns (58.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.018 - 3.125 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.401ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.736ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.420     3.546    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     3.875 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.439     4.314    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/PROG_FULL[21]
    SLICE_X14Y34         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     4.352 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/BRAM_PORTB_1_data[21]_i_1/O
                         net (fo=1, routed)           0.077     4.429    DDMTD_Array_inst_n_16
    SLICE_X14Y34         FDRE                                         r  BRAM_PORTB_1_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.726     5.018    CLK
    SLICE_X14Y34         FDRE                                         r  BRAM_PORTB_1_data_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.018    
                         clock uncertainty           -0.147     4.871    
    SLICE_X14Y34         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     4.898    BRAM_PORTB_1_data_reg[21]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.866%)  route 0.451ns (55.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 4.990 - 3.125 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 1.401ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.736ns, distribution 0.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.449     3.575    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     3.904 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.369     4.273    DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/PROG_FULL[7]
    SLICE_X24Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.311 r  DDMTD_Array_inst/ddmtd_inst[7].DDMTD_i/BRAM_PORTB_1_data[7]_i_1/O
                         net (fo=1, routed)           0.082     4.393    DDMTD_Array_inst_n_30
    SLICE_X24Y37         FDRE                                         r  BRAM_PORTB_1_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.698     4.990    CLK
    SLICE_X24Y37         FDRE                                         r  BRAM_PORTB_1_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.990    
                         clock uncertainty           -0.147     4.843    
    SLICE_X24Y37         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.870    BRAM_PORTB_1_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.870    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.368ns (47.607%)  route 0.405ns (52.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 4.982 - 3.125 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 1.401ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.736ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.446     3.572    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     3.901 r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.347     4.248    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/PROG_FULL[18]
    SLICE_X18Y31         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     4.287 r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/BRAM_PORTB_1_data[18]_i_1/O
                         net (fo=1, routed)           0.058     4.345    DDMTD_Array_inst_n_19
    SLICE_X18Y31         FDRE                                         r  BRAM_PORTB_1_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.690     4.982    CLK
    SLICE_X18Y31         FDRE                                         r  BRAM_PORTB_1_data_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.982    
                         clock uncertainty           -0.147     4.835    
    SLICE_X18Y31         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.862    BRAM_PORTB_1_data_reg[18]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.367ns (45.704%)  route 0.436ns (54.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 5.027 - 3.125 ) 
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 1.401ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.736ns, distribution 0.999ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.430     3.556    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     3.885 r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.354     4.239    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/PROG_FULL[22]
    SLICE_X14Y42         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.277 r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/BRAM_PORTB_1_data[22]_i_1/O
                         net (fo=1, routed)           0.082     4.359    DDMTD_Array_inst_n_15
    SLICE_X14Y42         FDRE                                         r  BRAM_PORTB_1_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.735     5.027    CLK
    SLICE_X14Y42         FDRE                                         r  BRAM_PORTB_1_data_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.027    
                         clock uncertainty           -0.147     4.880    
    SLICE_X14Y42         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.907    BRAM_PORTB_1_data_reg[22]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.445ns (61.978%)  route 0.273ns (38.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.062 - 3.125 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.401ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.736ns, distribution 1.034ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         2.548     3.674    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X3Y11         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_PROGFULL)
                                                      0.329     4.003 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/PROGFULL
                         net (fo=1, routed)           0.215     4.218    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/PROG_FULL[0]
    SLICE_X33Y57         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.334 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/BRAM_PORTB_1_data[0]_i_1/O
                         net (fo=1, routed)           0.058     4.392    DDMTD_Array_inst_n_37
    SLICE_X33Y57         FDRE                                         r  BRAM_PORTB_1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.770     5.062    CLK
    SLICE_X33Y57         FDRE                                         r  BRAM_PORTB_1_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.062    
                         clock uncertainty           -0.147     4.915    
    SLICE_X33Y57         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.942    BRAM_PORTB_1_data_reg[0]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  0.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            BRAM_PORTB_1_data_reg[64]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.153ns  (logic 0.072ns (47.059%)  route 0.081ns (52.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 4.374 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.457ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.075     4.934    internal_reset_reg_n_0_repN
    SLICE_X27Y52         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     4.967 r  BRAM_PORTB_1_data[64]_i_1/O
                         net (fo=1, routed)           0.006     4.973    BRAM_PORTB_1_data[64]_i_1_n_0
    SLICE_X27Y52         FDRE                                         r  BRAM_PORTB_1_data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.111     4.374    CLK
    SLICE_X27Y52         FDRE                                         r  BRAM_PORTB_1_data_reg[64]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.374    
                         clock uncertainty            0.147     4.521    
    SLICE_X27Y52         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     4.568    BRAM_PORTB_1_data_reg[64]
  -------------------------------------------------------------------
                         required time                         -4.568    
                         arrival time                           4.973    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.505%)  route 0.153ns (71.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.034    desing_ins_n_34
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X26Y51         FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007     4.518    WORDS_TO_SEND_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.518    
                         arrival time                           5.034    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.505%)  route 0.153ns (71.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.034    desing_ins_n_34
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X26Y51         FDRE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007     4.518    WORDS_TO_SEND_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.518    
                         arrival time                           5.034    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.505%)  route 0.153ns (71.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.034    desing_ins_n_34
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X26Y51         FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007     4.518    WORDS_TO_SEND_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.518    
                         arrival time                           5.034    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            WORDS_TO_SEND_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.505%)  route 0.153ns (71.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.100     5.034    desing_ins_n_34
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X26Y51         FDRE                                         r  WORDS_TO_SEND_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X26Y51         FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     4.518    WORDS_TO_SEND_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.518    
                         arrival time                           5.034    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            we_byte_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.109     5.043    desing_ins_n_34
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X25Y49         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.010     4.515    we_byte_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            we_byte_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.109     5.043    desing_ins_n_34
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X25Y49         FDRE (Hold_EFF2_SLICEL_C_R)
                                                     -0.010     4.515    we_byte_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            we_byte_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.109     5.043    desing_ins_n_34
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X25Y49         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.010     4.515    we_byte_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            we_byte_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.109     5.043    desing_ins_n_34
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X25Y49         FDRE (Hold_FFF2_SLICEL_C_R)
                                                     -0.010     4.515    we_byte_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 internal_reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            we_byte_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@3.125ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 4.820 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.716ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      3.125     3.125 r  
    D4                                                0.000     3.125 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 r  clk_ref_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=687, routed)         1.192     4.820    clk_ref_BUFG
    SLICE_X25Y51         FDRE                                         r  internal_reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     4.859 r  internal_reset_reg_replica/Q
                         net (fo=3, routed)           0.053     4.912    desing_ins/internal_reset_reg_n_0_repN_alias
    SLICE_X25Y51         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.934 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=114, routed)         0.109     5.043    desing_ins_n_34
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24878, routed)       1.115     4.378    CLK
    SLICE_X25Y49         FDRE                                         r  we_byte_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X25Y49         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.010     4.515    we_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.527    





