Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 19 02:03:47 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.346      -41.567                    143                14807        0.131        0.000                      0                14807        4.500        0.000                       0                  7345  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.346      -41.567                    143                14807        0.131        0.000                      0                14807        4.500        0.000                       0                  7345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          143  Failing Endpoints,  Worst Slack       -1.346ns,  Total Violation      -41.567ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 2.870ns (25.621%)  route 8.332ns (74.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.332    12.240    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X32Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X32Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X32Y1          FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 2.870ns (25.547%)  route 8.364ns (74.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.364    12.272    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X30Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X30Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)       -0.014    10.937    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.968ns  (logic 2.870ns (26.167%)  route 8.098ns (73.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DOADO[12]
                         net (fo=29, routed)          8.098    12.006    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q0[48]
    SLICE_X45Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X45Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X45Y7          FDRE (Setup_fdre_C_D)       -0.074    10.877    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.105ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 2.870ns (26.225%)  route 8.074ns (73.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.074    11.982    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)       -0.074    10.877    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 -1.105    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.918ns  (logic 2.870ns (26.287%)  route 8.048ns (73.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.048    11.956    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X43Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X43Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.917ns  (logic 2.870ns (26.289%)  route 8.047ns (73.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.047    11.955    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X32Y5          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X32Y5          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)       -0.049    10.902    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 2.870ns (26.621%)  route 7.911ns (73.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          7.911    11.819    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X34Y2          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X34Y2          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.014    10.937    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 2.870ns (27.077%)  route 7.730ns (72.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DOADO[12]
                         net (fo=29, routed)          7.730    11.638    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q0[48]
    SLICE_X45Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X45Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X45Y3          FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.684ns (6.688%)  route 9.544ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X64Y4          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/Q
                         net (fo=1608, routed)        4.272     5.846    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_state17
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.148     5.994 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aga1_reg_667[63]_i_1/O
                         net (fo=1600, routed)        5.271    11.266    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Asu1_reg_745
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X61Y7          FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.684ns (6.688%)  route 9.544ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X64Y4          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/Q
                         net (fo=1608, routed)        4.272     5.846    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_state17
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.148     5.994 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aga1_reg_667[63]_i_1/O
                         net (fo=1600, routed)        5.271    11.266    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Asu1_reg_745
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X61Y7          FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                 -0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo1_reg_689_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X43Y17         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[48]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565[48]
    SLICE_X42Y17         LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo1_reg_689[48]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo1_reg_689[48]_i_1_n_8
    SLICE_X42Y17         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo1_reg_689_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X42Y17         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo1_reg_689_reg[48]/C
                         clock pessimism              0.000     0.542    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo1_reg_689_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu1_reg_623_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X13Y8          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[46]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631[46]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu1_reg_623[46]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu1_reg_623[46]_i_1_n_8
    SLICE_X12Y8          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu1_reg_623_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X12Y8          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu1_reg_623_reg[46]/C
                         clock pessimism              0.000     0.542    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu1_reg_623_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X51Y45         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768_reg[30]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768[30]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480[30]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480[30]_i_1_n_8
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X50Y45         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[30]/C
                         clock pessimism              0.000     0.542    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame_reg_3702_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame1_reg_546_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X31Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame_reg_3702_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame_reg_3702_reg[59]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame_reg_3702[59]
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame1_reg_546[59]_i_1/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame1_reg_546[59]_i_1_n_8
    SLICE_X30Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame1_reg_546_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X30Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame1_reg_546_reg[59]/C
                         clock pessimism              0.000     0.542    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ame1_reg_546_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka_reg_3636_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka1_reg_612_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X9Y48          FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka_reg_3636_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka_reg_3636_reg[40]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka_reg_3636[40]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka1_reg_612[40]_i_1/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka1_reg_612[40]_i_1_n_8
    SLICE_X8Y48          FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka1_reg_612_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X8Y48          FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka1_reg_612_reg[40]/C
                         clock pessimism              0.000     0.542    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aka1_reg_612_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki_reg_3658_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki1_reg_590_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X39Y37         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki_reg_3658_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki_reg_3658_reg[5]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki_reg_3658[5]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki1_reg_590[5]_i_1/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki1_reg_590[5]_i_1_n_8
    SLICE_X38Y37         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki1_reg_590_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X38Y37         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki1_reg_590_reg[5]/C
                         clock pessimism              0.000     0.542    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Aki1_reg_590_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X15Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768_reg[58]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi_reg_3768[58]
    SLICE_X14Y51         LUT6 (Prop_lut6_I4_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480[58]_i_1/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480[58]_i_1_n_8
    SLICE_X14Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
    SLICE_X14Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[58]/C
                         clock pessimism              0.000     0.542    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/Asi1_reg_480_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku_reg_3680_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.255ns (79.557%)  route 0.066ns (20.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X47Y10         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku_reg_3680_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku_reg_3680_reg[52]/Q
                         net (fo=1, routed)           0.066     0.773    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku_reg_3680[52]
    SLICE_X46Y10         LUT6 (Prop_lut6_I4_O)        0.062     0.835 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568[52]_i_1/O
                         net (fo=1, routed)           0.000     0.835    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568[52]_i_1_n_8
    SLICE_X46Y10         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X46Y10         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[52]/C
                         clock pessimism              0.000     0.542    
    SLICE_X46Y10         FDRE (Hold_fdre_C_D)         0.159     0.701    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.255ns (74.230%)  route 0.089ns (25.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X67Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y14         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636_reg[51]/Q
                         net (fo=1, routed)           0.089     0.796    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636[51]
    SLICE_X66Y14         LUT6 (Prop_lut6_I4_O)        0.062     0.858 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612[51]_i_1/O
                         net (fo=1, routed)           0.000     0.858    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612[51]_i_1_n_8
    SLICE_X66Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X66Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[51]/C
                         clock pessimism              0.000     0.542    
    SLICE_X66Y14         FDRE (Hold_fdre_C_D)         0.161     0.703    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.255ns (80.900%)  route 0.060ns (19.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X32Y17         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636_reg[6]/Q
                         net (fo=1, routed)           0.060     0.768    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka_reg_3636[6]
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612[6]_i_1/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612[6]_i_1_n_8
    SLICE_X33Y17         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X33Y17         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[6]/C
                         clock pessimism              0.000     0.542    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aka1_reg_612_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB18_X0Y0   bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB18_X0Y0   bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB36_X0Y6   bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB36_X0Y6   bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB36_X0Y5   bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB36_X0Y5   bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         10.000      6.832      RAMB18_X0Y14  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/t_U/keccak_absorb_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB18_X0Y14  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/t_U/keccak_absorb_t_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y21   bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21   bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y0    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21   bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21   bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y1    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y2    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C



