M:config
F:G$ax5043_set_registers$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_tx$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rx$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rxwor$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rxcont$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_set_registers_rxcont_singleparamset$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_conv_freq_fromreg$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_byteconv$0$0({2}DF,SC:U),C,0,0,0,0,0
S:Lconfig.axradio_byteconv$b$1$339({1}SC:U),R,0,0,[r7]
F:G$axradio_byteconv_buffer$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Lconfig.axradio_byteconv_buffer$buflen$1$341({2}SI:U),B,1,-4
S:Lconfig.axradio_byteconv_buffer$buf$1$341({2}DX,SC:U),R,0,0,[]
F:G$axradio_framing_check_crc$0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lconfig.axradio_framing_check_crc$cnt$1$343({2}SI:U),B,1,-4
S:Lconfig.axradio_framing_check_crc$pkt$1$343({2}DX,SC:U),R,0,0,[r6,r7]
F:G$axradio_framing_append_crc$0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lconfig.axradio_framing_append_crc$cnt$1$345({2}SI:U),B,1,-4
S:Lconfig.axradio_framing_append_crc$pkt$1$345({2}DX,SC:U),R,0,0,[r6,r7]
S:Lconfig.axradio_framing_append_crc$s$1$346({2}SI:U),R,0,0,[r4,r5]
T:Fconfig$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Fconfig$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fconfig$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fconfig$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Fconfig$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Fconfig$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Fconfig$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Fconfig$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:G$axradio_trxstate$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_ax5043_powermode_after_send_packet$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_ax5043_powermode_after_rx_packet$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_saved_radiostate$0$0({1}SC:U),E,0,0
S:Lconfig.enter_critical$crit$1$29({1}SC:U),E,0,0
S:Lconfig.exit_critical$crit$1$30({1}SC:U),E,0,0
S:Lconfig.axradio_conv_freq_fromhz$f$1$331({4}SL:S),R,0,0,[]
S:Lconfig.axradio_conv_freq_tohz$f$1$333({4}SL:S),R,0,0,[]
S:Lconfig.axradio_conv_freq_fromreg$f$1$335({4}SL:S),R,0,0,[]
S:Lconfig.axradio_conv_timeinterval_totimer0$dt$1$337({4}SL:S),R,0,0,[r4,r5,r6,r7]
S:Lconfig.axradio_conv_timeinterval_totimer0$r$1$338({4}SL:S),R,0,0,[r0,r1,r2,r3]
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKCTRL$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK0$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK1$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE0$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCCOUNTER$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLFILTER$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSCAP$0$0({1}SC:U),F,0,0
S:G$AX5043_BBTUNE$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSIGAIN$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSITHR$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT0$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT1$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT2$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT3$0$0({1}SC:U),F,0,0
S:G$AX5043_DACCONFIG$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE0$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE1$0$0({1}SC:U),F,0,0
S:G$AX5043_DECIMATION$0$0({1}SC:U),F,0,0
S:G$AX5043_DIVERSITY$0$0({1}SC:U),F,0,0
S:G$AX5043_ENCODING$0$0({1}SC:U),F,0,0
S:G$AX5043_FEC$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSYNC$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT1$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFODATA$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE1$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH1$0$0({1}SC:U),F,0,0
S:G$AX5043_FRAMING$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB3$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV1$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV2$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX1$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE0$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE1$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCCTRL$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCPERIOD$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0LEN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MAX$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MIN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT0$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT1$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT2$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT3$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1LEN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MAX$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MIN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT0$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET0$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET2$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET0$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET2$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGA$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGF$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGP$0$0({1}SC:U),F,0,0
S:G$AX5043_MODULATION$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCANTSEL$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDATA$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCIRQ$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCPWRAMP$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCSYSCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PINSTATE$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTACCEPTFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTCHUNKSIZE$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMISCFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTSTOREFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPI$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPIBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOCKDET$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOP$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGA$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRNGCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCODIV$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOI$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOIR$0$0({1}SC:U),F,0,0
S:G$AX5043_POWCTRL1$0$0({1}SC:U),F,0,0
S:G$AX5043_POWIRQMASK$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTICKYSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRAMP$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRMODE$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOSTATE$0$0({1}SC:U),F,0,0
S:G$AX5043_REF$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIABSTHR$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIREFERENCE$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_SCRATCH$0$0({1}SC:U),F,0,0
S:G$AX5043_SILICONREVISION$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER0$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER1$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER2$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXAGC$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXCOARSEAGC$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXOFFSACQ$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE2$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE3$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXRSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXSETTLE$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXSETTLE$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ2$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPXOEARLY$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALAMPL$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALCAP$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALOSC$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF00$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF0C$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF18$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF1C$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF21$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF22$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF23$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF26$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF30$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF31$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF32$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF33$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF34$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF35$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF44$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET3$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES0$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES1$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES2$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES3$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK0$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK1$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK2$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV00$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV01$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV02$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV03$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV10$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV11$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV12$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV13$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYLEAK$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR0$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR1$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR2$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRCFG$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK2$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENCFG$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENOFFSET$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMAXLEN$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMCURSET$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMSETS$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKCTRLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCCOUNTERNB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLFILTERNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSCAPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBTUNENB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSIGAINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSITHRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACCONFIGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DECIMATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_DIVERSITYNB$0$0({1}SC:U),F,0,0
S:G$AX5043_ENCODINGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSYNCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFODATANB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FRAMINGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCCTRLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCPERIODNB$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCCONFIGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0LENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MAXNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1LENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MAXNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGANB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGFNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODULATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCANTSELNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDATANB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCIRQNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCPWRAMPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCSYSCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINSTATENB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTACCEPTFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTCHUNKSIZENB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMISCFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTSTOREFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPINB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPIBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOCKDETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGANB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGBNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRNGCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCODIVNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOINB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOIRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWCTRL1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWIRQMASKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTICKYSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRAMPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRMODENB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOSTATENB$0$0({1}SC:U),F,0,0
S:G$AX5043_REFNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIABSTHRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIREFERENCENB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_SCRATCHNB$0$0({1}SC:U),F,0,0
S:G$AX5043_SILICONREVISIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXAGCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXCOARSEAGCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXOFFSACQNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXRSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXSETTLENB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXSETTLENB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPXOEARLYNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALAMPLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALCAPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALOSCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF00NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF0CNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF18NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF1CNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF21NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF22NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF23NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF26NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF30NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF31NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF32NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF33NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF34NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF35NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF44NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV00NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV01NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV02NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV03NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV10NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV11NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV12NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV13NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYLEAKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRCFGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENCFGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENOFFSETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMAXLENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMCURSETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMSETSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$axradio_phy_chanpllrng$0$0({2}DA1d,SI:U),F,0,0
S:G$axradio_phy_chanvcoi$0$0({1}DA1d,SC:U),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$axradio_init$0$0({2}DF,SC:U),C,0,0
S:G$axradio_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_pllrange$0$0({2}DF,SI:U),C,0,0
S:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_transmit$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_freqoffset$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_freqoffset$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),C,0,0
S:G$axradio_statuschange$0$0({2}DF,SV:S),C,0,0
S:G$axradio_agc_freeze$0$0({2}DF,SC:U),C,0,0
S:G$axradio_agc_thaw$0$0({2}DF,SC:U),C,0,0
S:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),C,0,0
S:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),C,0,0
S:G$axradio_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_isr$0$0({2}DF,SV:S),C,0,0
S:G$axradio_wait_for_xtal$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_receiver_on_continuous$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_receiver_on_wor$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_off$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_off_xtal$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_prepare_tx$0$0({2}DF,SV:S),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc32_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc8ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire$0$0({2}DF,SC:U),C,0,0
S:G$pn9_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bit$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bits$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_byte$0$0({2}DF,SI:U),C,0,0
S:G$pn9_buffer$0$0({2}DF,SI:U),C,0,0
S:G$pn15_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn15_output$0$0({2}DF,SC:U),C,0,0
S:G$axradio_byteconv$0$0({2}DF,SC:U),C,0,0
S:G$axradio_byteconv_buffer$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_ccitt_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc32_table$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc32_msbtable$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc8ccitt_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8ccitt_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$pn9_table$0$0({512}DA512d,SC:U),D,0,0
S:G$pn15_adv_table$0$0({512}DA256d,SI:U),D,0,0
S:G$pn15_out_table$0$0({256}DA256d,SC:U),D,0,0
S:G$axradio_phy_innerfreqloop$0$0({1}SC:U),D,0,0
S:G$axradio_phy_pn9$0$0({1}SC:U),D,0,0
S:G$axradio_phy_nrchannels$0$0({1}SC:U),D,0,0
S:G$axradio_phy_chanfreq$0$0({4}DA1d,SL:U),D,0,0
S:G$axradio_phy_chanpllrnginit$0$0({2}DA1d,SI:U),D,0,0
S:G$axradio_phy_chanvcoiinit$0$0({1}DA1d,SC:U),D,0,0
S:G$axradio_phy_vcocalib$0$0({1}SC:U),D,0,0
S:G$axradio_phy_maxfreqoffset$0$0({4}SL:S),D,0,0
S:G$axradio_phy_rssioffset$0$0({1}SC:S),D,0,0
S:G$axradio_phy_rssireference$0$0({1}SC:S),D,0,0
S:G$axradio_phy_channelbusy$0$0({1}SC:S),D,0,0
S:G$axradio_phy_cs_period$0$0({2}SI:U),D,0,0
S:G$axradio_phy_cs_enabled$0$0({1}SC:U),D,0,0
S:G$axradio_phy_lbt_retries$0$0({1}SC:U),D,0,0
S:G$axradio_phy_lbt_forcetx$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_wor_longlen$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_wor_len$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_longlen$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_len$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_byte$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_flags$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_appendbits$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_appendpattern$0$0({1}SC:U),D,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_destaddrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_sourceaddrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenoffs$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenmask$0$0({1}SC:U),D,0,0
S:G$axradio_framing_swcrclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_synclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_syncword$0$0({4}DA4d,SC:U),D,0,0
S:G$axradio_framing_syncflags$0$0({1}SC:U),D,0,0
S:G$axradio_framing_enable_sfdcallback$0$0({1}SC:U),D,0,0
S:G$axradio_framing_ack_timeout$0$0({4}SL:U),D,0,0
S:G$axradio_framing_ack_delay$0$0({4}SL:U),D,0,0
S:G$axradio_framing_ack_retransmissions$0$0({1}SC:U),D,0,0
S:G$axradio_framing_ack_seqnrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_minpayloadlen$0$0({1}SC:U),D,0,0
S:G$axradio_wor_period$0$0({2}SI:U),D,0,0
S:G$axradio_sync_period$0$0({4}SL:U),D,0,0
S:G$axradio_sync_xoscstartup$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_syncwindow$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_initialsyncwindow$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_syncpause$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_maxperiod$0$0({2}SI:S),D,0,0
S:G$axradio_sync_slave_resyncloss$0$0({1}SC:U),D,0,0
S:G$axradio_sync_slave_nrrx$0$0({1}SC:U),D,0,0
S:G$axradio_sync_slave_rxadvance$0$0({12}DA3d,SL:U),D,0,0
S:G$axradio_sync_slave_rxwindow$0$0({12}DA3d,SL:U),D,0,0
S:G$axradio_sync_slave_rxtimeout$0$0({4}SL:U),D,0,0
S:G$axradio_lposckfiltmax$0$0({2}SI:U),D,0,0
S:G$axradio_fxtal$0$0({4}SL:U),D,0,0
M:configmaster
T:Fconfigmaster$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Fconfigmaster$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fconfigmaster$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fconfigmaster$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Fconfigmaster$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Fconfigmaster$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Fconfigmaster$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Fconfigmaster$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$axradio_init$0$0({2}DF,SC:U),C,0,0
S:G$axradio_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_pllrange$0$0({2}DF,SI:U),C,0,0
S:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_transmit$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_freqoffset$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_freqoffset$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),C,0,0
S:G$axradio_statuschange$0$0({2}DF,SV:S),C,0,0
S:G$axradio_agc_freeze$0$0({2}DF,SC:U),C,0,0
S:G$axradio_agc_thaw$0$0({2}DF,SC:U),C,0,0
S:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),C,0,0
S:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),C,0,0
S:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),C,0,0
S:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),C,0,0
S:G$axradio_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_isr$0$0({2}DF,SV:S),C,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$remoteaddr$0$0({5}STaxradio_address:S),D,0,0
S:G$localaddr$0$0({10}STaxradio_address_mask:S),D,0,0
S:G$framing_insert_counter$0$0({1}SC:U),D,0,0
S:G$framing_counter_pos$0$0({1}SC:U),D,0,0
S:G$demo_packet$0$0({240}DA240d,SC:U),D,0,0
S:G$lpxosc_settlingtime$0$0({2}SI:U),D,0,0
M:display_com0
T:Fdisplay_com0$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Fdisplay_com0$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fdisplay_com0$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fdisplay_com0$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Fdisplay_com0$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Fdisplay_com0$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Fdisplay_com0$calsector[({0}S:S$id$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$len$0$0({1}SC:U),Z,0,0)({6}S:S$devid$0$0({6}DA6d,SC:U),Z,0,0)({12}S:S$calg00gain$0$0({2}DA2d,SC:U),Z,0,0)({14}S:S$calg01gain$0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$calg10gain$0$0({2}DA2d,SC:U),Z,0,0)({18}S:S$caltempgain$0$0({2}DA2d,SC:U),Z,0,0)({20}S:S$caltempoffs$0$0({2}DA2d,SC:U),Z,0,0)({22}S:S$frcoscfreq$0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$lposcfreq$0$0({2}DA2d,SC:U),Z,0,0)({26}S:S$lposcfreq_fast$0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$powctrl0$0$0({1}SC:U),Z,0,0)({29}S:S$powctrl1$0$0({1}SC:U),Z,0,0)({30}S:S$ref$0$0({1}SC:U),Z,0,0)]
T:Fdisplay_com0$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Fdisplay_com0$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:Fdisplay_com0$flash_deviceid$0$0({6}DA6d,SC:U),F,0,0
S:Fdisplay_com0$flash_calsector$0$0({31}STcalsector:S),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$axradio_init$0$0({2}DF,SC:U),C,0,0
S:G$axradio_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_pllrange$0$0({2}DF,SI:U),C,0,0
S:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_transmit$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_freqoffset$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_freqoffset$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),C,0,0
S:G$axradio_statuschange$0$0({2}DF,SV:S),C,0,0
S:G$axradio_agc_freeze$0$0({2}DF,SC:U),C,0,0
S:G$axradio_agc_thaw$0$0({2}DF,SC:U),C,0,0
S:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),C,0,0
S:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),C,0,0
S:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),C,0,0
S:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),C,0,0
S:G$axradio_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_isr$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_irq$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_poll$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txidle$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txfree$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_init$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rx$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_tx$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writestr$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc32_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc8ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire$0$0({2}DF,SC:U),C,0,0
S:G$pn9_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bit$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bits$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_byte$0$0({2}DF,SI:U),C,0,0
S:G$pn9_buffer$0$0({2}DF,SI:U),C,0,0
S:G$pn15_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn15_output$0$0({2}DF,SC:U),C,0,0
S:G$flash_unlock$0$0({2}DF,SV:S),C,0,0
S:G$flash_lock$0$0({2}DF,SV:S),C,0,0
S:G$flash_wait$0$0({2}DF,SC:S),C,0,0
S:G$flash_pageerase$0$0({2}DF,SC:S),C,0,0
S:G$flash_write$0$0({2}DF,SC:S),C,0,0
S:G$flash_read$0$0({2}DF,SI:U),C,0,0
S:G$flash_apply_calibration$0$0({2}DF,SC:U),C,0,0
S:G$uart_timer0_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer1_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer2_baud$0$0({2}DF,SV:S),C,0,0
S:G$adc_measure_temperature$0$0({2}DF,SI:S),C,0,0
S:G$adc_calibrate_gain$0$0({2}DF,SV:S),C,0,0
S:G$adc_calibrate_temp$0$0({2}DF,SV:S),C,0,0
S:G$adc_calibrate$0$0({2}DF,SV:S),C,0,0
S:G$adc_uncalibrate$0$0({2}DF,SV:S),C,0,0
S:G$adc_singleended_offset_x01$0$0({2}DF,SI:U),C,0,0
S:G$adc_singleended_offset_x1$0$0({2}DF,SI:U),C,0,0
S:G$adc_singleended_offset_x10$0$0({2}DF,SI:U),C,0,0
S:G$bch3121_syndrome$0$0({2}DF,SI:U),C,0,0
S:G$bch3121_encode$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_encode_parity$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_decode$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_decode_parity$0$0({2}DF,SL:U),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$uart0_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart0_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_init$0$0({2}DF,SV:S),C,0,0
S:G$uart0_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart0_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart1_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_init$0$0({2}DF,SV:S),C,0,0
S:G$uart1_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart1_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$com0_inituart0$0$0({2}DF,SV:S),C,0,0
S:G$com0_portinit$0$0({2}DF,SV:S),C,0,0
S:G$com0_init$0$0({2}DF,SV:S),C,0,0
S:G$com0_setpos$0$0({2}DF,SV:S),C,0,0
S:G$com0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$com0_tx$0$0({2}DF,SV:S),C,0,0
S:G$com0_clear$0$0({2}DF,SV:S),C,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$remoteaddr$0$0({5}STaxradio_address:S),D,0,0
S:G$localaddr$0$0({10}STaxradio_address_mask:S),D,0,0
S:G$demo_packet$0$0({240}DA240d,SC:U),D,0,0
S:G$framing_insert_counter$0$0({1}SC:U),D,0,0
S:G$framing_counter_pos$0$0({1}SC:U),D,0,0
S:G$lpxosc_settlingtime$0$0({2}SI:U),D,0,0
S:G$crc_ccitt_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_ccitt_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc32_table$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc32_msbtable$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc8ccitt_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8ccitt_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$pn9_table$0$0({512}DA512d,SC:U),D,0,0
S:G$pn15_adv_table$0$0({512}DA256d,SI:U),D,0,0
S:G$pn15_out_table$0$0({256}DA256d,SC:U),D,0,0
S:G$bch3121_syndrometable$0$0({2048}DA1024d,SI:U),D,0,0
M:easyax5043
F:Feasyax5043$update_timeanchor$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.update_timeanchor$__00010012$4$342({1}SC:U),R,0,0,[]
S:Leasyax5043.update_timeanchor$crit$1$339({1}SC:U),R,0,0,[]
S:Leasyax5043.update_timeanchor$crit$4$342({1}SC:U),R,0,0,[r7]
S:Leasyax5043.update_timeanchor$__00020014$3$344({1}SC:U),R,0,0,[]
S:Leasyax5043.update_timeanchor$crit$3$344({1}SC:U),R,0,0,[]
F:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),Z,0,0,0,0,0
S:Leasyax5043.axradio_conv_time_totimer0$dt$1$346({4}SL:U),R,0,0,[r4,r5,r6,r7]
F:Feasyax5043$ax5043_init_registers_common$0$0({2}DF,SC:U),C,0,0,0,0,0
S:Leasyax5043.ax5043_init_registers_common$rng$1$349({1}SC:U),R,0,0,[r6]
F:G$ax5043_init_registers_tx$0$0({2}DF,SC:U),C,0,0,0,0,0
F:G$ax5043_init_registers_rx$0$0({2}DF,SC:U),C,0,0,0,0,0
F:Feasyax5043$receive_isr$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.receive_isr$fifo_cmd$1$358({1}SC:U),R,0,0,[r6]
S:Leasyax5043.receive_isr$flags$1$358({1}SC:U),R,0,0,[]
S:Leasyax5043.receive_isr$i$1$358({1}SC:U),R,0,0,[r6]
S:Leasyax5043.receive_isr$len$1$358({1}SC:U),R,0,0,[r7]
S:Leasyax5043.receive_isr$radioStateTemp$1$358({1}SC:U),R,0,0,[r6]
S:Leasyax5043.receive_isr$r$5$367({1}SC:S),R,0,0,[r6]
S:Leasyax5043.receive_isr$r$4$372({1}SC:S),R,0,0,[r6]
S:Leasyax5043.receive_isr$r$4$373({1}SC:S),R,0,0,[r6]
F:Feasyax5043$transmit_isr$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.transmit_isr$cnt$2$377({1}SC:U),R,0,0,[r7]
S:Leasyax5043.transmit_isr$byte$5$385({1}SC:U),R,0,0,[r7]
S:Leasyax5043.transmit_isr$len_byte$5$391({1}SC:U),R,0,0,[r4]
S:Leasyax5043.transmit_isr$i$5$391({1}SC:U),R,0,0,[r3]
S:Leasyax5043.transmit_isr$byte$4$401({1}SC:U),R,0,0,[r6]
S:Leasyax5043.transmit_isr$flags$4$407({1}SC:U),R,0,0,[r6]
S:Leasyax5043.transmit_isr$len$5$408({2}SI:U),R,0,0,[r4,r5]
F:G$axradio_isr$0$0({2}DF,SV:S),Z,0,0,1,4,0
F:G$ax5043_receiver_on_continuous$0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Leasyax5043.ax5043_receiver_on_continuous$rschanged_int$1$466({1}SC:U),R,0,0,[r6]
F:G$ax5043_receiver_on_wor$0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Leasyax5043.ax5043_receiver_on_wor$wp$2$490({2}SI:U),R,0,0,[r6,r7]
F:G$ax5043_prepare_tx$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_off$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ax5043_off_xtal$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_wait_for_xtal$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Feasyax5043$axradio_setaddrregs$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$ax5043_init_registers$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$axradio_sync_addtime$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.axradio_sync_addtime$dt$1$548({4}SL:U),R,0,0,[r4,r5,r6,r7]
F:Feasyax5043$axradio_sync_subtime$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.axradio_sync_subtime$dt$1$550({4}SL:U),R,0,0,[r4,r5,r6,r7]
F:Feasyax5043$axradio_sync_settimeradv$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.axradio_sync_settimeradv$dt$1$552({4}SL:U),R,0,0,[r4,r5,r6,r7]
F:Feasyax5043$axradio_sync_adjustperiodcorr$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$axradio_sync_slave_nextperiod$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$axradio_timer_callback$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$axradio_callback_fwd$0$0({2}DF,SV:S),C,0,0,0,0,0
S:Leasyax5043.axradio_callback_fwd$desc$1$596({2}DX,STwtimer_callback:S),R,0,0,[r6,r7]
F:Feasyax5043$axradio_receive_callback_fwd$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$axradio_killallcb$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Feasyax5043$axradio_tunevoltage$0$0({2}DF,SI:S),C,0,0,0,0,0
F:Feasyax5043$axradio_adjustvcoi$0$0({2}DF,SC:U),C,0,2,0,0,0
S:Leasyax5043.axradio_adjustvcoi$rng$1$642({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_adjustvcoi$offs$1$643({1}SC:U),R,0,0,[r3]
S:Leasyax5043.axradio_adjustvcoi$bestrng$1$643({1}SC:U),R,0,0,[r4]
S:Leasyax5043.axradio_adjustvcoi$bestval$1$643({2}SI:U),R,0,0,[r5,r6]
S:Leasyax5043.axradio_adjustvcoi$val$2$644({2}SI:U),B,1,1
F:Feasyax5043$axradio_calvcoi$0$0({2}DF,SC:U),C,0,2,0,0,0
S:Leasyax5043.axradio_calvcoi$i$1$652({1}SC:U),R,0,0,[r2]
S:Leasyax5043.axradio_calvcoi$r$1$652({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_calvcoi$vmin$1$652({2}SI:U),R,0,0,[r5,r6]
S:Leasyax5043.axradio_calvcoi$vmax$1$652({2}SI:U),R,0,0,[r3,r4]
S:Leasyax5043.axradio_calvcoi$curtune$2$653({2}SI:U),B,1,1
F:G$axradio_init$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_cansleep$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:Feasyax5043$wtimer_cansleep_dummy$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$axradio_set_mode$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_get_mode$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_set_channel$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_get_channel$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_get_pllrange$0$0({2}DF,SI:U),Z,0,0,0,0,0
F:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:Feasyax5043$axradio_set_curfreqoffset$0$0({2}DF,SC:U),C,0,0,0,0,0
F:G$axradio_set_freqoffset$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_get_freqoffset$0$0({2}DF,SL:S),Z,0,0,0,0,0
F:G$axradio_set_local_address$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_get_local_address$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_transmit$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:Feasyax5043$axradio_set_paramsets$0$0({2}DF,SC:U),C,0,0,0,0,0
S:Leasyax5043.axradio_set_paramsets$val$1$834({1}SC:U),R,0,0,[r7]
F:G$axradio_agc_freeze$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_agc_thaw$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_wait_n_lposccycles$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_commsleepexit$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),Z,0,0,0,0,0
T:Feasyax5043$wtimer_callback[({0}S:S$next$0$0({2}DX,STwtimer_callback:S),Z,0,0)({2}S:S$handler$0$0({2}DC,DF,SV:S),Z,0,0)]
T:Feasyax5043$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Feasyax5043$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Feasyax5043$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Feasyax5043$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Feasyax5043$__00000010[({0}S:S$t$0$0({4}SL:U),Z,0,0)({0}S:S$b$0$0({4}STu32endian:S),Z,0,0)]
T:Feasyax5043$__00000001[({0}S:S$timer0$0$0({4}SL:U),Z,0,0)({4}S:S$radiotimer$0$0({4}SL:U),Z,0,0)]
T:Feasyax5043$__00000002[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}ST__00000003:S),Z,0,0)]
T:Feasyax5043$__00000003[({0}S:S$t$0$0({4}SL:U),Z,0,0)({0}S:S$b$0$0({4}STu32endian:S),Z,0,0)]
T:Feasyax5043$__00000004[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}ST__00000005:S),Z,0,0)({6}S:S$rx$0$0({26}ST__00000006:S),Z,0,0)]
T:Feasyax5043$__00000005[({0}S:S$t$0$0({4}SL:U),Z,0,0)({0}S:S$b$0$0({4}STu32endian:S),Z,0,0)]
T:Feasyax5043$__00000006[({0}S:S$phy$0$0({10}ST__00000007:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Feasyax5043$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Feasyax5043$__00000007[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}ST__00000008:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Feasyax5043$__00000008[({0}S:S$o$0$0({4}SL:S),Z,0,0)({0}S:S$b$0$0({4}STu32endian:S),Z,0,0)]
T:Feasyax5043$__00000009[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}ST__00000010:S),Z,0,0)({6}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Feasyax5043$u32endian[({0}S:S$b0$0$0({1}SC:U),Z,0,0)({1}S:S$b1$0$0({1}SC:U),Z,0,0)({2}S:S$b2$0$0({1}SC:U),Z,0,0)({3}S:S$b3$0$0({1}SC:U),Z,0,0)]
T:Feasyax5043$u16endian[({0}S:S$b0$0$0({1}SC:U),Z,0,0)({1}S:S$b1$0$0({1}SC:U),Z,0,0)]
T:Feasyax5043$axradio_callback_simple[({0}S:S$cb$0$0({4}STwtimer_callback:S),Z,0,0)({4}S:S$st$0$0({6}ST__00000002:S),Z,0,0)]
T:Feasyax5043$wtimer_desc[({0}S:S$next$0$0({2}DX,STwtimer_desc:S),Z,0,0)({2}S:S$handler$0$0({2}DC,DF,SV:S),Z,0,0)({4}S:S$time$0$0({4}SL:U),Z,0,0)]
T:Feasyax5043$axradio_callback_receive[({0}S:S$cb$0$0({4}STwtimer_callback:S),Z,0,0)({4}S:S$st$0$0({32}ST__00000004:S),Z,0,0)]
T:Feasyax5043$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Feasyax5043$axradio_callback_channelstate[({0}S:S$cb$0$0({4}STwtimer_callback:S),Z,0,0)({4}S:S$st$0$0({9}ST__00000009:S),Z,0,0)]
T:Feasyax5043$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Feasyax5043$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:G$EASY_RADIO_ax5043_powermode_after_send_packet$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_ax5043_powermode_after_rx_packet$0$0({1}SC:U),E,0,0
S:G$EASY_RADIO_saved_radiostate$0$0({1}SC:U),E,0,0
S:G$axradio_mode$0$0({1}SC:U),E,0,0
S:G$axradio_trxstate$0$0({1}SC:U),E,0,0
S:Leasyax5043.enter_critical$crit$1$29({1}SC:U),E,0,0
S:Leasyax5043.exit_critical$crit$1$30({1}SC:U),E,0,0
S:Leasyax5043.aligned_alloc$size$1$210({2}SI:U),E,0,0
S:Leasyax5043.aligned_alloc$alignment$1$210({2}SI:U),E,0,0
S:Leasyax5043.axradio_isr$radioStateTemp$1$417({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_isr$evt$3$447({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_wait_for_xtal$__00010016$4$518({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_wait_for_xtal$crit$1$513({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_wait_for_xtal$crit$4$518({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_wait_for_xtal$__00030019$4$523({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_wait_for_xtal$crit$4$523({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_wait_for_xtal$__00020021$3$526({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_wait_for_xtal$crit$3$526({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_setaddrregs$pn$2$538({2}SI:U),R,0,0,[r6,r7]
S:Leasyax5043.axradio_setaddrregs$inv$2$538({1}SC:U),R,0,0,[r5]
S:Leasyax5043.axradio_sync_adjustperiodcorr$dt$1$555({4}SL:S),R,0,0,[r4,r5,r6,r7]
S:Leasyax5043.axradio_sync_slave_nextperiod$c$2$559({2}SI:S),R,0,0,[r6,r7]
S:Leasyax5043.axradio_timer_callback$desc$1$560({2}DX,STwtimer_desc:S),R,0,0,[]
S:Leasyax5043.axradio_timer_callback$r$3$563({1}SC:S),R,0,0,[r7]
S:Leasyax5043.axradio_timer_callback$idx$4$591({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_timer_callback$rs$4$592({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_timer_callback$idx$5$595({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_receive_callback_fwd$desc$1$598({2}DX,STwtimer_callback:S),R,0,0,[]
S:Leasyax5043.axradio_receive_callback_fwd$len$2$601({2}SI:U),R,0,0,[r6,r7]
S:Leasyax5043.axradio_receive_callback_fwd$len$2$602({2}SI:U),R,0,0,[r6,r7]
S:Leasyax5043.axradio_receive_callback_fwd$seqnr$3$606({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_receive_callback_fwd$len_byte$3$608({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_receive_callback_fwd$trxst$2$619({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_receive_callback_fwd$__00030023$6$627({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_receive_callback_fwd$crit$3$620({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_receive_callback_fwd$crit$6$627({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_receive_callback_fwd$__00040025$5$629({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_receive_callback_fwd$crit$5$629({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_init$i$1$657({1}SC:U),E,0,0
S:Leasyax5043.axradio_init$crit$1$657({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_init$__00020027$5$708({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_init$f$2$665({4}SL:U),R,0,0,[r3,r4,r5,r6]
S:Leasyax5043.axradio_init$crit$5$708({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_init$r$3$671({1}SC:U),R,0,0,[r4]
S:Leasyax5043.axradio_init$__00040030$5$713({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_init$crit$5$713({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_init$__00030032$4$716({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_init$crit$4$716({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_init$x$3$684({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_init$vcoisave$3$687({1}SC:U),E,0,0
S:Leasyax5043.axradio_init$j$3$687({1}SC:U),E,0,0
S:Leasyax5043.axradio_init$f$5$690({4}SL:U),E,0,0
S:Leasyax5043.axradio_init$x$6$696({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_init$f$2$701({4}SL:U),R,0,0,[r4,r5,r6,r7]
S:Leasyax5043.axradio_init$sloc0$1$0({2}SI:U),E,0,0
S:Leasyax5043.axradio_set_mode$mode$1$722({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_set_mode$r$3$725({1}SC:U),R,0,0,[r5]
S:Leasyax5043.axradio_set_mode$r$3$726({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_set_mode$__00030034$6$759({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_set_mode$crit$3$727({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_set_mode$crit$6$759({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_set_mode$__00040036$5$761({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_set_mode$crit$5$761({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_set_curfreqoffset$offs$1$791({4}SL:S),R,0,0,[r4,r5,r6,r7]
S:Leasyax5043.axradio_set_freqoffset$offs$1$793({4}SL:S),R,0,0,[r4,r5,r6,r7]
S:Leasyax5043.axradio_set_freqoffset$ret$1$794({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_set_freqoffset$ret2$2$795({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_set_local_address$addr$1$798({3}DG,STaxradio_address_mask:S),R,0,0,[r5,r6,r7]
S:Leasyax5043.axradio_get_local_address$addr$1$800({3}DG,STaxradio_address_mask:S),R,0,0,[r5,r6,r7]
S:Leasyax5043.axradio_set_default_remote_address$addr$1$802({3}DG,STaxradio_address:S),R,0,0,[r5,r6,r7]
S:Leasyax5043.axradio_get_default_remote_address$addr$1$804({3}DG,STaxradio_address:S),R,0,0,[r5,r6,r7]
S:Leasyax5043.axradio_transmit$pkt$1$806({3}DG,SC:U),E,0,0
S:Leasyax5043.axradio_transmit$pktlen$1$806({2}SI:U),E,0,0
S:Leasyax5043.axradio_transmit$addr$1$806({3}DG,STaxradio_address:S),R,0,0,[r5,r6,r7]
S:Leasyax5043.axradio_transmit$fifofree$3$809({2}SI:U),R,0,0,[r3,r4]
S:Leasyax5043.axradio_transmit$i$3$810({1}SC:U),R,0,0,[r4]
S:Leasyax5043.axradio_transmit$__00030038$6$830({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_transmit$crit$3$816({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_transmit$crit$6$830({1}SC:U),R,0,0,[r4]
S:Leasyax5043.axradio_transmit$__00040040$5$832({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_transmit$crit$5$832({1}SC:U),R,0,0,[]
S:Leasyax5043.axradio_transmit$len_byte$3$823({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_wait_n_lposccycles$n$1$841({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_wait_n_lposccycles$cnt$1$842({1}SC:U),R,0,0,[r6]
S:Leasyax5043.axradio_calibrate_lposc$x$2$867({1}SC:U),R,0,0,[r7]
S:Leasyax5043.axradio_timer_callback$sloc0$1$0({1}SB0$0:S),H,0,0
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKCTRL$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK0$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK1$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE0$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCCOUNTER$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLFILTER$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSCAP$0$0({1}SC:U),F,0,0
S:G$AX5043_BBTUNE$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSIGAIN$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSITHR$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT0$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT1$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT2$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT3$0$0({1}SC:U),F,0,0
S:G$AX5043_DACCONFIG$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE0$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE1$0$0({1}SC:U),F,0,0
S:G$AX5043_DECIMATION$0$0({1}SC:U),F,0,0
S:G$AX5043_DIVERSITY$0$0({1}SC:U),F,0,0
S:G$AX5043_ENCODING$0$0({1}SC:U),F,0,0
S:G$AX5043_FEC$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSYNC$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT1$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFODATA$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE1$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH0$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH1$0$0({1}SC:U),F,0,0
S:G$AX5043_FRAMING$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB3$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV1$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV2$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX1$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE0$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE1$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCCTRL$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCPERIOD$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST0$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0LEN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MAX$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MIN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT0$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT1$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT2$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT3$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1LEN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MAX$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MIN$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT0$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET0$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET2$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET0$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET1$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET2$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGA$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGF$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGP$0$0({1}SC:U),F,0,0
S:G$AX5043_MODULATION$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCANTSEL$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDATA$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCIRQ$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCPWRAMP$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCSYSCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PINSTATE$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTACCEPTFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTCHUNKSIZE$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMISCFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTSTOREFLAGS$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPI$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPIBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOCKDET$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOP$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGA$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRNGCLK$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCODIV$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOI$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOIR$0$0({1}SC:U),F,0,0
S:G$AX5043_POWCTRL1$0$0({1}SC:U),F,0,0
S:G$AX5043_POWIRQMASK$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTICKYSTAT$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRAMP$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRMODE$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOSTATE$0$0({1}SC:U),F,0,0
S:G$AX5043_REF$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIABSTHR$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIREFERENCE$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_SCRATCH$0$0({1}SC:U),F,0,0
S:G$AX5043_SILICONREVISION$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER0$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER1$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER2$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXAGC$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXCOARSEAGC$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXOFFSACQ$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE2$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE3$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXRSSI$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXSETTLE$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXBOOST$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXSETTLE$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ2$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE0$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE1$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE2$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER0$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER1$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPXOEARLY$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALAMPL$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALCAP$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALOSC$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF00$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF0C$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF18$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF1C$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF21$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF22$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF23$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF26$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF30$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF31$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF32$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF33$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF34$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF35$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF44$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX3$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET0$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET1$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET2$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET3$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES0$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES1$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES2$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES3$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK0$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK1$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK2$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV00$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV01$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV02$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV03$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV10$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV11$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV12$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV13$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND0$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND1$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND2$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND3$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYLEAK$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR0$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR1$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR2$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRCFG$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK0$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK1$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK2$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK3$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENCFG$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENOFFSET$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMAXLEN$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMCURSET$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMSETS$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN0$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN1$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN3$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKCTRLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKMARK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AFSKSPACE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCCOUNTERNB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLFILTERNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSCAPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBTUNENB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSIGAINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_BGNDRSSITHRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_CRCINIT3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACCONFIGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DACVALUE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DECIMATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_DIVERSITYNB$0$0({1}SC:U),F,0,0
S:G$AX5043_ENCODINGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FECSYNCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOCOUNT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFODATANB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOFREE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FIFOTHRESH1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FRAMINGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQA3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQB3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDEV2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMAX1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FSKDMIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADC13VALUE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCCTRLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_GPADCPERIODNB$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IFFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQINVERSION1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_IRQREQUEST1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCCONFIGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCKFILT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCPER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCREF1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_LPOSCSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0LENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MAXNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0MINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH0PAT3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1LENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MAXNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1MINNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MATCH1PAT1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXDROFFSET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MAXRFOFFSET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGANB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGFNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODCFGPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_MODULATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCANTSELNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDATANB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCDCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCIRQNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCPWRAMPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINFUNCSYSCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PINSTATENB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTACCEPTFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTCHUNKSIZENB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMISCFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTSTOREFLAGSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPINB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLCPIBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOCKDETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLLOOPBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGANB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRANGINGBNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLRNGCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCODIVNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOINB$0$0({1}SC:U),F,0,0
S:G$AX5043_PLLVCOIRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWCTRL1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWIRQMASKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_POWSTICKYSTATNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRAMPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PWRMODENB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOEVENTREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RADIOSTATENB$0$0({1}SC:U),F,0,0
S:G$AX5043_REFNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIABSTHRNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RSSIREFERENCENB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXDATARATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_SCRATCHNB$0$0({1}SC:U),F,0,0
S:G$AX5043_SILICONREVISIONNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMER2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXAGCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXCOARSEAGCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXOFFSACQNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXPREAMBLE3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXRSSINB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGRXSETTLENB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXBOOSTNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TMGTXSETTLENB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAFSKDEMOD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKAMPLITUDE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKDATARATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKFSKDEMOD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKPHASE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TRKRFFREQ2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFC1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFD1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXPWRCOEFFE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TXRATE2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUP1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPFREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPTIMER1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_WAKEUPXOEARLYNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALAMPLNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALCAPNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALOSCNB$0$0({1}SC:U),F,0,0
S:G$AX5043_XTALSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF00NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF0CNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF18NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF1CNB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF21NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF22NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF23NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF26NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF30NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF31NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF32NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF33NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF34NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF35NB$0$0({1}SC:U),F,0,0
S:G$AX5043_0xF44NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCAHYST3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCMINMAX3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AGCTARGET3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_AMPLITUDEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_BBOFFSRES3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_DRGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FOURFSK3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV00NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV01NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV02NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV03NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV10NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV11NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV12NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQDEV13NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINA3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINB3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAINC3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYGAIND3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_FREQUENCYLEAKNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PHASEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDR3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRCFGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTADDRMASK3NB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENCFGNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTLENOFFSETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_PKTMAXLENNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMCURSETNB$0$0({1}SC:U),F,0,0
S:G$AX5043_RXPARAMSETSNB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN0NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN1NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5043_TIMEGAIN3NB$0$0({1}SC:U),F,0,0
S:G$axradio_phy_chanpllrng$0$0({0}DA0d,SI:U),F,0,0
S:G$axradio_phy_chanvcoi$0$0({0}DA0d,SC:U),F,0,0
S:G$axradio_syncstate$0$0({1}SC:U),F,0,0
S:G$axradio_txbuffer_len$0$0({2}SI:U),F,0,0
S:G$axradio_txbuffer_cnt$0$0({2}SI:U),F,0,0
S:G$axradio_curchannel$0$0({1}SC:U),F,0,0
S:G$axradio_curfreqoffset$0$0({4}SL:S),F,0,0
S:G$axradio_ack_count$0$0({1}SC:U),F,0,0
S:G$axradio_ack_seqnr$0$0({1}SC:U),F,0,0
S:G$axradio_sync_time$0$0({4}SL:U),F,0,0
S:G$axradio_sync_periodcorr$0$0({2}SI:S),F,0,0
S:G$axradio_timeanchor$0$0({8}ST__00000001:S),F,0,0
S:G$axradio_localaddr$0$0({10}STaxradio_address_mask:S),F,0,0
S:G$axradio_default_remoteaddr$0$0({5}STaxradio_address:S),F,0,0
S:G$axradio_txbuffer$0$0({260}DA260d,SC:U),F,0,0
S:G$axradio_rxbuffer$0$0({260}DA260d,SC:U),F,0,0
S:G$axradio_cb_receive$0$0({36}STaxradio_callback_receive:S),F,0,0
S:G$axradio_cb_receivesfd$0$0({10}STaxradio_callback_simple:S),F,0,0
S:G$axradio_cb_channelstate$0$0({13}STaxradio_callback_channelstate:S),F,0,0
S:G$axradio_cb_transmitstart$0$0({10}STaxradio_callback_simple:S),F,0,0
S:G$axradio_cb_transmitend$0$0({10}STaxradio_callback_simple:S),F,0,0
S:G$axradio_cb_transmitdata$0$0({10}STaxradio_callback_simple:S),F,0,0
S:G$axradio_timer$0$0({8}STwtimer_desc:S),F,0,0
S:G$f30_saved$0$0({1}SC:U),F,0,0
S:G$f31_saved$0$0({1}SC:U),F,0,0
S:G$f32_saved$0$0({1}SC:U),F,0,0
S:G$f33_saved$0$0({1}SC:U),F,0,0
S:G$radio_lcd_display$0$0({14}DA14d,SC:U),F,0,0
S:G$radio_not_found_lcd_display$0$0({20}DA20d,SC:U),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),C,0,0
S:G$axradio_statuschange$0$0({2}DF,SV:S),C,0,0
S:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),C,0,0
S:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_conv_freq_fromreg$0$0({2}DF,SL:S),C,0,0
S:G$ax5043_set_registers$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_registers_tx$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_registers_rx$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_registers_rxwor$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_registers_rxcont$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_registers_rxcont_singleparamset$0$0({2}DF,SV:S),C,0,0
S:G$axradio_framing_check_crc$0$0({2}DF,SI:U),C,0,0
S:G$axradio_framing_append_crc$0$0({2}DF,SI:U),C,0,0
S:G$display_received_packet$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_received_packet$0$0({2}DF,SV:S),C,0,0
S:G$delay_ms$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:G$com0_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:G$enable_radio_interrupt_in_mcu_pin$0$0({2}DF,SV:S),C,0,0
S:G$disable_radio_interrupt_in_mcu_pin$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc32_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc8ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire$0$0({2}DF,SC:U),C,0,0
S:G$pn9_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bit$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bits$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_byte$0$0({2}DF,SI:U),C,0,0
S:G$pn9_buffer$0$0({2}DF,SI:U),C,0,0
S:G$pn15_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn15_output$0$0({2}DF,SC:U),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$wtimer0_setconfig$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_setconfig$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_init$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_init_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_idle$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_runcallbacks$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_curtime$0$0({2}DF,SL:U),C,0,0
S:G$wtimer1_curtime$0$0({2}DF,SL:U),C,0,0
S:G$wtimer0_addabsolute$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_addabsolute$0$0({2}DF,SV:S),C,0,0
S:G$wtimer0_addrelative$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_addrelative$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer1_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_add_callback$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_remove_callback$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_irq$0$0({2}DF,SV:S),C,0,0
S:G$atof$0$0({2}DF,SF:S),C,0,0
S:G$atoi$0$0({2}DF,SI:S),C,0,0
S:G$atol$0$0({2}DF,SL:S),C,0,0
S:G$_uitoa$0$0({2}DF,SV:S),C,0,0
S:G$_itoa$0$0({2}DF,SV:S),C,0,0
S:G$_ultoa$0$0({2}DF,SV:S),C,0,0
S:G$_ltoa$0$0({2}DF,SV:S),C,0,0
S:G$rand$0$0({2}DF,SI:S),C,0,0
S:G$srand$0$0({2}DF,SV:S),C,0,0
S:G$calloc$0$0({2}DF,DX,SV:S),C,0,0
S:G$malloc$0$0({2}DF,DX,SV:S),C,0,0
S:G$realloc$0$0({2}DF,DX,SV:S),C,0,0
S:G$aligned_alloc$0$0({2}DF,DG,SV:S),C,0,0
S:G$free$0$0({2}DF,SV:S),C,0,0
S:G$abs$0$0({2}DF,SI:S),C,0,0
S:G$labs$0$0({2}DF,SL:S),C,0,0
S:G$mblen$0$0({2}DF,SI:S),C,0,0
S:G$mbtowc$0$0({2}DF,SI:S),C,0,0
S:G$wctomb$0$0({2}DF,SI:S),C,0,0
S:G$memcpy$0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0$0({2}DF,SI:U),C,0,0
S:G$memchr$0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0$0({2}DF,SI:U),C,0,0
S:G$strstr$0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0$0({2}DF,SI:U),C,0,0
S:G$dbglink_irq$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_poll$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txidle$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txfree$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_init$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rx$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_tx$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writestr$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer0_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer1_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer2_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart0_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart0_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_init$0$0({2}DF,SV:S),C,0,0
S:G$uart0_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart0_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart1_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_init$0$0({2}DF,SV:S),C,0,0
S:G$uart1_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart1_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu32$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$update_timeanchor$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$ax5043_init_registers_common$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_init_registers_tx$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_init_registers_rx$0$0({2}DF,SC:U),C,0,0
S:Feasyax5043$receive_isr$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$transmit_isr$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_setaddrregs$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$ax5043_init_registers$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_sync_addtime$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_sync_subtime$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_sync_settimeradv$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_sync_adjustperiodcorr$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_sync_slave_nextperiod$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_timer_callback$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_callback_fwd$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_receive_callback_fwd$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_killallcb$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_tunevoltage$0$0({2}DF,SI:S),C,0,0
S:Feasyax5043$axradio_adjustvcoi$0$0({2}DF,SC:U),C,0,2
S:Feasyax5043$axradio_calvcoi$0$0({2}DF,SC:U),C,0,2
S:Feasyax5043$wtimer_cansleep_dummy$0$0({2}DF,SV:S),C,0,0
S:Feasyax5043$axradio_set_curfreqoffset$0$0({2}DF,SC:U),C,0,0
S:Feasyax5043$axradio_set_paramsets$0$0({2}DF,SC:U),C,0,0
S:G$axradio_wait_n_lposccycles$0$0({2}DF,SV:S),C,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$axradio_phy_pn9$0$0({1}SC:U),D,0,0
S:G$axradio_phy_nrchannels$0$0({1}SC:U),D,0,0
S:G$axradio_phy_chanfreq$0$0({0}DA0d,SL:U),D,0,0
S:G$axradio_phy_chanpllrnginit$0$0({0}DA0d,SI:U),D,0,0
S:G$axradio_phy_chanvcoiinit$0$0({0}DA0d,SC:U),D,0,0
S:G$axradio_phy_vcocalib$0$0({1}SC:U),D,0,0
S:G$axradio_phy_innerfreqloop$0$0({1}SC:U),D,0,0
S:G$axradio_phy_maxfreqoffset$0$0({4}SL:S),D,0,0
S:G$axradio_phy_rssioffset$0$0({1}SC:S),D,0,0
S:G$axradio_phy_rssireference$0$0({1}SC:S),D,0,0
S:G$axradio_phy_channelbusy$0$0({1}SC:S),D,0,0
S:G$axradio_phy_cs_enabled$0$0({1}SC:U),D,0,0
S:G$axradio_phy_cs_period$0$0({2}SI:U),D,0,0
S:G$axradio_phy_lbt_retries$0$0({1}SC:U),D,0,0
S:G$axradio_phy_lbt_forcetx$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_wor_longlen$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_longlen$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_wor_len$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_len$0$0({2}SI:U),D,0,0
S:G$axradio_phy_preamble_byte$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_flags$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_appendbits$0$0({1}SC:U),D,0,0
S:G$axradio_phy_preamble_appendpattern$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenoffs$0$0({1}SC:U),D,0,0
S:G$axradio_framing_lenmask$0$0({1}SC:U),D,0,0
S:G$axradio_framing_destaddrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_sourceaddrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_synclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_syncword$0$0({0}DA0d,SC:U),D,0,0
S:G$axradio_framing_syncflags$0$0({1}SC:U),D,0,0
S:G$axradio_framing_enable_sfdcallback$0$0({1}SC:U),D,0,0
S:G$axradio_framing_swcrclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_ack_timeout$0$0({4}SL:U),D,0,0
S:G$axradio_framing_ack_delay$0$0({4}SL:U),D,0,0
S:G$axradio_framing_ack_retransmissions$0$0({1}SC:U),D,0,0
S:G$axradio_framing_ack_seqnrpos$0$0({1}SC:U),D,0,0
S:G$axradio_framing_minpayloadlen$0$0({1}SC:U),D,0,0
S:G$axradio_wor_period$0$0({2}SI:U),D,0,0
S:G$axradio_sync_period$0$0({4}SL:U),D,0,0
S:G$axradio_sync_xoscstartup$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_syncwindow$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_initialsyncwindow$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_syncpause$0$0({4}SL:U),D,0,0
S:G$axradio_sync_slave_maxperiod$0$0({2}SI:S),D,0,0
S:G$axradio_sync_slave_resyncloss$0$0({1}SC:U),D,0,0
S:G$axradio_sync_slave_nrrx$0$0({1}SC:U),D,0,0
S:G$axradio_sync_slave_rxadvance$0$0({0}DA0d,SL:U),D,0,0
S:G$axradio_sync_slave_rxwindow$0$0({0}DA0d,SL:U),D,0,0
S:G$axradio_sync_slave_rxtimeout$0$0({4}SL:U),D,0,0
S:G$axradio_lposckfiltmax$0$0({2}SI:U),D,0,0
S:G$axradio_fxtal$0$0({4}SL:U),D,0,0
S:G$crc_ccitt_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_ccitt_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc32_table$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc32_msbtable$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc8ccitt_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8ccitt_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$pn9_table$0$0({512}DA512d,SC:U),D,0,0
S:G$pn15_adv_table$0$0({512}DA256d,SI:U),D,0,0
S:G$pn15_out_table$0$0({256}DA256d,SC:U),D,0,0
S:Feasyax5043$__xinit_f30_saved$0$0({1}SC:U),C,0,0
S:Feasyax5043$__xinit_f31_saved$0$0({1}SC:U),C,0,0
S:Feasyax5043$__xinit_f32_saved$0$0({1}SC:U),C,0,0
S:Feasyax5043$__xinit_f33_saved$0$0({1}SC:U),C,0,0
S:Feasyax5043$__xinit_radio_lcd_display$0$0({14}DA14d,SC:U),C,0,0
S:Feasyax5043$__xinit_radio_not_found_lcd_display$0$0({20}DA20d,SC:U),C,0,0
M:misc
F:G$lcd2_display_radio_error$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$dbglink_display_radio_error$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fmisc$delayms_callback$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$delay_ms$0$0({2}DF,SV:S),Z,0,4,0,0,0
S:Lmisc.delay_ms$ms$1$346({2}SI:U),R,0,0,[r6,r7]
S:Lmisc.delay_ms$x$1$347({4}SL:U),B,1,1
T:Fmisc$wtimer_callback[({0}S:S$next$0$0({2}DX,STwtimer_callback:S),Z,0,0)({2}S:S$handler$0$0({2}DC,DF,SV:S),Z,0,0)]
T:Fmisc$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Fmisc$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fmisc$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fmisc$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Fmisc$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Fmisc$u32endian[({0}S:S$b0$0$0({1}SC:U),Z,0,0)({1}S:S$b1$0$0({1}SC:U),Z,0,0)({2}S:S$b2$0$0({1}SC:U),Z,0,0)({3}S:S$b3$0$0({1}SC:U),Z,0,0)]
T:Fmisc$u16endian[({0}S:S$b0$0$0({1}SC:U),Z,0,0)({1}S:S$b1$0$0({1}SC:U),Z,0,0)]
T:Fmisc$errtbl[({0}S:S$errcode$0$0({1}SC:U),Z,0,0)({1}S:S$msg$0$0({2}DC,SC:U),Z,0,0)]
T:Fmisc$wtimer_desc[({0}S:S$next$0$0({2}DX,STwtimer_desc:S),Z,0,0)({2}S:S$handler$0$0({2}DC,DF,SV:S),Z,0,0)({4}S:S$time$0$0({4}SL:U),Z,0,0)]
T:Fmisc$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Fmisc$calsector[({0}S:S$id$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$len$0$0({1}SC:U),Z,0,0)({6}S:S$devid$0$0({6}DA6d,SC:U),Z,0,0)({12}S:S$calg00gain$0$0({2}DA2d,SC:U),Z,0,0)({14}S:S$calg01gain$0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$calg10gain$0$0({2}DA2d,SC:U),Z,0,0)({18}S:S$caltempgain$0$0({2}DA2d,SC:U),Z,0,0)({20}S:S$caltempoffs$0$0({2}DA2d,SC:U),Z,0,0)({22}S:S$frcoscfreq$0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$lposcfreq$0$0({2}DA2d,SC:U),Z,0,0)({26}S:S$lposcfreq_fast$0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$powctrl0$0$0({1}SC:U),Z,0,0)({29}S:S$powctrl1$0$0({1}SC:U),Z,0,0)({30}S:S$ref$0$0({1}SC:U),Z,0,0)]
T:Fmisc$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Fmisc$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:Lmisc.enter_critical$crit$1$29({1}SC:U),E,0,0
S:Lmisc.exit_critical$crit$1$30({1}SC:U),E,0,0
S:Lmisc.lcd2_display_radio_error$err$1$336({1}SC:U),R,0,0,[r7]
S:Lmisc.lcd2_display_radio_error$p$1$337({2}DC,STerrtbl:S),R,0,0,[r5,r6]
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:G$radio_lcd_display$0$0({0}DA0d,SC:U),F,0,0
S:G$radio_not_found_lcd_display$0$0({0}DA0d,SC:U),F,0,0
S:Fmisc$flash_deviceid$0$0({6}DA6d,SC:U),F,0,0
S:Fmisc$flash_calsector$0$0({31}STcalsector:S),F,0,0
S:Fmisc$delaymstimer$0$0({8}STwtimer_desc:S),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$wtimer0_setconfig$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_setconfig$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_init$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_init_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_idle$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_runcallbacks$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_curtime$0$0({2}DF,SL:U),C,0,0
S:G$wtimer1_curtime$0$0({2}DF,SL:U),C,0,0
S:G$wtimer0_addabsolute$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_addabsolute$0$0({2}DF,SV:S),C,0,0
S:G$wtimer0_addrelative$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_addrelative$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer1_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_add_callback$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_remove_callback$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_irq$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_irq$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_poll$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$lcd2_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txidle$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txfree$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txpokecmd$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_init$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_portinit$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_tx$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txcmdshort$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txcmdlong$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_setpos$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_cleardisplay$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_clear$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_writestr$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$axradio_init$0$0({2}DF,SC:U),C,0,0
S:G$axradio_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_pllrange$0$0({2}DF,SI:U),C,0,0
S:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_transmit$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_freqoffset$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_freqoffset$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),C,0,0
S:G$axradio_statuschange$0$0({2}DF,SV:S),C,0,0
S:G$axradio_agc_freeze$0$0({2}DF,SC:U),C,0,0
S:G$axradio_agc_thaw$0$0({2}DF,SC:U),C,0,0
S:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),C,0,0
S:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),C,0,0
S:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),C,0,0
S:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),C,0,0
S:G$axradio_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_isr$0$0({2}DF,SV:S),C,0,0
S:G$display_received_packet$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_received_packet$0$0({2}DF,SV:S),C,0,0
S:G$com0_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:G$enable_radio_interrupt_in_mcu_pin$0$0({2}DF,SV:S),C,0,0
S:G$disable_radio_interrupt_in_mcu_pin$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_irq$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_poll$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txidle$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txfree$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_init$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rx$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_tx$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writestr$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc32_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc8ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire$0$0({2}DF,SC:U),C,0,0
S:G$pn9_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bit$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bits$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_byte$0$0({2}DF,SI:U),C,0,0
S:G$pn9_buffer$0$0({2}DF,SI:U),C,0,0
S:G$pn15_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn15_output$0$0({2}DF,SC:U),C,0,0
S:G$flash_unlock$0$0({2}DF,SV:S),C,0,0
S:G$flash_lock$0$0({2}DF,SV:S),C,0,0
S:G$flash_wait$0$0({2}DF,SC:S),C,0,0
S:G$flash_pageerase$0$0({2}DF,SC:S),C,0,0
S:G$flash_write$0$0({2}DF,SC:S),C,0,0
S:G$flash_read$0$0({2}DF,SI:U),C,0,0
S:G$flash_apply_calibration$0$0({2}DF,SC:U),C,0,0
S:G$uart_timer0_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer1_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer2_baud$0$0({2}DF,SV:S),C,0,0
S:G$adc_measure_temperature$0$0({2}DF,SI:S),C,0,0
S:G$adc_calibrate_gain$0$0({2}DF,SV:S),C,0,0
S:G$adc_calibrate_temp$0$0({2}DF,SV:S),C,0,0
S:G$adc_calibrate$0$0({2}DF,SV:S),C,0,0
S:G$adc_uncalibrate$0$0({2}DF,SV:S),C,0,0
S:G$adc_singleended_offset_x01$0$0({2}DF,SI:U),C,0,0
S:G$adc_singleended_offset_x1$0$0({2}DF,SI:U),C,0,0
S:G$adc_singleended_offset_x10$0$0({2}DF,SI:U),C,0,0
S:G$bch3121_syndrome$0$0({2}DF,SI:U),C,0,0
S:G$bch3121_encode$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_encode_parity$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_decode$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_decode_parity$0$0({2}DF,SL:U),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$uart0_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart0_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_init$0$0({2}DF,SV:S),C,0,0
S:G$uart0_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart0_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart1_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_init$0$0({2}DF,SV:S),C,0,0
S:G$uart1_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart1_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$com0_inituart0$0$0({2}DF,SV:S),C,0,0
S:G$com0_portinit$0$0({2}DF,SV:S),C,0,0
S:G$com0_init$0$0({2}DF,SV:S),C,0,0
S:G$com0_setpos$0$0({2}DF,SV:S),C,0,0
S:G$com0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$com0_tx$0$0({2}DF,SV:S),C,0,0
S:G$com0_clear$0$0({2}DF,SV:S),C,0,0
S:Fmisc$delayms_callback$0$0({2}DF,SV:S),C,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$remoteaddr$0$0({5}STaxradio_address:S),D,0,0
S:G$localaddr$0$0({10}STaxradio_address_mask:S),D,0,0
S:G$demo_packet$0$0({240}DA240d,SC:U),D,0,0
S:G$framing_insert_counter$0$0({1}SC:U),D,0,0
S:G$framing_counter_pos$0$0({1}SC:U),D,0,0
S:G$lpxosc_settlingtime$0$0({2}SI:U),D,0,0
S:G$crc_ccitt_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_ccitt_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc32_table$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc32_msbtable$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc8ccitt_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8ccitt_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$pn9_table$0$0({512}DA512d,SC:U),D,0,0
S:G$pn15_adv_table$0$0({512}DA256d,SI:U),D,0,0
S:G$pn15_out_table$0$0({256}DA256d,SC:U),D,0,0
S:G$bch3121_syndrometable$0$0({2048}DA1024d,SI:U),D,0,0
S:Fmisc$errtbl$0$0({24}DA8d,STerrtbl:S),D,0,0
S:Fmisc$__str_0$0$0({17}DA17d,SC:S),Z,0,0
S:Fmisc$__str_1$0$0({8}DA8d,SC:S),Z,0,0
S:Fmisc$__str_2$0$0({11}DA11d,SC:S),Z,0,0
S:Fmisc$__str_3$0$0({11}DA11d,SC:S),Z,0,0
S:Fmisc$__str_4$0$0({17}DA17d,SC:S),Z,0,0
S:Fmisc$__str_5$0$0({11}DA11d,SC:S),Z,0,0
S:Fmisc$__str_6$0$0({13}DA13d,SC:S),Z,0,0
M:main
F:Fmain$pwrmgmt_irq$0$0({2}DF,SV:S),C,0,0,1,6,0
F:Fmain$transmit_packet$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Fmain$display_transmit_packet$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$axradio_statuschange$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$enable_radio_interrupt_in_mcu_pin$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$disable_radio_interrupt_in_mcu_pin$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fmain$wakeup_callback$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$_sdcc_external_startup$0$0({2}DF,SC:U),C,0,0,0,0,0
F:Fmain$si_write_reg$0$0({2}DF,SV:S),C,0,0,0,0,0
F:Fmain$synth_init$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$main$0$0({2}DF,SI:S),C,0,0,0,0,0
F:G$main$0$0({2}DF,SI:S),C,0,0,0,0,0
T:Fmain$wtimer_callback[({0}S:S$next$0$0({2}DX,STwtimer_callback:S),Z,0,0)({2}S:S$handler$0$0({2}DC,DF,SV:S),Z,0,0)]
T:Fmain$axradio_status_receive[({0}S:S$phy$0$0({10}STaxradio_status_receive_phy:S),Z,0,0)({10}S:S$mac$0$0({12}STaxradio_status_receive_mac:S),Z,0,0)({22}S:S$pktdata$0$0({2}DX,SC:U),Z,0,0)({24}S:S$pktlen$0$0({2}SI:U),Z,0,0)]
T:Fmain$axradio_address[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fmain$axradio_address_mask[({0}S:S$addr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$mask$0$0({5}DA5d,SC:U),Z,0,0)]
T:Fmain$__00000000[({0}S:S$rx$0$0({26}STaxradio_status_receive:S),Z,0,0)({0}S:S$cs$0$0({3}STaxradio_status_channelstate:S),Z,0,0)]
T:Fmain$axradio_status_channelstate[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$busy$0$0({1}SC:U),Z,0,0)]
T:Fmain$u32endian[({0}S:S$b0$0$0({1}SC:U),Z,0,0)({1}S:S$b1$0$0({1}SC:U),Z,0,0)({2}S:S$b2$0$0({1}SC:U),Z,0,0)({3}S:S$b3$0$0({1}SC:U),Z,0,0)]
T:Fmain$u16endian[({0}S:S$b0$0$0({1}SC:U),Z,0,0)({1}S:S$b1$0$0({1}SC:U),Z,0,0)]
T:Fmain$wtimer_desc[({0}S:S$next$0$0({2}DX,STwtimer_desc:S),Z,0,0)({2}S:S$handler$0$0({2}DC,DF,SV:S),Z,0,0)({4}S:S$time$0$0({4}SL:U),Z,0,0)]
T:Fmain$axradio_status_receive_mac[({0}S:S$remoteaddr$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$localaddr$0$0({5}DA5d,SC:U),Z,0,0)({10}S:S$raw$0$0({2}DX,SC:U),Z,0,0)]
T:Fmain$calsector[({0}S:S$id$0$0({5}DA5d,SC:U),Z,0,0)({5}S:S$len$0$0({1}SC:U),Z,0,0)({6}S:S$devid$0$0({6}DA6d,SC:U),Z,0,0)({12}S:S$calg00gain$0$0({2}DA2d,SC:U),Z,0,0)({14}S:S$calg01gain$0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$calg10gain$0$0({2}DA2d,SC:U),Z,0,0)({18}S:S$caltempgain$0$0({2}DA2d,SC:U),Z,0,0)({20}S:S$caltempoffs$0$0({2}DA2d,SC:U),Z,0,0)({22}S:S$frcoscfreq$0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$lposcfreq$0$0({2}DA2d,SC:U),Z,0,0)({26}S:S$lposcfreq_fast$0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$powctrl0$0$0({1}SC:U),Z,0,0)({29}S:S$powctrl1$0$0({1}SC:U),Z,0,0)({30}S:S$ref$0$0({1}SC:U),Z,0,0)]
T:Fmain$axradio_status_receive_phy[({0}S:S$rssi$0$0({2}SI:S),Z,0,0)({2}S:S$offset$0$0({4}SL:S),Z,0,0)({6}S:S$timeoffset$0$0({2}SI:S),Z,0,0)({8}S:S$period$0$0({2}SI:S),Z,0,0)]
T:Fmain$axradio_status[({0}S:S$status$0$0({1}SC:U),Z,0,0)({1}S:S$error$0$0({1}SC:U),Z,0,0)({2}S:S$time$0$0({4}SL:U),Z,0,0)({6}S:S$u$0$0({26}ST__00000000:S),Z,0,0)]
S:G$random_seed$0$0({2}SI:U),E,0,0
S:G$wtimer0_clksrc$0$0({1}SC:U),E,0,0
S:G$wtimer1_clksrc$0$0({1}SC:U),E,0,0
S:G$wtimer1_prescaler$0$0({1}SC:U),E,0,0
S:G$init_synth_only_once$0$0({1}SC:U),E,0,0
S:G$_start__stack$0$0({0}DA0d,SC:U),E,0,0
S:G$pkt_counter$0$0({2}SI:U),E,0,0
S:G$coldstart$0$0({1}SC:U),E,0,0
S:Lmain.enter_critical$crit$1$29({1}SC:U),E,0,0
S:Lmain.exit_critical$crit$1$30({1}SC:U),E,0,0
S:Lmain.pwrmgmt_irq$pc$1$364({1}SC:U),R,0,0,[r7]
S:Lmain.wakeup_callback$desc$1$398({2}DX,STwtimer_desc:S),R,0,0,[]
S:Lmain._sdcc_external_startup$c$2$402({1}SC:U),R,0,0,[]
S:Lmain._sdcc_external_startup$p$2$402({1}SC:U),R,0,0,[]
S:Lmain._sdcc_external_startup$c$2$403({1}SC:U),R,0,0,[]
S:Lmain._sdcc_external_startup$p$2$403({1}SC:U),R,0,0,[]
S:Lmain.si_write_reg$data$1$404({4}SL:U),E,0,0
S:Lmain.si_write_reg$address$1$404({1}SC:U),R,0,0,[r7]
S:Lmain.si_write_reg$i$1$405({2}SI:S),R,0,0,[r6,r7]
S:Lmain.si_write_reg$sdata$1$405({4}SL:U),R,0,0,[]
S:Lmain.si_write_reg$mask$1$405({4}SL:U),R,0,0,[]
S:Lmain.synth_init$freq$1$422({4}SL:U),R,0,0,[]
S:Lmain.synth_init$phase$1$422({2}SI:U),R,0,0,[]
S:Lmain.synth_init$pllref$1$422({1}SC:U),R,0,0,[]
S:Lmain.synth_init$ndiv$1$422({4}SL:U),R,0,0,[]
S:Lmain.synth_init$rdiv$1$422({4}SL:U),R,0,0,[]
S:Lmain.main$saved_button_state$1$436({1}SC:U),E,0,0
S:Lmain.main$i$1$436({1}SC:U),R,0,0,[r7]
S:Lmain.main$x$3$448({1}SC:U),R,0,0,[r6]
S:Lmain.main$flg$3$453({1}SC:U),R,0,0,[r6]
S:Lmain.main$flg$3$455({1}SC:U),R,0,0,[r7]
S:Lmain._sdcc_external_startup$sloc0$1$0({1}SB0$0:S),H,0,0
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:Fmain$flash_deviceid$0$0({6}DA6d,SC:U),F,0,0
S:Fmain$flash_calsector$0$0({31}STcalsector:S),F,0,0
S:G$radio_lcd_display$0$0({0}DA0d,SC:U),F,0,0
S:G$radio_not_found_lcd_display$0$0({0}DA0d,SC:U),F,0,0
S:G$wakeup_desc$0$0({8}STwtimer_desc:S),F,0,0
S:Lmain.transmit_packet$demo_packet_$1$366({240}DA240d,SC:U),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$axradio_init$0$0({2}DF,SC:U),C,0,0
S:G$axradio_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_mode$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_channel$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_pllrange$0$0({2}DF,SI:U),C,0,0
S:G$axradio_get_pllvcoi$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_local_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_set_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_get_default_remote_address$0$0({2}DF,SV:S),C,0,0
S:G$axradio_transmit$0$0({2}DF,SC:U),C,0,0
S:G$axradio_set_freqoffset$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_freqoffset$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_tohz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_freq_fromhz$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_timeinterval_totimer0$0$0({2}DF,SL:S),C,0,0
S:G$axradio_conv_time_totimer0$0$0({2}DF,SL:U),C,0,0
S:G$axradio_agc_freeze$0$0({2}DF,SC:U),C,0,0
S:G$axradio_agc_thaw$0$0({2}DF,SC:U),C,0,0
S:G$axradio_calibrate_lposc$0$0({2}DF,SV:S),C,0,0
S:G$axradio_check_fourfsk_modulation$0$0({2}DF,SC:U),C,0,0
S:G$axradio_get_transmitter_pa_type$0$0({2}DF,SC:U),C,0,0
S:G$axradio_setup_pincfg1$0$0({2}DF,SV:S),C,0,0
S:G$axradio_setup_pincfg2$0$0({2}DF,SV:S),C,0,0
S:G$axradio_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$axradio_dbgpkt_enableIRQ$0$0({2}DF,SV:S),C,0,0
S:G$axradio_isr$0$0({2}DF,SV:S),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_45_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_45_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$flash_unlock$0$0({2}DF,SV:S),C,0,0
S:G$flash_lock$0$0({2}DF,SV:S),C,0,0
S:G$flash_wait$0$0({2}DF,SC:S),C,0,0
S:G$flash_pageerase$0$0({2}DF,SC:S),C,0,0
S:G$flash_write$0$0({2}DF,SC:S),C,0,0
S:G$flash_read$0$0({2}DF,SI:U),C,0,0
S:G$flash_apply_calibration$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_setconfig$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_setconfig$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_init$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_init_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_idle$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_runcallbacks$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_curtime$0$0({2}DF,SL:U),C,0,0
S:G$wtimer1_curtime$0$0({2}DF,SL:U),C,0,0
S:G$wtimer0_addabsolute$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_addabsolute$0$0({2}DF,SV:S),C,0,0
S:G$wtimer0_addrelative$0$0({2}DF,SV:S),C,0,0
S:G$wtimer1_addrelative$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer0_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer1_remove$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_add_callback$0$0({2}DF,SV:S),C,0,0
S:G$wtimer_remove_callback$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_cansleep$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_irq$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$wtimer0_correctinterval$0$0({2}DF,SL:U),C,0,0
S:G$wtimer1_correctinterval$0$0({2}DF,SL:U),C,0,0
S:G$setup_xosc$0$0({2}DF,SV:S),C,0,0
S:G$setup_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$setup_osc_calibration$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_irq$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_poll$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$lcd2_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txidle$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txfree$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_txpokecmd$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_init$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_portinit$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_tx$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txcmdshort$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_txcmdlong$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_setpos$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_cleardisplay$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_clear$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_writestr$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$lcd2_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_irq$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_poll$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txidle$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txfree$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$dbglink_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_init$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_rx$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_tx$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writestr$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$crc_ccitt_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt$0$0({2}DF,SI:U),C,0,0
S:G$crc_ccitt_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb_byte$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc16dnp_msb$0$0({2}DF,SI:U),C,0,0
S:G$crc_crc32_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb_byte$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc32_msb$0$0({2}DF,SL:U),C,0,0
S:G$crc_crc8ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8ccitt_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire$0$0({2}DF,SC:U),C,0,0
S:G$crc_crc8onewire_msb$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_ccitt$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire_byte$0$0({2}DF,SC:U),C,0,0
S:G$crc8_onewire$0$0({2}DF,SC:U),C,0,0
S:G$pn9_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bit$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_bits$0$0({2}DF,SI:U),C,0,0
S:G$pn9_advance_byte$0$0({2}DF,SI:U),C,0,0
S:G$pn9_buffer$0$0({2}DF,SI:U),C,0,0
S:G$pn15_advance$0$0({2}DF,SI:U),C,0,0
S:G$pn15_output$0$0({2}DF,SC:U),C,0,0
S:G$uart_timer0_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer1_baud$0$0({2}DF,SV:S),C,0,0
S:G$uart_timer2_baud$0$0({2}DF,SV:S),C,0,0
S:G$adc_measure_temperature$0$0({2}DF,SI:S),C,0,0
S:G$adc_calibrate_gain$0$0({2}DF,SV:S),C,0,0
S:G$adc_calibrate_temp$0$0({2}DF,SV:S),C,0,0
S:G$adc_calibrate$0$0({2}DF,SV:S),C,0,0
S:G$adc_uncalibrate$0$0({2}DF,SV:S),C,0,0
S:G$adc_singleended_offset_x01$0$0({2}DF,SI:U),C,0,0
S:G$adc_singleended_offset_x1$0$0({2}DF,SI:U),C,0,0
S:G$adc_singleended_offset_x10$0$0({2}DF,SI:U),C,0,0
S:G$bch3121_syndrome$0$0({2}DF,SI:U),C,0,0
S:G$bch3121_encode$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_encode_parity$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_decode$0$0({2}DF,SL:U),C,0,0
S:G$bch3121_decode_parity$0$0({2}DF,SL:U),C,0,0
S:G$uart0_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart0_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart0_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart0_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart0_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart0_init$0$0({2}DF,SV:S),C,0,0
S:G$uart0_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart0_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart0_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart0_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart0_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart0_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_irq$0$0({2}DF,SV:S),C,0,0
S:G$uart1_poll$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_txfreelinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txidle$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbusy$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txfree$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbufptr$0$0({2}DF,DX,SC:U),C,0,0
S:G$uart1_rxcountlinear$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxcount$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxbuffersize$0$0({2}DF,SC:U),C,0,0
S:G$uart1_rxpeek$0$0({2}DF,SC:U),C,0,0
S:G$uart1_txpoke$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txpokehex$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rxadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_txadvance$0$0({2}DF,SV:S),C,0,0
S:G$uart1_init$0$0({2}DF,SV:S),C,0,0
S:G$uart1_stop$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txdone$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_txfree$0$0({2}DF,SV:S),C,0,0
S:G$uart1_wait_rxcount$0$0({2}DF,SV:S),C,0,0
S:G$uart1_rx$0$0({2}DF,SC:U),C,0,0
S:G$uart1_tx$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writestr$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writenum16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex16$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writenum32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehex32$0$0({2}DF,SC:U),C,0,0
S:G$uart1_writehexu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writehexu32$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu16$0$0({2}DF,SV:S),C,0,0
S:G$uart1_writeu32$0$0({2}DF,SV:S),C,0,0
S:G$com0_inituart0$0$0({2}DF,SV:S),C,0,0
S:G$com0_portinit$0$0({2}DF,SV:S),C,0,0
S:G$com0_init$0$0({2}DF,SV:S),C,0,0
S:G$com0_setpos$0$0({2}DF,SV:S),C,0,0
S:G$com0_writestr$0$0({2}DF,SV:S),C,0,0
S:G$com0_tx$0$0({2}DF,SV:S),C,0,0
S:G$com0_clear$0$0({2}DF,SV:S),C,0,0
S:G$memcpy$0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0$0({2}DF,SI:U),C,0,0
S:G$memchr$0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0$0({2}DF,SI:U),C,0,0
S:G$strstr$0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0$0({2}DF,SI:U),C,0,0
S:G$display_received_packet$0$0({2}DF,SC:U),C,0,0
S:G$dbglink_received_packet$0$0({2}DF,SV:S),C,0,0
S:G$delay_ms$0$0({2}DF,SV:S),C,0,0
S:G$lcd2_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:G$com0_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:G$dbglink_display_radio_error$0$0({2}DF,SV:S),C,0,0
S:Fmain$pwrmgmt_irq$0$0({2}DF,SV:S),C,0,0
S:Fmain$transmit_packet$0$0({2}DF,SV:S),C,0,0
S:Fmain$display_transmit_packet$0$0({2}DF,SV:S),C,0,0
S:Fmain$wakeup_callback$0$0({2}DF,SV:S),C,0,0
S:G$_sdcc_external_startup$0$0({2}DF,SC:U),C,0,0
S:Fmain$si_write_reg$0$0({2}DF,SV:S),C,0,0
S:Fmain$synth_init$0$0({2}DF,SV:S),C,0,0
S:G$main$0$0({2}DF,SI:S),C,0,0
S:G$axradio_framing_maclen$0$0({1}SC:U),D,0,0
S:G$axradio_framing_addrlen$0$0({1}SC:U),D,0,0
S:G$remoteaddr$0$0({5}STaxradio_address:S),D,0,0
S:G$localaddr$0$0({10}STaxradio_address_mask:S),D,0,0
S:G$demo_packet$0$0({240}DA240d,SC:U),D,0,0
S:G$framing_insert_counter$0$0({1}SC:U),D,0,0
S:G$framing_counter_pos$0$0({1}SC:U),D,0,0
S:G$lpxosc_settlingtime$0$0({2}SI:U),D,0,0
S:G$crc_ccitt_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_ccitt_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_table$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc16dnp_msbtable$0$0({512}DA256d,SI:U),D,0,0
S:G$crc_crc32_table$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc32_msbtable$0$0({1024}DA256d,SL:U),D,0,0
S:G$crc_crc8ccitt_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8ccitt_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_table$0$0({256}DA256d,SC:U),D,0,0
S:G$crc_crc8onewire_msbtable$0$0({256}DA256d,SC:U),D,0,0
S:G$pn9_table$0$0({512}DA512d,SC:U),D,0,0
S:G$pn15_adv_table$0$0({512}DA256d,SI:U),D,0,0
S:G$pn15_out_table$0$0({256}DA256d,SC:U),D,0,0
S:G$bch3121_syndrometable$0$0({2048}DA1024d,SI:U),D,0,0
S:Fmain$__str_0$0$0({7}DA7d,SC:S),D,0,0
S:Fmain$__str_1$0$0({5}DA5d,SC:S),D,0,0
S:Fmain$__str_2$0$0({7}DA7d,SC:S),D,0,0
S:Fmain$__str_3$0$0({7}DA7d,SC:S),D,0,0
L:G$PORTA$0$0:80
L:G$PORTA_0$0$0:80
L:G$PORTA_1$0$0:81
L:G$SP$0$0:81
L:G$DPL$0$0:82
L:G$PORTA_2$0$0:82
L:G$DPH$0$0:83
L:G$PORTA_3$0$0:83
L:G$DPL1$0$0:84
L:G$PORTA_4$0$0:84
L:G$DPH1$0$0:85
L:G$PORTA_5$0$0:85
L:G$DPS$0$0:86
L:G$PORTA_6$0$0:86
L:G$PCON$0$0:87
L:G$PORTA_7$0$0:87
L:G$PORTB$0$0:88
L:G$PORTB_0$0$0:88
L:G$DIRA$0$0:89
L:G$PORTB_1$0$0:89
L:G$DIRB$0$0:8A
L:G$PORTB_2$0$0:8A
L:G$DIRC$0$0:8B
L:G$PORTB_3$0$0:8B
L:G$PORTB_4$0$0:8C
L:G$PORTR$0$0:8C
L:G$PINR$0$0:8D
L:G$PORTB_5$0$0:8D
L:G$DIRR$0$0:8E
L:G$PORTB_6$0$0:8E
L:G$PORTB_7$0$0:8F
L:G$PORTC$0$0:90
L:G$PORTC_0$0$0:90
L:G$NVSTATUS$0$0:91
L:G$PORTC_1$0$0:91
L:G$NVADDR0$0$0:92
L:G$PORTC_2$0$0:92
L:G$NVADDR1$0$0:93
L:G$PORTC_3$0$0:93
L:G$NVDATA0$0$0:94
L:G$PORTC_4$0$0:94
L:G$NVDATA1$0$0:95
L:G$PORTC_5$0$0:95
L:G$NVKEY$0$0:96
L:G$PORTC_6$0$0:96
L:G$CODECONFIG$0$0:97
L:G$PORTC_7$0$0:97
L:G$EIE$0$0:98
L:G$EIE_0$0$0:98
L:G$EIE_1$0$0:99
L:G$T0MODE$0$0:99
L:G$EIE_2$0$0:9A
L:G$T0CLKSRC$0$0:9A
L:G$EIE_3$0$0:9B
L:G$T0STATUS$0$0:9B
L:G$EIE_4$0$0:9C
L:G$T0CNT0$0$0:9C
L:G$EIE_5$0$0:9D
L:G$T0CNT1$0$0:9D
L:G$EIE_6$0$0:9E
L:G$T0PERIOD0$0$0:9E
L:G$EIE_7$0$0:9F
L:G$T0PERIOD1$0$0:9F
L:G$E2IE$0$0:A0
L:G$E2IE_0$0$0:A0
L:G$E2IE_1$0$0:A1
L:G$T1MODE$0$0:A1
L:G$E2IE_2$0$0:A2
L:G$T1CLKSRC$0$0:A2
L:G$E2IE_3$0$0:A3
L:G$T1STATUS$0$0:A3
L:G$E2IE_4$0$0:A4
L:G$T1CNT0$0$0:A4
L:G$E2IE_5$0$0:A5
L:G$T1CNT1$0$0:A5
L:G$E2IE_6$0$0:A6
L:G$T1PERIOD0$0$0:A6
L:G$E2IE_7$0$0:A7
L:G$T1PERIOD1$0$0:A7
L:G$IE$0$0:A8
L:G$IE_0$0$0:A8
L:G$IE_1$0$0:A9
L:G$T2MODE$0$0:A9
L:G$IE_2$0$0:AA
L:G$T2CLKSRC$0$0:AA
L:G$IE_3$0$0:AB
L:G$T2STATUS$0$0:AB
L:G$IE_4$0$0:AC
L:G$T2CNT0$0$0:AC
L:G$IE_5$0$0:AD
L:G$T2CNT1$0$0:AD
L:G$IE_6$0$0:AE
L:G$T2PERIOD0$0$0:AE
L:G$EA$0$0:AF
L:G$IE_7$0$0:AF
L:G$T2PERIOD1$0$0:AF
L:G$EIP$0$0:B0
L:G$EIP_0$0$0:B0
L:G$EIP_1$0$0:B1
L:G$RADIOACC$0$0:B1
L:G$EIP_2$0$0:B2
L:G$RADIOADDR1$0$0:B2
L:G$EIP_3$0$0:B3
L:G$RADIOADDR0$0$0:B3
L:G$EIP_4$0$0:B4
L:G$RADIODATA3$0$0:B4
L:G$EIP_5$0$0:B5
L:G$RADIODATA2$0$0:B5
L:G$EIP_6$0$0:B6
L:G$RADIODATA1$0$0:B6
L:G$EIP_7$0$0:B7
L:G$RADIODATA0$0$0:B7
L:G$IP$0$0:B8
L:G$IP_0$0$0:B8
L:G$IP_1$0$0:B9
L:G$OC0MODE$0$0:B9
L:G$IP_2$0$0:BA
L:G$OC0PIN$0$0:BA
L:G$IP_3$0$0:BB
L:G$OC0STATUS$0$0:BB
L:G$IP_4$0$0:BC
L:G$OC0COMP0$0$0:BC
L:G$IP_5$0$0:BD
L:G$OC0COMP1$0$0:BD
L:G$IP_6$0$0:BE
L:G$RADIOSTAT0$0$0:BE
L:G$IP_7$0$0:BF
L:G$RADIOSTAT1$0$0:BF
L:G$E2IP$0$0:C0
L:G$E2IP_0$0$0:C0
L:G$E2IP_1$0$0:C1
L:G$OC1MODE$0$0:C1
L:G$E2IP_2$0$0:C2
L:G$OC1PIN$0$0:C2
L:G$E2IP_3$0$0:C3
L:G$OC1STATUS$0$0:C3
L:G$E2IP_4$0$0:C4
L:G$OC1COMP0$0$0:C4
L:G$E2IP_5$0$0:C5
L:G$OC1COMP1$0$0:C5
L:G$CLKCON$0$0:C6
L:G$E2IP_6$0$0:C6
L:G$CLKSTAT$0$0:C7
L:G$E2IP_7$0$0:C7
L:G$PINA$0$0:C8
L:G$PINA_0$0$0:C8
L:G$ADCCONV$0$0:C9
L:G$PINA_1$0$0:C9
L:G$ADCCH0CONFIG$0$0:CA
L:G$PINA_2$0$0:CA
L:G$ADCCH1CONFIG$0$0:CB
L:G$PINA_3$0$0:CB
L:G$IC0MODE$0$0:CC
L:G$PINA_4$0$0:CC
L:G$IC0STATUS$0$0:CD
L:G$PINA_5$0$0:CD
L:G$IC0CAPT0$0$0:CE
L:G$PINA_6$0$0:CE
L:G$IC0CAPT1$0$0:CF
L:G$PINA_7$0$0:CF
L:G$P$0$0:D0
L:G$PSW$0$0:D0
L:G$ADCCLKSRC$0$0:D1
L:G$F1$0$0:D1
L:G$ADCCH2CONFIG$0$0:D2
L:G$OV$0$0:D2
L:G$ADCCH3CONFIG$0$0:D3
L:G$RS0$0$0:D3
L:G$IC1MODE$0$0:D4
L:G$RS1$0$0:D4
L:G$F0$0$0:D5
L:G$IC1STATUS$0$0:D5
L:G$AC$0$0:D6
L:G$IC1CAPT0$0$0:D6
L:G$CY$0$0:D7
L:G$IC1CAPT1$0$0:D7
L:G$XPAGE$0$0:D9
L:G$_XPAGE$0$0:D9
L:G$WDTCFG$0$0:DA
L:G$WDTRESET$0$0:DB
L:G$SPMODE$0$0:DC
L:G$SPSTATUS$0$0:DD
L:G$SPSHREG$0$0:DE
L:G$SPCLKSRC$0$0:DF
L:G$ACC$0$0:E0
L:G$ACC_0$0$0:E0
L:G$ACC_1$0$0:E1
L:G$ANALOGCOMP$0$0:E1
L:G$ACC_2$0$0:E2
L:G$DBGLNKSTAT$0$0:E2
L:G$ACC_3$0$0:E3
L:G$DBGLNKBUF$0$0:E3
L:G$ACC_4$0$0:E4
L:G$U0CTRL$0$0:E4
L:G$ACC_5$0$0:E5
L:G$U0STATUS$0$0:E5
L:G$ACC_6$0$0:E6
L:G$U0SHREG$0$0:E6
L:G$ACC_7$0$0:E7
L:G$U0MODE$0$0:E7
L:G$PINB$0$0:E8
L:G$PINB_0$0$0:E8
L:G$PINB_1$0$0:E9
L:G$WTIRQEN$0$0:E9
L:G$PINB_2$0$0:EA
L:G$WTSTAT$0$0:EA
L:G$PINB_3$0$0:EB
L:G$WTCNTR1$0$0:EB
L:G$PINB_4$0$0:EC
L:G$U1CTRL$0$0:EC
L:G$PINB_5$0$0:ED
L:G$U1STATUS$0$0:ED
L:G$PINB_6$0$0:EE
L:G$U1SHREG$0$0:EE
L:G$PINB_7$0$0:EF
L:G$U1MODE$0$0:EF
L:G$B$0$0:F0
L:G$B_0$0$0:F0
L:G$B_1$0$0:F1
L:G$WTCFGA$0$0:F1
L:G$B_2$0$0:F2
L:G$WTCNTA0$0$0:F2
L:G$B_3$0$0:F3
L:G$WTCNTA1$0$0:F3
L:G$B_4$0$0:F4
L:G$WTEVTA0$0$0:F4
L:G$B_5$0$0:F5
L:G$WTEVTA1$0$0:F5
L:G$B_6$0$0:F6
L:G$WTEVTB0$0$0:F6
L:G$B_7$0$0:F7
L:G$WTEVTB1$0$0:F7
L:G$PINC$0$0:F8
L:G$PINC_0$0$0:F8
L:G$PINC_1$0$0:F9
L:G$WTCFGB$0$0:F9
L:G$PINC_2$0$0:FA
L:G$WTCNTB0$0$0:FA
L:G$PINC_3$0$0:FB
L:G$WTCNTB1$0$0:FB
L:G$PINC_4$0$0:FC
L:G$WTEVTC0$0$0:FC
L:G$PINC_5$0$0:FD
L:G$WTEVTC1$0$0:FD
L:G$PINC_6$0$0:FE
L:G$WTEVTD0$0$0:FE
L:G$PINC_7$0$0:FF
L:G$WTEVTD1$0$0:FF
L:G$AX5043_SILICONREVISION$0$0:4000
L:G$AX5043_SCRATCH$0$0:4001
L:G$AX5043_PWRMODE$0$0:4002
L:G$AX5043_POWSTAT$0$0:4003
L:G$AX5043_POWSTICKYSTAT$0$0:4004
L:G$AX5043_POWIRQMASK$0$0:4005
L:G$AX5043_IRQMASK1$0$0:4006
L:G$AX5043_IRQMASK0$0$0:4007
L:G$AX5043_RADIOEVENTMASK1$0$0:4008
L:G$AX5043_RADIOEVENTMASK0$0$0:4009
L:G$AX5043_IRQINVERSION1$0$0:400A
L:G$AX5043_IRQINVERSION0$0$0:400B
L:G$AX5043_IRQREQUEST1$0$0:400C
L:G$AX5043_IRQREQUEST0$0$0:400D
L:G$AX5043_RADIOEVENTREQ1$0$0:400E
L:G$AX5043_RADIOEVENTREQ0$0$0:400F
L:G$AX5043_MODULATION$0$0:4010
L:G$AX5043_ENCODING$0$0:4011
L:G$AX5043_FRAMING$0$0:4012
L:G$AX5043_CRCINIT3$0$0:4014
L:G$AX5043_CRCINIT2$0$0:4015
L:G$AX5043_CRCINIT1$0$0:4016
L:G$AX5043_CRCINIT0$0$0:4017
L:G$AX5043_FEC$0$0:4018
L:G$AX5043_FECSYNC$0$0:4019
L:G$AX5043_FECSTATUS$0$0:401A
L:G$AX5043_RADIOSTATE$0$0:401C
L:G$AX5043_XTALSTATUS$0$0:401D
L:G$AX5043_PINSTATE$0$0:4020
L:G$AX5043_PINFUNCSYSCLK$0$0:4021
L:G$AX5043_PINFUNCDCLK$0$0:4022
L:G$AX5043_PINFUNCDATA$0$0:4023
L:G$AX5043_PINFUNCIRQ$0$0:4024
L:G$AX5043_PINFUNCANTSEL$0$0:4025
L:G$AX5043_PINFUNCPWRAMP$0$0:4026
L:G$AX5043_PWRAMP$0$0:4027
L:G$AX5043_FIFOSTAT$0$0:4028
L:G$AX5043_FIFODATA$0$0:4029
L:G$AX5043_FIFOCOUNT1$0$0:402A
L:G$AX5043_FIFOCOUNT0$0$0:402B
L:G$AX5043_FIFOFREE1$0$0:402C
L:G$AX5043_FIFOFREE0$0$0:402D
L:G$AX5043_FIFOTHRESH1$0$0:402E
L:G$AX5043_FIFOTHRESH0$0$0:402F
L:G$AX5043_PLLLOOP$0$0:4030
L:G$AX5043_PLLCPI$0$0:4031
L:G$AX5043_PLLVCODIV$0$0:4032
L:G$AX5043_PLLRANGINGA$0$0:4033
L:G$AX5043_FREQA3$0$0:4034
L:G$AX5043_FREQA2$0$0:4035
L:G$AX5043_FREQA1$0$0:4036
L:G$AX5043_FREQA0$0$0:4037
L:G$AX5043_PLLLOOPBOOST$0$0:4038
L:G$AX5043_PLLCPIBOOST$0$0:4039
L:G$AX5043_PLLRANGINGB$0$0:403B
L:G$AX5043_FREQB3$0$0:403C
L:G$AX5043_FREQB2$0$0:403D
L:G$AX5043_FREQB1$0$0:403E
L:G$AX5043_FREQB0$0$0:403F
L:G$AX5043_RSSI$0$0:4040
L:G$AX5043_BGNDRSSI$0$0:4041
L:G$AX5043_DIVERSITY$0$0:4042
L:G$AX5043_AGCCOUNTER$0$0:4043
L:G$AX5043_TRKDATARATE2$0$0:4045
L:G$AX5043_TRKDATARATE1$0$0:4046
L:G$AX5043_TRKDATARATE0$0$0:4047
L:G$AX5043_TRKAMPLITUDE1$0$0:4048
L:G$AX5043_TRKAMPLITUDE0$0$0:4049
L:G$AX5043_TRKPHASE1$0$0:404A
L:G$AX5043_TRKPHASE0$0$0:404B
L:G$AX5043_TRKRFFREQ2$0$0:404D
L:G$AX5043_TRKRFFREQ1$0$0:404E
L:G$AX5043_TRKRFFREQ0$0$0:404F
L:G$AX5043_TRKFREQ1$0$0:4050
L:G$AX5043_TRKFREQ0$0$0:4051
L:G$AX5043_TRKFSKDEMOD1$0$0:4052
L:G$AX5043_TRKFSKDEMOD0$0$0:4053
L:G$AX5043_TRKAFSKDEMOD1$0$0:4054
L:G$AX5043_TRKAFSKDEMOD0$0$0:4055
L:G$AX5043_TIMER2$0$0:4059
L:G$AX5043_TIMER1$0$0:405A
L:G$AX5043_TIMER0$0$0:405B
L:G$AX5043_WAKEUPTIMER1$0$0:4068
L:G$AX5043_WAKEUPTIMER0$0$0:4069
L:G$AX5043_WAKEUP1$0$0:406A
L:G$AX5043_WAKEUP0$0$0:406B
L:G$AX5043_WAKEUPFREQ1$0$0:406C
L:G$AX5043_WAKEUPFREQ0$0$0:406D
L:G$AX5043_WAKEUPXOEARLY$0$0:406E
L:G$AX5043_IFFREQ1$0$0:4100
L:G$AX5043_IFFREQ0$0$0:4101
L:G$AX5043_DECIMATION$0$0:4102
L:G$AX5043_RXDATARATE2$0$0:4103
L:G$AX5043_RXDATARATE1$0$0:4104
L:G$AX5043_RXDATARATE0$0$0:4105
L:G$AX5043_MAXDROFFSET2$0$0:4106
L:G$AX5043_MAXDROFFSET1$0$0:4107
L:G$AX5043_MAXDROFFSET0$0$0:4108
L:G$AX5043_MAXRFOFFSET2$0$0:4109
L:G$AX5043_MAXRFOFFSET1$0$0:410A
L:G$AX5043_MAXRFOFFSET0$0$0:410B
L:G$AX5043_FSKDMAX1$0$0:410C
L:G$AX5043_FSKDMAX0$0$0:410D
L:G$AX5043_FSKDMIN1$0$0:410E
L:G$AX5043_FSKDMIN0$0$0:410F
L:G$AX5043_AFSKSPACE1$0$0:4110
L:G$AX5043_AFSKSPACE0$0$0:4111
L:G$AX5043_AFSKMARK1$0$0:4112
L:G$AX5043_AFSKMARK0$0$0:4113
L:G$AX5043_AFSKCTRL$0$0:4114
L:G$AX5043_AMPLFILTER$0$0:4115
L:G$AX5043_FREQUENCYLEAK$0$0:4116
L:G$AX5043_RXPARAMSETS$0$0:4117
L:G$AX5043_RXPARAMCURSET$0$0:4118
L:G$AX5043_AGCGAIN0$0$0:4120
L:G$AX5043_AGCTARGET0$0$0:4121
L:G$AX5043_AGCAHYST0$0$0:4122
L:G$AX5043_AGCMINMAX0$0$0:4123
L:G$AX5043_TIMEGAIN0$0$0:4124
L:G$AX5043_DRGAIN0$0$0:4125
L:G$AX5043_PHASEGAIN0$0$0:4126
L:G$AX5043_FREQUENCYGAINA0$0$0:4127
L:G$AX5043_FREQUENCYGAINB0$0$0:4128
L:G$AX5043_FREQUENCYGAINC0$0$0:4129
L:G$AX5043_FREQUENCYGAIND0$0$0:412A
L:G$AX5043_AMPLITUDEGAIN0$0$0:412B
L:G$AX5043_FREQDEV10$0$0:412C
L:G$AX5043_FREQDEV00$0$0:412D
L:G$AX5043_FOURFSK0$0$0:412E
L:G$AX5043_BBOFFSRES0$0$0:412F
L:G$AX5043_AGCGAIN1$0$0:4130
L:G$AX5043_AGCTARGET1$0$0:4131
L:G$AX5043_AGCAHYST1$0$0:4132
L:G$AX5043_AGCMINMAX1$0$0:4133
L:G$AX5043_TIMEGAIN1$0$0:4134
L:G$AX5043_DRGAIN1$0$0:4135
L:G$AX5043_PHASEGAIN1$0$0:4136
L:G$AX5043_FREQUENCYGAINA1$0$0:4137
L:G$AX5043_FREQUENCYGAINB1$0$0:4138
L:G$AX5043_FREQUENCYGAINC1$0$0:4139
L:G$AX5043_FREQUENCYGAIND1$0$0:413A
L:G$AX5043_AMPLITUDEGAIN1$0$0:413B
L:G$AX5043_FREQDEV11$0$0:413C
L:G$AX5043_FREQDEV01$0$0:413D
L:G$AX5043_FOURFSK1$0$0:413E
L:G$AX5043_BBOFFSRES1$0$0:413F
L:G$AX5043_AGCGAIN2$0$0:4140
L:G$AX5043_AGCTARGET2$0$0:4141
L:G$AX5043_AGCAHYST2$0$0:4142
L:G$AX5043_AGCMINMAX2$0$0:4143
L:G$AX5043_TIMEGAIN2$0$0:4144
L:G$AX5043_DRGAIN2$0$0:4145
L:G$AX5043_PHASEGAIN2$0$0:4146
L:G$AX5043_FREQUENCYGAINA2$0$0:4147
L:G$AX5043_FREQUENCYGAINB2$0$0:4148
L:G$AX5043_FREQUENCYGAINC2$0$0:4149
L:G$AX5043_FREQUENCYGAIND2$0$0:414A
L:G$AX5043_AMPLITUDEGAIN2$0$0:414B
L:G$AX5043_FREQDEV12$0$0:414C
L:G$AX5043_FREQDEV02$0$0:414D
L:G$AX5043_FOURFSK2$0$0:414E
L:G$AX5043_BBOFFSRES2$0$0:414F
L:G$AX5043_AGCGAIN3$0$0:4150
L:G$AX5043_AGCTARGET3$0$0:4151
L:G$AX5043_AGCAHYST3$0$0:4152
L:G$AX5043_AGCMINMAX3$0$0:4153
L:G$AX5043_TIMEGAIN3$0$0:4154
L:G$AX5043_DRGAIN3$0$0:4155
L:G$AX5043_PHASEGAIN3$0$0:4156
L:G$AX5043_FREQUENCYGAINA3$0$0:4157
L:G$AX5043_FREQUENCYGAINB3$0$0:4158
L:G$AX5043_FREQUENCYGAINC3$0$0:4159
L:G$AX5043_FREQUENCYGAIND3$0$0:415A
L:G$AX5043_AMPLITUDEGAIN3$0$0:415B
L:G$AX5043_FREQDEV13$0$0:415C
L:G$AX5043_FREQDEV03$0$0:415D
L:G$AX5043_FOURFSK3$0$0:415E
L:G$AX5043_BBOFFSRES3$0$0:415F
L:G$AX5043_MODCFGF$0$0:4160
L:G$AX5043_FSKDEV2$0$0:4161
L:G$AX5043_FSKDEV1$0$0:4162
L:G$AX5043_FSKDEV0$0$0:4163
L:G$AX5043_MODCFGA$0$0:4164
L:G$AX5043_TXRATE2$0$0:4165
L:G$AX5043_TXRATE1$0$0:4166
L:G$AX5043_TXRATE0$0$0:4167
L:G$AX5043_TXPWRCOEFFA1$0$0:4168
L:G$AX5043_TXPWRCOEFFA0$0$0:4169
L:G$AX5043_TXPWRCOEFFB1$0$0:416A
L:G$AX5043_TXPWRCOEFFB0$0$0:416B
L:G$AX5043_TXPWRCOEFFC1$0$0:416C
L:G$AX5043_TXPWRCOEFFC0$0$0:416D
L:G$AX5043_TXPWRCOEFFD1$0$0:416E
L:G$AX5043_TXPWRCOEFFD0$0$0:416F
L:G$AX5043_TXPWRCOEFFE1$0$0:4170
L:G$AX5043_TXPWRCOEFFE0$0$0:4171
L:G$AX5043_PLLVCOI$0$0:4180
L:G$AX5043_PLLVCOIR$0$0:4181
L:G$AX5043_PLLLOCKDET$0$0:4182
L:G$AX5043_PLLRNGCLK$0$0:4183
L:G$AX5043_XTALCAP$0$0:4184
L:G$AX5043_BBTUNE$0$0:4188
L:G$AX5043_BBOFFSCAP$0$0:4189
L:G$AX5043_PKTADDRCFG$0$0:4200
L:G$AX5043_PKTLENCFG$0$0:4201
L:G$AX5043_PKTLENOFFSET$0$0:4202
L:G$AX5043_PKTMAXLEN$0$0:4203
L:G$AX5043_PKTADDR3$0$0:4204
L:G$AX5043_PKTADDR2$0$0:4205
L:G$AX5043_PKTADDR1$0$0:4206
L:G$AX5043_PKTADDR0$0$0:4207
L:G$AX5043_PKTADDRMASK3$0$0:4208
L:G$AX5043_PKTADDRMASK2$0$0:4209
L:G$AX5043_PKTADDRMASK1$0$0:420A
L:G$AX5043_PKTADDRMASK0$0$0:420B
L:G$AX5043_MATCH0PAT3$0$0:4210
L:G$AX5043_MATCH0PAT2$0$0:4211
L:G$AX5043_MATCH0PAT1$0$0:4212
L:G$AX5043_MATCH0PAT0$0$0:4213
L:G$AX5043_MATCH0LEN$0$0:4214
L:G$AX5043_MATCH0MIN$0$0:4215
L:G$AX5043_MATCH0MAX$0$0:4216
L:G$AX5043_MATCH1PAT1$0$0:4218
L:G$AX5043_MATCH1PAT0$0$0:4219
L:G$AX5043_MATCH1LEN$0$0:421C
L:G$AX5043_MATCH1MIN$0$0:421D
L:G$AX5043_MATCH1MAX$0$0:421E
L:G$AX5043_TMGTXBOOST$0$0:4220
L:G$AX5043_TMGTXSETTLE$0$0:4221
L:G$AX5043_TMGRXBOOST$0$0:4223
L:G$AX5043_TMGRXSETTLE$0$0:4224
L:G$AX5043_TMGRXOFFSACQ$0$0:4225
L:G$AX5043_TMGRXCOARSEAGC$0$0:4226
L:G$AX5043_TMGRXAGC$0$0:4227
L:G$AX5043_TMGRXRSSI$0$0:4228
L:G$AX5043_TMGRXPREAMBLE1$0$0:4229
L:G$AX5043_TMGRXPREAMBLE2$0$0:422A
L:G$AX5043_TMGRXPREAMBLE3$0$0:422B
L:G$AX5043_RSSIREFERENCE$0$0:422C
L:G$AX5043_RSSIABSTHR$0$0:422D
L:G$AX5043_BGNDRSSIGAIN$0$0:422E
L:G$AX5043_BGNDRSSITHR$0$0:422F
L:G$AX5043_PKTCHUNKSIZE$0$0:4230
L:G$AX5043_PKTMISCFLAGS$0$0:4231
L:G$AX5043_PKTSTOREFLAGS$0$0:4232
L:G$AX5043_PKTACCEPTFLAGS$0$0:4233
L:G$AX5043_GPADCCTRL$0$0:4300
L:G$AX5043_GPADCPERIOD$0$0:4301
L:G$AX5043_GPADC13VALUE1$0$0:4308
L:G$AX5043_GPADC13VALUE0$0$0:4309
L:G$AX5043_LPOSCCONFIG$0$0:4310
L:G$AX5043_LPOSCSTATUS$0$0:4311
L:G$AX5043_LPOSCKFILT1$0$0:4312
L:G$AX5043_LPOSCKFILT0$0$0:4313
L:G$AX5043_LPOSCREF1$0$0:4314
L:G$AX5043_LPOSCREF0$0$0:4315
L:G$AX5043_LPOSCFREQ1$0$0:4316
L:G$AX5043_LPOSCFREQ0$0$0:4317
L:G$AX5043_LPOSCPER1$0$0:4318
L:G$AX5043_LPOSCPER0$0$0:4319
L:G$AX5043_DACVALUE1$0$0:4330
L:G$AX5043_DACVALUE0$0$0:4331
L:G$AX5043_DACCONFIG$0$0:4332
L:G$AX5043_0xF00$0$0:4F00
L:G$AX5043_POWCTRL1$0$0:4F08
L:G$AX5043_0xF0C$0$0:4F0C
L:G$AX5043_REF$0$0:4F0D
L:G$AX5043_XTALOSC$0$0:4F10
L:G$AX5043_XTALAMPL$0$0:4F11
L:G$AX5043_0xF18$0$0:4F18
L:G$AX5043_0xF1C$0$0:4F1C
L:G$AX5043_0xF21$0$0:4F21
L:G$AX5043_0xF22$0$0:4F22
L:G$AX5043_0xF23$0$0:4F23
L:G$AX5043_0xF26$0$0:4F26
L:G$AX5043_0xF30$0$0:4F30
L:G$AX5043_0xF31$0$0:4F31
L:G$AX5043_0xF32$0$0:4F32
L:G$AX5043_0xF33$0$0:4F33
L:G$AX5043_0xF34$0$0:4F34
L:G$AX5043_0xF35$0$0:4F35
L:G$AX5043_0xF44$0$0:4F44
L:G$AX5043_MODCFGP$0$0:4F5F
L:G$AX5043_SILICONREVISIONNB$0$0:5000
L:G$AX5043_SCRATCHNB$0$0:5001
L:G$AX5043_PWRMODENB$0$0:5002
L:G$AX5043_POWSTATNB$0$0:5003
L:G$AX5043_POWSTICKYSTATNB$0$0:5004
L:G$AX5043_POWIRQMASKNB$0$0:5005
L:G$AX5043_IRQMASK1NB$0$0:5006
L:G$AX5043_IRQMASK0NB$0$0:5007
L:G$AX5043_RADIOEVENTMASK1NB$0$0:5008
L:G$AX5043_RADIOEVENTMASK0NB$0$0:5009
L:G$AX5043_IRQINVERSION1NB$0$0:500A
L:G$AX5043_IRQINVERSION0NB$0$0:500B
L:G$AX5043_IRQREQUEST1NB$0$0:500C
L:G$AX5043_IRQREQUEST0NB$0$0:500D
L:G$AX5043_RADIOEVENTREQ1NB$0$0:500E
L:G$AX5043_RADIOEVENTREQ0NB$0$0:500F
L:G$AX5043_MODULATIONNB$0$0:5010
L:G$AX5043_ENCODINGNB$0$0:5011
L:G$AX5043_FRAMINGNB$0$0:5012
L:G$AX5043_CRCINIT3NB$0$0:5014
L:G$AX5043_CRCINIT2NB$0$0:5015
L:G$AX5043_CRCINIT1NB$0$0:5016
L:G$AX5043_CRCINIT0NB$0$0:5017
L:G$AX5043_FECNB$0$0:5018
L:G$AX5043_FECSYNCNB$0$0:5019
L:G$AX5043_FECSTATUSNB$0$0:501A
L:G$AX5043_RADIOSTATENB$0$0:501C
L:G$AX5043_XTALSTATUSNB$0$0:501D
L:G$AX5043_PINSTATENB$0$0:5020
L:G$AX5043_PINFUNCSYSCLKNB$0$0:5021
L:G$AX5043_PINFUNCDCLKNB$0$0:5022
L:G$AX5043_PINFUNCDATANB$0$0:5023
L:G$AX5043_PINFUNCIRQNB$0$0:5024
L:G$AX5043_PINFUNCANTSELNB$0$0:5025
L:G$AX5043_PINFUNCPWRAMPNB$0$0:5026
L:G$AX5043_PWRAMPNB$0$0:5027
L:G$AX5043_FIFOSTATNB$0$0:5028
L:G$AX5043_FIFODATANB$0$0:5029
L:G$AX5043_FIFOCOUNT1NB$0$0:502A
L:G$AX5043_FIFOCOUNT0NB$0$0:502B
L:G$AX5043_FIFOFREE1NB$0$0:502C
L:G$AX5043_FIFOFREE0NB$0$0:502D
L:G$AX5043_FIFOTHRESH1NB$0$0:502E
L:G$AX5043_FIFOTHRESH0NB$0$0:502F
L:G$AX5043_PLLLOOPNB$0$0:5030
L:G$AX5043_PLLCPINB$0$0:5031
L:G$AX5043_PLLVCODIVNB$0$0:5032
L:G$AX5043_PLLRANGINGANB$0$0:5033
L:G$AX5043_FREQA3NB$0$0:5034
L:G$AX5043_FREQA2NB$0$0:5035
L:G$AX5043_FREQA1NB$0$0:5036
L:G$AX5043_FREQA0NB$0$0:5037
L:G$AX5043_PLLLOOPBOOSTNB$0$0:5038
L:G$AX5043_PLLCPIBOOSTNB$0$0:5039
L:G$AX5043_PLLRANGINGBNB$0$0:503B
L:G$AX5043_FREQB3NB$0$0:503C
L:G$AX5043_FREQB2NB$0$0:503D
L:G$AX5043_FREQB1NB$0$0:503E
L:G$AX5043_FREQB0NB$0$0:503F
L:G$AX5043_RSSINB$0$0:5040
L:G$AX5043_BGNDRSSINB$0$0:5041
L:G$AX5043_DIVERSITYNB$0$0:5042
L:G$AX5043_AGCCOUNTERNB$0$0:5043
L:G$AX5043_TRKDATARATE2NB$0$0:5045
L:G$AX5043_TRKDATARATE1NB$0$0:5046
L:G$AX5043_TRKDATARATE0NB$0$0:5047
L:G$AX5043_TRKAMPLITUDE1NB$0$0:5048
L:G$AX5043_TRKAMPLITUDE0NB$0$0:5049
L:G$AX5043_TRKPHASE1NB$0$0:504A
L:G$AX5043_TRKPHASE0NB$0$0:504B
L:G$AX5043_TRKRFFREQ2NB$0$0:504D
L:G$AX5043_TRKRFFREQ1NB$0$0:504E
L:G$AX5043_TRKRFFREQ0NB$0$0:504F
L:G$AX5043_TRKFREQ1NB$0$0:5050
L:G$AX5043_TRKFREQ0NB$0$0:5051
L:G$AX5043_TRKFSKDEMOD1NB$0$0:5052
L:G$AX5043_TRKFSKDEMOD0NB$0$0:5053
L:G$AX5043_TRKAFSKDEMOD1NB$0$0:5054
L:G$AX5043_TRKAFSKDEMOD0NB$0$0:5055
L:G$AX5043_TIMER2NB$0$0:5059
L:G$AX5043_TIMER1NB$0$0:505A
L:G$AX5043_TIMER0NB$0$0:505B
L:G$AX5043_WAKEUPTIMER1NB$0$0:5068
L:G$AX5043_WAKEUPTIMER0NB$0$0:5069
L:G$AX5043_WAKEUP1NB$0$0:506A
L:G$AX5043_WAKEUP0NB$0$0:506B
L:G$AX5043_WAKEUPFREQ1NB$0$0:506C
L:G$AX5043_WAKEUPFREQ0NB$0$0:506D
L:G$AX5043_WAKEUPXOEARLYNB$0$0:506E
L:G$AX5043_IFFREQ1NB$0$0:5100
L:G$AX5043_IFFREQ0NB$0$0:5101
L:G$AX5043_DECIMATIONNB$0$0:5102
L:G$AX5043_RXDATARATE2NB$0$0:5103
L:G$AX5043_RXDATARATE1NB$0$0:5104
L:G$AX5043_RXDATARATE0NB$0$0:5105
L:G$AX5043_MAXDROFFSET2NB$0$0:5106
L:G$AX5043_MAXDROFFSET1NB$0$0:5107
L:G$AX5043_MAXDROFFSET0NB$0$0:5108
L:G$AX5043_MAXRFOFFSET2NB$0$0:5109
L:G$AX5043_MAXRFOFFSET1NB$0$0:510A
L:G$AX5043_MAXRFOFFSET0NB$0$0:510B
L:G$AX5043_FSKDMAX1NB$0$0:510C
L:G$AX5043_FSKDMAX0NB$0$0:510D
L:G$AX5043_FSKDMIN1NB$0$0:510E
L:G$AX5043_FSKDMIN0NB$0$0:510F
L:G$AX5043_AFSKSPACE1NB$0$0:5110
L:G$AX5043_AFSKSPACE0NB$0$0:5111
L:G$AX5043_AFSKMARK1NB$0$0:5112
L:G$AX5043_AFSKMARK0NB$0$0:5113
L:G$AX5043_AFSKCTRLNB$0$0:5114
L:G$AX5043_AMPLFILTERNB$0$0:5115
L:G$AX5043_FREQUENCYLEAKNB$0$0:5116
L:G$AX5043_RXPARAMSETSNB$0$0:5117
L:G$AX5043_RXPARAMCURSETNB$0$0:5118
L:G$AX5043_AGCGAIN0NB$0$0:5120
L:G$AX5043_AGCTARGET0NB$0$0:5121
L:G$AX5043_AGCAHYST0NB$0$0:5122
L:G$AX5043_AGCMINMAX0NB$0$0:5123
L:G$AX5043_TIMEGAIN0NB$0$0:5124
L:G$AX5043_DRGAIN0NB$0$0:5125
L:G$AX5043_PHASEGAIN0NB$0$0:5126
L:G$AX5043_FREQUENCYGAINA0NB$0$0:5127
L:G$AX5043_FREQUENCYGAINB0NB$0$0:5128
L:G$AX5043_FREQUENCYGAINC0NB$0$0:5129
L:G$AX5043_FREQUENCYGAIND0NB$0$0:512A
L:G$AX5043_AMPLITUDEGAIN0NB$0$0:512B
L:G$AX5043_FREQDEV10NB$0$0:512C
L:G$AX5043_FREQDEV00NB$0$0:512D
L:G$AX5043_FOURFSK0NB$0$0:512E
L:G$AX5043_BBOFFSRES0NB$0$0:512F
L:G$AX5043_AGCGAIN1NB$0$0:5130
L:G$AX5043_AGCTARGET1NB$0$0:5131
L:G$AX5043_AGCAHYST1NB$0$0:5132
L:G$AX5043_AGCMINMAX1NB$0$0:5133
L:G$AX5043_TIMEGAIN1NB$0$0:5134
L:G$AX5043_DRGAIN1NB$0$0:5135
L:G$AX5043_PHASEGAIN1NB$0$0:5136
L:G$AX5043_FREQUENCYGAINA1NB$0$0:5137
L:G$AX5043_FREQUENCYGAINB1NB$0$0:5138
L:G$AX5043_FREQUENCYGAINC1NB$0$0:5139
L:G$AX5043_FREQUENCYGAIND1NB$0$0:513A
L:G$AX5043_AMPLITUDEGAIN1NB$0$0:513B
L:G$AX5043_FREQDEV11NB$0$0:513C
L:G$AX5043_FREQDEV01NB$0$0:513D
L:G$AX5043_FOURFSK1NB$0$0:513E
L:G$AX5043_BBOFFSRES1NB$0$0:513F
L:G$AX5043_AGCGAIN2NB$0$0:5140
L:G$AX5043_AGCTARGET2NB$0$0:5141
L:G$AX5043_AGCAHYST2NB$0$0:5142
L:G$AX5043_AGCMINMAX2NB$0$0:5143
L:G$AX5043_TIMEGAIN2NB$0$0:5144
L:G$AX5043_DRGAIN2NB$0$0:5145
L:G$AX5043_PHASEGAIN2NB$0$0:5146
L:G$AX5043_FREQUENCYGAINA2NB$0$0:5147
L:G$AX5043_FREQUENCYGAINB2NB$0$0:5148
L:G$AX5043_FREQUENCYGAINC2NB$0$0:5149
L:G$AX5043_FREQUENCYGAIND2NB$0$0:514A
L:G$AX5043_AMPLITUDEGAIN2NB$0$0:514B
L:G$AX5043_FREQDEV12NB$0$0:514C
L:G$AX5043_FREQDEV02NB$0$0:514D
L:G$AX5043_FOURFSK2NB$0$0:514E
L:G$AX5043_BBOFFSRES2NB$0$0:514F
L:G$AX5043_AGCGAIN3NB$0$0:5150
L:G$AX5043_AGCTARGET3NB$0$0:5151
L:G$AX5043_AGCAHYST3NB$0$0:5152
L:G$AX5043_AGCMINMAX3NB$0$0:5153
L:G$AX5043_TIMEGAIN3NB$0$0:5154
L:G$AX5043_DRGAIN3NB$0$0:5155
L:G$AX5043_PHASEGAIN3NB$0$0:5156
L:G$AX5043_FREQUENCYGAINA3NB$0$0:5157
L:G$AX5043_FREQUENCYGAINB3NB$0$0:5158
L:G$AX5043_FREQUENCYGAINC3NB$0$0:5159
L:G$AX5043_FREQUENCYGAIND3NB$0$0:515A
L:G$AX5043_AMPLITUDEGAIN3NB$0$0:515B
L:G$AX5043_FREQDEV13NB$0$0:515C
L:G$AX5043_FREQDEV03NB$0$0:515D
L:G$AX5043_FOURFSK3NB$0$0:515E
L:G$AX5043_BBOFFSRES3NB$0$0:515F
L:G$AX5043_MODCFGFNB$0$0:5160
L:G$AX5043_FSKDEV2NB$0$0:5161
L:G$AX5043_FSKDEV1NB$0$0:5162
L:G$AX5043_FSKDEV0NB$0$0:5163
L:G$AX5043_MODCFGANB$0$0:5164
L:G$AX5043_TXRATE2NB$0$0:5165
L:G$AX5043_TXRATE1NB$0$0:5166
L:G$AX5043_TXRATE0NB$0$0:5167
L:G$AX5043_TXPWRCOEFFA1NB$0$0:5168
L:G$AX5043_TXPWRCOEFFA0NB$0$0:5169
L:G$AX5043_TXPWRCOEFFB1NB$0$0:516A
L:G$AX5043_TXPWRCOEFFB0NB$0$0:516B
L:G$AX5043_TXPWRCOEFFC1NB$0$0:516C
L:G$AX5043_TXPWRCOEFFC0NB$0$0:516D
L:G$AX5043_TXPWRCOEFFD1NB$0$0:516E
L:G$AX5043_TXPWRCOEFFD0NB$0$0:516F
L:G$AX5043_TXPWRCOEFFE1NB$0$0:5170
L:G$AX5043_TXPWRCOEFFE0NB$0$0:5171
L:G$AX5043_PLLVCOINB$0$0:5180
L:G$AX5043_PLLVCOIRNB$0$0:5181
L:G$AX5043_PLLLOCKDETNB$0$0:5182
L:G$AX5043_PLLRNGCLKNB$0$0:5183
L:G$AX5043_XTALCAPNB$0$0:5184
L:G$AX5043_BBTUNENB$0$0:5188
L:G$AX5043_BBOFFSCAPNB$0$0:5189
L:G$AX5043_PKTADDRCFGNB$0$0:5200
L:G$AX5043_PKTLENCFGNB$0$0:5201
L:G$AX5043_PKTLENOFFSETNB$0$0:5202
L:G$AX5043_PKTMAXLENNB$0$0:5203
L:G$AX5043_PKTADDR3NB$0$0:5204
L:G$AX5043_PKTADDR2NB$0$0:5205
L:G$AX5043_PKTADDR1NB$0$0:5206
L:G$AX5043_PKTADDR0NB$0$0:5207
L:G$AX5043_PKTADDRMASK3NB$0$0:5208
L:G$AX5043_PKTADDRMASK2NB$0$0:5209
L:G$AX5043_PKTADDRMASK1NB$0$0:520A
L:G$AX5043_PKTADDRMASK0NB$0$0:520B
L:G$AX5043_MATCH0PAT3NB$0$0:5210
L:G$AX5043_MATCH0PAT2NB$0$0:5211
L:G$AX5043_MATCH0PAT1NB$0$0:5212
L:G$AX5043_MATCH0PAT0NB$0$0:5213
L:G$AX5043_MATCH0LENNB$0$0:5214
L:G$AX5043_MATCH0MINNB$0$0:5215
L:G$AX5043_MATCH0MAXNB$0$0:5216
L:G$AX5043_MATCH1PAT1NB$0$0:5218
L:G$AX5043_MATCH1PAT0NB$0$0:5219
L:G$AX5043_MATCH1LENNB$0$0:521C
L:G$AX5043_MATCH1MINNB$0$0:521D
L:G$AX5043_MATCH1MAXNB$0$0:521E
L:G$AX5043_TMGTXBOOSTNB$0$0:5220
L:G$AX5043_TMGTXSETTLENB$0$0:5221
L:G$AX5043_TMGRXBOOSTNB$0$0:5223
L:G$AX5043_TMGRXSETTLENB$0$0:5224
L:G$AX5043_TMGRXOFFSACQNB$0$0:5225
L:G$AX5043_TMGRXCOARSEAGCNB$0$0:5226
L:G$AX5043_TMGRXAGCNB$0$0:5227
L:G$AX5043_TMGRXRSSINB$0$0:5228
L:G$AX5043_TMGRXPREAMBLE1NB$0$0:5229
L:G$AX5043_TMGRXPREAMBLE2NB$0$0:522A
L:G$AX5043_TMGRXPREAMBLE3NB$0$0:522B
L:G$AX5043_RSSIREFERENCENB$0$0:522C
L:G$AX5043_RSSIABSTHRNB$0$0:522D
L:G$AX5043_BGNDRSSIGAINNB$0$0:522E
L:G$AX5043_BGNDRSSITHRNB$0$0:522F
L:G$AX5043_PKTCHUNKSIZENB$0$0:5230
L:G$AX5043_PKTMISCFLAGSNB$0$0:5231
L:G$AX5043_PKTSTOREFLAGSNB$0$0:5232
L:G$AX5043_PKTACCEPTFLAGSNB$0$0:5233
L:G$AX5043_GPADCCTRLNB$0$0:5300
L:G$AX5043_GPADCPERIODNB$0$0:5301
L:G$AX5043_GPADC13VALUE1NB$0$0:5308
L:G$AX5043_GPADC13VALUE0NB$0$0:5309
L:G$AX5043_LPOSCCONFIGNB$0$0:5310
L:G$AX5043_LPOSCSTATUSNB$0$0:5311
L:G$AX5043_LPOSCKFILT1NB$0$0:5312
L:G$AX5043_LPOSCKFILT0NB$0$0:5313
L:G$AX5043_LPOSCREF1NB$0$0:5314
L:G$AX5043_LPOSCREF0NB$0$0:5315
L:G$AX5043_LPOSCFREQ1NB$0$0:5316
L:G$AX5043_LPOSCFREQ0NB$0$0:5317
L:G$AX5043_LPOSCPER1NB$0$0:5318
L:G$AX5043_LPOSCPER0NB$0$0:5319
L:G$AX5043_DACVALUE1NB$0$0:5330
L:G$AX5043_DACVALUE0NB$0$0:5331
L:G$AX5043_DACCONFIGNB$0$0:5332
L:G$AX5043_0xF00NB$0$0:5F00
L:G$AX5043_POWCTRL1NB$0$0:5F08
L:G$AX5043_0xF0CNB$0$0:5F0C
L:G$AX5043_REFNB$0$0:5F0D
L:G$AX5043_XTALOSCNB$0$0:5F10
L:G$AX5043_XTALAMPLNB$0$0:5F11
L:G$AX5043_0xF18NB$0$0:5F18
L:G$AX5043_0xF1CNB$0$0:5F1C
L:G$AX5043_0xF21NB$0$0:5F21
L:G$AX5043_0xF22NB$0$0:5F22
L:G$AX5043_0xF23NB$0$0:5F23
L:G$AX5043_0xF26NB$0$0:5F26
L:G$AX5043_0xF30NB$0$0:5F30
L:G$AX5043_0xF31NB$0$0:5F31
L:G$AX5043_0xF32NB$0$0:5F32
L:G$AX5043_0xF33NB$0$0:5F33
L:G$AX5043_0xF34NB$0$0:5F34
L:G$AX5043_0xF35NB$0$0:5F35
L:G$AX5043_0xF44NB$0$0:5F44
L:G$AX5043_MODCFGPNB$0$0:5F5F
L:G$INTCHGA$0$0:7000
L:G$INTCHGB$0$0:7001
L:G$INTCHGC$0$0:7002
L:G$EXTIRQ$0$0:7003
L:G$PINCHGA$0$0:7004
L:G$PINCHGB$0$0:7005
L:G$PINCHGC$0$0:7006
L:G$ANALOGA$0$0:7007
L:G$PALTA$0$0:7008
L:G$PALTB$0$0:7009
L:G$PALTC$0$0:700A
L:G$PINSEL$0$0:700B
L:G$GPIOENABLE$0$0:700C
L:G$DMA0ADDR$0$0:7010
L:G$DMA0ADDR0$0$0:7010
L:G$DMA0ADDR1$0$0:7011
L:G$DMA1ADDR$0$0:7012
L:G$DMA1ADDR0$0$0:7012
L:G$DMA1ADDR1$0$0:7013
L:G$DMA0CONFIG$0$0:7014
L:G$DMA1CONFIG$0$0:7015
L:G$ADCCH0VAL$0$0:7020
L:G$ADCCH0VAL0$0$0:7020
L:G$ADCCH0VAL1$0$0:7021
L:G$ADCCH1VAL$0$0:7022
L:G$ADCCH1VAL0$0$0:7022
L:G$ADCCH1VAL1$0$0:7023
L:G$ADCCH2VAL$0$0:7024
L:G$ADCCH2VAL0$0$0:7024
L:G$ADCCH2VAL1$0$0:7025
L:G$ADCCH3VAL$0$0:7026
L:G$ADCCH3VAL0$0$0:7026
L:G$ADCCH3VAL1$0$0:7027
L:G$ADCTUNE0$0$0:7028
L:G$ADCTUNE1$0$0:7029
L:G$ADCTUNE2$0$0:702A
L:G$ADCCALG00GAIN0$0$0:7030
L:G$ADCCALG00GAIN1$0$0:7031
L:G$ADCCALG01GAIN0$0$0:7032
L:G$ADCCALG01GAIN1$0$0:7033
L:G$ADCCALG10GAIN0$0$0:7034
L:G$ADCCALG10GAIN1$0$0:7035
L:G$ADCCALTEMPGAIN0$0$0:7038
L:G$ADCCALTEMPGAIN1$0$0:7039
L:G$ADCCALTEMPOFFS0$0$0:703A
L:G$ADCCALTEMPOFFS1$0$0:703B
L:G$RADIOFDATAADDR$0$0:7040
L:G$RADIOFDATAADDR0$0$0:7040
L:G$RADIOFDATAADDR1$0$0:7041
L:G$RADIOFSTATADDR$0$0:7042
L:G$RADIOFSTATADDR0$0$0:7042
L:G$RADIOFSTATADDR1$0$0:7043
L:G$RADIOMUX$0$0:7044
L:G$PALTRADIO$0$0:7046
L:G$OSCFORCERUN$0$0:7050
L:G$OSCRUN$0$0:7051
L:G$OSCREADY$0$0:7052
L:G$OSCCALIB$0$0:7053
L:G$LPXOSCGM$0$0:7054
L:G$LPOSCCONFIG$0$0:7060
L:G$LPOSCKFILT$0$0:7062
L:G$LPOSCKFILT0$0$0:7062
L:G$LPOSCKFILT1$0$0:7063
L:G$LPOSCREF$0$0:7064
L:G$LPOSCREF0$0$0:7064
L:G$LPOSCREF1$0$0:7065
L:G$LPOSCFREQ$0$0:7066
L:G$LPOSCFREQ0$0$0:7066
L:G$LPOSCFREQ1$0$0:7067
L:G$LPOSCPER$0$0:7068
L:G$LPOSCPER0$0$0:7068
L:G$LPOSCPER1$0$0:7069
L:G$FRCOSCCONFIG$0$0:7070
L:G$FRCOSCCTRL$0$0:7071
L:G$FRCOSCKFILT$0$0:7072
L:G$FRCOSCKFILT0$0$0:7072
L:G$FRCOSCKFILT1$0$0:7073
L:G$FRCOSCREF$0$0:7074
L:G$FRCOSCREF0$0$0:7074
L:G$FRCOSCREF1$0$0:7075
L:G$FRCOSCFREQ$0$0:7076
L:G$FRCOSCFREQ0$0$0:7076
L:G$FRCOSCFREQ1$0$0:7077
L:G$FRCOSCPER$0$0:7078
L:G$FRCOSCPER0$0$0:7078
L:G$FRCOSCPER1$0$0:7079
L:G$SCRATCH0$0$0:7084
L:G$SCRATCH1$0$0:7085
L:G$SCRATCH2$0$0:7086
L:G$SCRATCH3$0$0:7087
L:G$SILICONREV$0$0:7F00
L:G$MISCCTRL$0$0:7F01
L:G$POWCTRL0$0$0:7F10
L:G$POWCTRL1$0$0:7F11
L:G$REF$0$0:7F16
L:G$XTALOSC$0$0:7F18
L:G$XTALAMPL$0$0:7F19
L:G$XTALREADY$0$0:7F1A
L:G$DPTR0$0$0:8382
L:G$DPTR1$0$0:8584
L:G$NVADDR$0$0:9392
L:G$NVDATA$0$0:9594
L:G$T0CNT$0$0:9D9C
L:G$T0PERIOD$0$0:9F9E
L:G$T1CNT$0$0:A5A4
L:G$T1PERIOD$0$0:A7A6
L:G$T2CNT$0$0:ADAC
L:G$T2PERIOD$0$0:AFAE
L:G$RADIOADDR$0$0:B2B3
L:G$OC0COMP$0$0:BDBC
L:G$RADIOSTAT$0$0:BFBE
L:G$OC1COMP$0$0:C5C4
L:G$IC0CAPT$0$0:CFCE
L:G$IC1CAPT$0$0:D7D6
L:G$WTCNTA$0$0:F3F2
L:G$WTEVTA$0$0:F5F4
L:G$WTEVTB$0$0:F7F6
L:G$WTCNTB$0$0:FBFA
L:Fdisplay_com0$flash_calsector$0$0:FC00
L:Fflashcal$flash_calsector$0$0:FC00
L:Fmain$flash_calsector$0$0:FC00
L:Fmisc$flash_calsector$0$0:FC00
L:Fdisplay_com0$flash_deviceid$0$0:FC06
L:Fflashcal$flash_deviceid$0$0:FC06
L:Fmain$flash_deviceid$0$0:FC06
L:Fmisc$flash_deviceid$0$0:FC06
L:G$WTEVTC$0$0:FDFC
L:G$WTEVTD$0$0:FFFE
L:G$RADIODATA$0$0:B5B6B7
L:G$axradio_mode$0$0:8
L:G$axradio_trxstate$0$0:9
L:Leasyax5043.aligned_alloc$size$1$210:A
L:Leasyax5043.axradio_init$i$1$657:C
L:Leasyax5043.axradio_init$vcoisave$3$687:D
L:Leasyax5043.axradio_init$j$3$687:E
L:Leasyax5043.axradio_init$f$5$690:F
L:Leasyax5043.axradio_init$sloc0$1$0:13
L:Leasyax5043.axradio_transmit$pkt$1$806:15
L:Leasyax5043.axradio_transmit$pktlen$1$806:18
L:Flcd2init$fifotxwr$0$0:1A
L:Flcd2init$fifotxrd$0$0:1B
L:Fdbglink$dbglink_fiforxwr$0$0:1C
L:Fdbglink$dbglink_fiforxrd$0$0:1D
L:Fdbglink$dbglink_fifotxwr$0$0:1E
L:Fdbglink$dbglink_fifotxrd$0$0:1F
L:G$init_synth_only_once$0$0:22
L:G$pkt_counter$0$0:23
L:G$coldstart$0$0:25
L:Lmain.si_write_reg$data$1$404:26
L:Lmain.main$saved_button_state$1$436:2A
L:Fuart0init$uart0_fiforxwr$0$0:2C
L:Fuart0init$uart0_fiforxrd$0$0:2D
L:Fuart0init$uart0_fifotxwr$0$0:2E
L:Fuart0init$uart0_fifotxrd$0$0:2F
L:Fuart1init$uart1_fiforxwr$0$0:30
L:Fuart1init$uart1_fiforxrd$0$0:31
L:Fuart1init$uart1_fifotxwr$0$0:32
L:Fuart1init$uart1_fifotxrd$0$0:33
L:Leasyax5043.axradio_set_channel$rng$1$766:34
L:Luart0init.uart0_init$wl$1$115:34
L:Luart1init.uart1_init$wl$1$115:34
L:Luart0init.uart0_init$stop$1$115:35
L:Luart1init.uart1_init$stop$1$115:35
L:G$_start__stack$0$0:3F
L:G$axradio_phy_chanpllrng$0$0:1
L:G$axradio_phy_chanvcoi$0$0:3
L:G$axradio_syncstate$0$0:4
L:G$axradio_txbuffer_len$0$0:5
L:G$axradio_txbuffer_cnt$0$0:7
L:G$axradio_curchannel$0$0:9
L:G$axradio_curfreqoffset$0$0:A
L:G$axradio_ack_count$0$0:E
L:G$axradio_ack_seqnr$0$0:F
L:G$axradio_sync_time$0$0:10
L:G$axradio_sync_periodcorr$0$0:14
L:G$axradio_timeanchor$0$0:16
L:G$axradio_localaddr$0$0:1E
L:G$axradio_default_remoteaddr$0$0:28
L:G$axradio_txbuffer$0$0:2D
L:G$axradio_rxbuffer$0$0:131
L:G$axradio_cb_receive$0$0:235
L:G$axradio_cb_receivesfd$0$0:259
L:G$axradio_cb_channelstate$0$0:263
L:G$axradio_cb_transmitstart$0$0:270
L:G$axradio_cb_transmitend$0$0:27A
L:G$axradio_cb_transmitdata$0$0:284
L:G$axradio_timer$0$0:28E
L:Fmisc$delaymstimer$0$0:296
L:G$wakeup_desc$0$0:29E
L:Lmain.transmit_packet$demo_packet_$1$366:2A6
L:G$wtimer_state$0$0:396
L:G$wtimer_pending$0$0:3A6
L:G$f30_saved$0$0:5A8
L:G$f31_saved$0$0:5A9
L:G$f32_saved$0$0:5AA
L:G$f33_saved$0$0:5AB
L:G$radio_lcd_display$0$0:5AC
L:G$radio_not_found_lcd_display$0$0:5BA
L:C$wtimer.c$63$1$71:B1
L:C$wtimer.c$65$1$71:B1
L:G$wtimer_irq$0$0:B1
L:XFwtimer$dummy0$0$0:B1
L:C$wtimer.c$67$1$71:D0
L:C$wtimer.c$68$1$71:D2
L:C$wtimer.c$69$1$73:D4
L:C$wtimer.c$70$1$73:D7
L:C$wtimer.c$71$2$74:DB
L:C$wtimer.c$72$2$74:E2
L:C$wtimer.c$73$2$74:E9
L:C$wtimer.c$75$1$73:ED
L:C$wtimer.c$76$2$75:F1
L:C$wtimer.c$77$2$75:F6
L:C$wtimer.c$78$2$75:FB
L:C$wtimer.c$80$1$73:FD
L:C$wtimer.c$81$1$73:11B
L:XG$wtimer_irq$0$0:11B
L:C$wtimer.c$368$1$90:11C
L:C$wtimer.c$371$1$90:11C
L:C$wtimer.c$474$1$92:11C
L:C$wtimer.c$83$1$73:11C
L:C$wtimer.c$87$1$77:11C
L:Fwtimer$dummy1$0$0:11C
L:G$wtimer0_schedq$0$0:11C
L:XFwtimer$dummy2$0$0:11C
L:C$wtimer.c$475$1$92:197
L:XG$wtimer0_schedq$0$0:197
L:C$wtimer.c$478$1$92:198
L:C$wtimer.c$515$1$94:198
L:G$wtimer0_update$0$0:198
L:C$wtimer.c$516$1$94:1C4
L:C$wtimer.c$518$1$94:1C4
L:C$wtimer.c$522$1$96:1C4
L:C$wtimer.c$621$1$100:1C4
L:C$wtimer.c$624$1$100:1C4
L:C$wtimer.c$727$1$102:1C4
L:Fwtimer$dummy3$0$0:1C4
L:G$wtimer1_schedq$0$0:1C4
L:XFwtimer$dummy4$0$0:1C4
L:XG$wtimer0_update$0$0:1C4
L:C$wtimer.c$728$1$102:23F
L:XG$wtimer1_schedq$0$0:23F
L:C$wtimer.c$731$1$102:240
L:C$wtimer.c$768$1$104:240
L:G$wtimer1_update$0$0:240
L:C$dbglink.c$63$1$70:26C
L:C$dbglink.c$67$1$70:26C
L:C$dbglink.c$86$1$73:26C
L:C$wtimer.c$769$1$104:26C
L:C$wtimer.c$771$1$104:26C
L:C$wtimer.c$775$1$106:26C
L:Fwtimer$dummy5$0$0:26C
L:G$dbglink_irq$0$0:26C
L:XFdbglink$dummy0$0$0:26C
L:XG$wtimer1_update$0$0:26C
L:C$dbglink.c$114$1$75:28E
L:C$dbglink.c$87$1$73:28E
L:C$dbglink.c$89$1$73:28E
L:G$dbglink_poll$0$0:28E
L:XG$dbglink_irq$0$0:28E
L:C$uart0init.c$135$1$75:2A3
L:C$uart0init.c$139$1$75:2A3
L:C$uart0init.c$158$1$78:2A3
L:G$uart0_irq$0$0:2A3
L:XFuart0init$dummy0$0$0:2A3
L:C$uart0init.c$159$1$78:2C5
L:C$uart0init.c$161$1$78:2C5
L:C$uart0init.c$186$1$80:2C5
L:G$uart0_poll$0$0:2C5
L:XG$uart0_irq$0$0:2C5
L:C$uart1init.c$135$1$75:2DA
L:C$uart1init.c$139$1$75:2DA
L:C$uart1init.c$158$1$78:2DA
L:G$uart1_irq$0$0:2DA
L:XFuart1init$dummy0$0$0:2DA
L:C$uart1init.c$159$1$78:2FC
L:C$uart1init.c$161$1$78:2FC
L:C$uart1init.c$186$1$80:2FC
L:G$uart1_poll$0$0:2FC
L:XG$uart1_irq$0$0:2FC
L:C$sleepcont.c$103$1$41:32E
L:XFsleepcont$dummy$0$0:32E
L:C$easyax5043.c$74$1$876:384
L:C$easyax5043.c$75$1$876:387
L:C$main.c$368$1$436:38A
L:C$main.c$78$1$436:38D
L:C$main.c$80$1$436:390
L:C$main.c$81$1$436:395
L:C$config.c$12$0$0:39B
L:C$config.c$14$2$171:39B
L:G$ax5043_set_registers$0$0:39B
L:C$config.c$15$2$172:3A1
L:C$config.c$16$2$173:3A6
L:C$config.c$17$2$174:3AC
L:C$config.c$18$2$175:3B2
L:C$config.c$19$2$176:3B7
L:C$config.c$20$2$177:3BB
L:C$config.c$21$2$178:3BF
L:C$config.c$22$2$179:3C3
L:C$config.c$23$2$180:3C8
L:C$config.c$24$2$181:3CE
L:C$config.c$25$2$182:3D4
L:C$config.c$26$2$183:3DA
L:C$config.c$27$2$184:3DF
L:C$config.c$28$2$185:3E5
L:C$config.c$29$2$186:3EB
L:C$config.c$30$2$187:3F0
L:C$config.c$31$2$188:3F4
L:C$config.c$32$2$189:3F8
L:C$config.c$33$2$190:3FE
L:C$config.c$34$2$191:404
L:C$config.c$35$2$192:40A
L:C$config.c$36$2$193:40F
L:C$config.c$37$2$194:415
L:C$config.c$38$2$195:41B
L:C$config.c$39$2$196:421
L:C$config.c$40$2$197:426
L:C$config.c$41$2$198:42C
L:C$config.c$42$2$199:432
L:C$config.c$43$2$200:438
L:C$config.c$44$2$201:43E
L:C$config.c$45$2$202:444
L:C$config.c$46$2$203:44A
L:C$config.c$47$2$204:450
L:C$config.c$48$2$205:456
L:C$config.c$49$2$206:45C
L:C$config.c$50$2$207:460
L:C$config.c$51$2$208:464
L:C$config.c$52$2$209:469
L:C$config.c$53$2$210:46D
L:C$config.c$54$2$211:471
L:C$config.c$55$2$212:477
L:C$config.c$56$2$213:47D
L:C$config.c$57$2$214:482
L:C$config.c$58$2$215:486
L:C$config.c$59$2$216:48C
L:C$config.c$60$2$217:492
L:C$config.c$61$2$218:498
L:C$config.c$62$2$219:49E
L:C$config.c$63$2$220:4A4
L:C$config.c$64$2$221:4AA
L:C$config.c$65$2$222:4AE
L:C$config.c$66$2$223:4B2
L:C$config.c$67$2$224:4B7
L:C$config.c$68$2$225:4BD
L:C$config.c$69$2$226:4C3
L:C$config.c$70$2$227:4C8
L:C$config.c$71$2$228:4CD
L:C$config.c$72$2$229:4D3
L:C$config.c$73$2$230:4D8
L:C$config.c$74$2$231:4DC
L:C$config.c$75$2$232:4E2
L:C$config.c$76$2$233:4E8
L:C$config.c$77$2$234:4EE
L:C$config.c$78$2$235:4F4
L:C$config.c$79$2$236:4FA
L:C$config.c$80$2$237:500
L:C$config.c$81$2$238:504
L:C$config.c$82$2$239:50A
L:C$config.c$83$2$240:50F
L:C$config.c$84$2$241:515
L:C$config.c$85$2$242:51B
L:C$config.c$86$2$243:520
L:C$config.c$87$2$244:524
L:C$config.c$88$2$245:528
L:C$config.c$89$2$246:52E
L:C$config.c$90$2$247:534
L:C$config.c$91$2$248:53A
L:C$config.c$92$2$249:53F
L:C$config.c$93$2$250:545
L:C$config.c$94$2$251:54B
L:C$config.c$95$2$252:551
L:C$config.c$96$2$253:556
L:C$config.c$97$2$254:55C
L:C$config.c$98$2$255:562
L:C$config.c$99$2$256:568
L:C$config.c$100$2$257:56E
L:C$config.c$101$2$258:574
L:C$config.c$102$2$259:579
L:C$config.c$103$2$260:57F
L:C$config.c$104$2$261:583
L:C$config.c$105$2$262:589
L:C$config.c$106$2$263:58F
L:C$config.c$107$2$264:595
L:C$config.c$108$2$265:59B
L:C$config.c$109$2$266:5A1
L:C$config.c$110$2$267:5A5
L:C$config.c$111$2$268:5AB
L:C$config.c$112$2$269:5AF
L:C$config.c$113$2$270:5B5
L:C$config.c$114$2$271:5BB
L:C$config.c$115$2$272:5C1
L:C$config.c$116$2$273:5C7
L:C$config.c$117$2$274:5CC
L:C$config.c$118$2$275:5D2
L:C$config.c$119$2$276:5D8
L:C$config.c$120$2$277:5DE
L:C$config.c$121$2$278:5E4
L:C$config.c$122$2$279:5E9
L:C$config.c$123$2$280:5EF
L:C$config.c$124$2$281:5F5
L:C$config.c$125$2$282:5FA
L:C$config.c$126$2$283:5FE
L:C$config.c$127$2$284:602
L:C$config.c$128$2$285:608
L:C$config.c$129$2$286:60D
L:C$config.c$130$2$287:612
L:C$config.c$131$2$288:618
L:C$config.c$132$2$289:61E
L:C$config.c$133$2$290:624
L:C$config.c$134$2$291:62A
L:C$config.c$135$2$292:630
L:C$config.c$136$2$293:636
L:C$config.c$137$2$294:63C
L:C$config.c$138$1$170:642
L:XG$ax5043_set_registers$0$0:642
L:C$config.c$141$1$170:643
L:C$config.c$143$2$297:643
L:G$ax5043_set_registers_tx$0$0:643
L:C$config.c$144$2$298:649
L:C$config.c$145$2$299:64F
L:C$config.c$146$2$300:655
L:C$config.c$147$2$301:65A
L:C$config.c$148$2$302:660
L:C$config.c$149$1$296:666
L:XG$ax5043_set_registers_tx$0$0:666
L:C$config.c$152$1$296:667
L:C$config.c$154$2$305:667
L:G$ax5043_set_registers_rx$0$0:667
L:C$config.c$155$2$306:66D
L:C$config.c$156$2$307:673
L:C$config.c$157$2$308:679
L:C$config.c$158$2$309:67E
L:C$config.c$159$2$310:684
L:C$config.c$160$1$304:68A
L:XG$ax5043_set_registers_rx$0$0:68A
L:C$config.c$163$1$304:68B
L:C$config.c$165$2$313:68B
L:G$ax5043_set_registers_rxwor$0$0:68B
L:C$config.c$166$2$314:691
L:C$config.c$167$2$315:697
L:C$config.c$168$1$312:69D
L:XG$ax5043_set_registers_rxwor$0$0:69D
L:C$config.c$171$1$312:69E
L:C$config.c$173$2$318:69E
L:G$ax5043_set_registers_rxcont$0$0:69E
L:C$config.c$174$2$319:6A3
L:C$config.c$175$2$320:6A7
L:C$config.c$176$1$317:6AB
L:XG$ax5043_set_registers_rxcont$0$0:6AB
L:C$config.c$179$1$317:6AC
L:C$config.c$181$2$323:6AC
L:G$ax5043_set_registers_rxcont_singleparamset$0$0:6AC
L:C$config.c$182$2$324:6B2
L:C$config.c$183$2$325:6B7
L:C$config.c$184$2$326:6BB
L:C$config.c$185$1$322:6C1
L:XG$ax5043_set_registers_rxcont_singleparamset$0$0:6C1
L:C$config.c$189$1$322:6C2
L:C$config.c$194$1$328:6C2
L:G$axradio_setup_pincfg1$0$0:6C2
L:C$config.c$197$1$328:6C7
L:XG$axradio_setup_pincfg1$0$0:6C7
L:C$config.c$199$1$328:6C8
L:C$config.c$204$1$330:6C8
L:G$axradio_setup_pincfg2$0$0:6C8
L:C$config.c$207$1$330:6D0
L:XG$axradio_setup_pincfg2$0$0:6D0
L:C$config.c$612$1$330:6D1
L:C$config.c$618$1$332:6D1
L:G$axradio_conv_freq_fromhz$0$0:6D1
L:C$config.c$619$1$332:7B1
L:XG$axradio_conv_freq_fromhz$0$0:7B1
L:C$config.c$624$1$332:7B2
L:C$config.c$630$1$334:7B2
L:G$axradio_conv_freq_tohz$0$0:7B2
L:C$config.c$631$1$334:848
L:XG$axradio_conv_freq_tohz$0$0:848
L:C$config.c$638$1$334:849
L:C$config.c$644$1$336:849
L:G$axradio_conv_freq_fromreg$0$0:849
L:C$config.c$645$1$336:89A
L:XG$axradio_conv_freq_fromreg$0$0:89A
L:C$config.c$650$1$336:89B
L:G$axradio_conv_timeinterval_totimer0$0$0:89B
L:C$config.c$657$1$338:8A2
L:C$config.c$658$1$338:8CE
L:C$config.c$659$1$338:8D6
L:C$config.c$660$1$338:8FD
L:C$config.c$661$1$338:909
L:C$config.c$662$1$338:925
L:C$config.c$663$1$338:932
L:C$config.c$664$1$338:95E
L:C$config.c$665$1$338:969
L:C$config.c$666$1$338:96F
L:XG$axradio_conv_timeinterval_totimer0$0$0:96F
L:C$config.c$668$1$338:970
L:C$config.c$670$1$340:970
L:C$config.c$671$1$340:970
L:G$axradio_byteconv$0$0:970
L:XG$axradio_byteconv$0$0:970
L:C$config.c$674$1$340:971
L:G$axradio_byteconv_buffer$0$0:971
L:C$config.c$676$1$340:978
L:XG$axradio_byteconv_buffer$0$0:978
L:C$config.c$678$1$340:979
L:G$axradio_framing_check_crc$0$0:979
L:C$config.c$680$1$344:982
L:C$config.c$681$1$344:9B1
L:C$config.c$682$1$344:9B6
L:C$config.c$683$1$344:9C2
L:XG$axradio_framing_check_crc$0$0:9C2
L:C$config.c$685$1$344:9C3
L:G$axradio_framing_append_crc$0$0:9C3
L:C$config.c$688$1$346:9CC
L:C$config.c$689$1$346:9FF
L:C$config.c$690$1$346:A0B
L:C$config.c$691$1$346:A19
L:C$config.c$692$1$346:A22
L:C$config.c$693$1$346:A30
L:XG$axradio_framing_append_crc$0$0:A30
L:C$easyax5043.c$276$0$0:A31
L:C$libmftypes.h$351$4$342:A31
L:Feasyax5043$update_timeanchor$0$0:A31
L:C$libmftypes.h$352$4$342:A36
L:C$easyax5043.c$280$1$339:A38
L:C$easyax5043.c$281$1$339:A54
L:C$libmftypes.h$358$4$345:A6F
L:C$easyax5043.c$282$3$344:A72
L:C$easyax5043.c$283$3$344:A72
L:XFeasyax5043$update_timeanchor$0$0:A72
L:C$easyax5043.c$285$3$344:A73
L:G$axradio_conv_time_totimer0$0$0:A73
L:C$easyax5043.c$287$1$347:A7A
L:C$easyax5043.c$288$1$347:A94
L:C$easyax5043.c$289$1$347:AA7
L:C$easyax5043.c$290$1$347:AC0
L:C$easyax5043.c$291$1$347:AC6
L:XG$axradio_conv_time_totimer0$0$0:AC6
L:C$easyax5043.c$293$1$347:AC7
L:C$easyax5043.c$295$1$349:AC7
L:Feasyax5043$ax5043_init_registers_common$0$0:AC7
L:C$easyax5043.c$296$1$349:ADE
L:C$easyax5043.c$297$1$349:AE2
L:C$easyax5043.c$298$1$349:AE7
L:C$easyax5043.c$299$2$350:AEF
L:C$easyax5043.c$301$1$349:AF7
L:C$easyax5043.c$302$1$349:B01
L:C$easyax5043.c$303$1$349:B08
L:C$easyax5043.c$304$2$352:B0C
L:C$easyax5043.c$305$1$349:B11
L:C$easyax5043.c$306$1$349:B14
L:XFeasyax5043$ax5043_init_registers_common$0$0:B14
L:C$easyax5043.c$308$1$349:B15
L:C$easyax5043.c$310$1$354:B15
L:G$ax5043_init_registers_tx$0$0:B15
L:C$easyax5043.c$311$1$354:B18
L:C$easyax5043.c$312$1$354:B1B
L:XG$ax5043_init_registers_tx$0$0:B1B
L:C$easyax5043.c$314$1$354:B1C
L:C$easyax5043.c$316$1$356:B1C
L:G$ax5043_init_registers_rx$0$0:B1C
L:C$easyax5043.c$317$1$356:B1F
L:C$easyax5043.c$318$1$356:B22
L:XG$ax5043_init_registers_rx$0$0:B22
L:C$easyax5043.c$320$1$356:B23
L:C$easyax5043.c$324$1$358:B23
L:Feasyax5043$receive_isr$0$0:B23
L:C$easyax5043.c$326$1$358:B28
L:C$easyax5043.c$327$1$358:B2D
L:C$easyax5043.c$329$2$359:B34
L:C$easyax5043.c$330$2$359:B37
L:C$easyax5043.c$331$3$360:B3E
L:C$easyax5043.c$332$3$360:B44
L:C$easyax5043.c$333$3$360:B49
L:C$easyax5043.c$334$3$360:B65
L:C$easyax5043.c$346$1$358:B6B
L:C$easyax5043.c$347$2$361:B76
L:C$easyax5043.c$348$2$361:B7B
L:C$easyax5043.c$349$2$361:B84
L:C$easyax5043.c$350$2$361:B87
L:C$easyax5043.c$351$2$361:B8C
L:C$easyax5043.c$352$2$361:B8F
L:C$easyax5043.c$353$3$362:BB5
L:C$easyax5043.c$354$3$362:BB5
L:C$easyax5043.c$357$3$362:BB8
L:C$easyax5043.c$358$3$362:BBC
L:C$easyax5043.c$359$3$362:BBD
L:C$easyax5043.c$360$3$362:BCE
L:C$easyax5043.c$361$4$363:BDA
L:C$easyax5043.c$362$4$363:BE2
L:C$easyax5043.c$363$4$363:BEA
L:C$easyax5043.c$364$4$363:BF2
L:C$easyax5043.c$366$3$362:BFB
L:C$easyax5043.c$367$3$362:C02
L:C$easyax5043.c$368$3$362:C07
L:C$easyax5043.c$369$3$362:C0C
L:C$easyax5043.c$370$3$362:C13
L:C$easyax5043.c$371$3$362:C1D
L:C$easyax5043.c$372$3$362:C22
L:C$easyax5043.c$373$3$362:C2C
L:C$easyax5043.c$374$4$366:C39
L:C$easyax5043.c$375$4$366:C43
L:C$easyax5043.c$377$5$367:C4F
L:C$easyax5043.c$378$5$367:C53
L:C$easyax5043.c$380$4$366:C71
L:C$easyax5043.c$381$5$368:C78
L:C$easyax5043.c$383$5$369:C9B
L:C$easyax5043.c$385$4$366:CB9
L:C$easyax5043.c$386$4$366:CBF
L:C$easyax5043.c$388$3$362:CC2
L:C$easyax5043.c$389$3$362:CD7
L:C$easyax5043.c$391$4$370:CDC
L:C$easyax5043.c$393$4$371:CE6
L:C$easyax5043.c$394$4$371:CE9
L:C$easyax5043.c$395$4$371:CF4
L:C$easyax5043.c$396$4$371:CFA
L:C$easyax5043.c$397$4$371:D01
L:C$easyax5043.c$398$4$371:D0B
L:C$easyax5043.c$400$3$362:D11
L:C$easyax5043.c$402$3$362:D14
L:C$easyax5043.c$403$3$362:D14
L:C$easyax5043.c$405$3$362:D26
L:C$easyax5043.c$406$3$362:D2B
L:C$easyax5043.c$407$3$362:D2E
L:C$easyax5043.c$408$3$362:D37
L:C$easyax5043.c$409$3$362:D42
L:C$easyax5043.c$410$3$362:D47
L:C$easyax5043.c$411$3$362:D4F
L:C$easyax5043.c$412$3$362:D58
L:C$easyax5043.c$414$3$362:D5B
L:C$easyax5043.c$415$3$362:D5B
L:C$easyax5043.c$417$3$362:D6D
L:C$easyax5043.c$418$3$362:D75
L:C$easyax5043.c$419$3$362:D7D
L:C$easyax5043.c$420$3$362:DA8
L:C$easyax5043.c$422$3$362:DAB
L:C$easyax5043.c$423$3$362:DAB
L:C$easyax5043.c$426$4$372:DB3
L:C$easyax5043.c$427$4$372:DB7
L:C$easyax5043.c$429$3$362:DD5
L:C$easyax5043.c$431$3$362:DD8
L:C$easyax5043.c$432$3$362:DD8
L:C$easyax5043.c$436$3$362:DE0
L:C$easyax5043.c$437$3$362:DE5
L:C$easyax5043.c$438$3$362:DED
L:C$easyax5043.c$439$3$362:DF5
L:C$easyax5043.c$440$3$362:DFE
L:C$easyax5043.c$442$3$362:E01
L:C$easyax5043.c$443$3$362:E01
L:C$easyax5043.c$445$3$362:E07
L:C$easyax5043.c$446$3$362:E0C
L:C$easyax5043.c$447$3$362:E12
L:C$easyax5043.c$449$4$373:E17
L:C$easyax5043.c$450$4$373:E1B
L:C$easyax5043.c$451$4$373:E3A
L:C$easyax5043.c$453$3$362:E54
L:C$easyax5043.c$454$3$362:E70
L:C$easyax5043.c$455$3$362:E78
L:C$easyax5043.c$460$3$362:E79
L:C$easyax5043.c$461$3$362:E79
L:C$easyax5043.c$464$1$358:E7F
L:C$easyax5043.c$465$4$374:E7F
L:C$easyax5043.c$467$3$362:E83
L:C$easyax5043.c$469$1$358:E85
L:C$easyax5043.c$471$1$358:E88
L:XFeasyax5043$receive_isr$0$0:E88
L:C$easyax5043.c$473$1$358:E89
L:C$easyax5043.c$476$2$377:E89
L:C$easyax5043.c$612$7$395:E89
L:Feasyax5043$transmit_isr$0$0:E89
L:C$easyax5043.c$477$2$377:E8E
L:C$easyax5043.c$478$2$377:E94
L:C$easyax5043.c$479$2$377:E96
L:C$easyax5043.c$480$3$378:EAC
L:C$easyax5043.c$481$3$378:EAC
L:C$easyax5043.c$482$4$379:EB7
L:C$easyax5043.c$483$4$379:EBA
L:C$easyax5043.c$484$4$379:EC6
L:C$easyax5043.c$486$4$379:EDA
L:C$easyax5043.c$487$4$379:EEC
L:C$easyax5043.c$489$3$378:EEE
L:C$easyax5043.c$491$3$378:EF6
L:C$easyax5043.c$492$3$378:EF8
L:C$easyax5043.c$493$3$378:F01
L:C$easyax5043.c$494$3$378:F03
L:C$easyax5043.c$495$3$378:F1A
L:C$easyax5043.c$496$4$380:F20
L:C$easyax5043.c$497$4$381:F26
L:C$easyax5043.c$498$4$382:F2F
L:C$easyax5043.c$499$4$383:F34
L:C$easyax5043.c$500$3$378:F3E
L:C$easyax5043.c$503$3$378:F41
L:C$easyax5043.c$504$3$378:F41
L:C$easyax5043.c$505$4$384:F4F
L:C$easyax5043.c$507$4$384:F57
L:C$easyax5043.c$509$6$386:F5F
L:C$easyax5043.c$510$6$387:F5F
L:C$easyax5043.c$511$5$385:F68
L:C$easyax5043.c$512$5$385:F6F
L:C$easyax5043.c$514$6$388:F77
L:C$easyax5043.c$515$6$388:F8B
L:C$easyax5043.c$518$6$389:F9D
L:C$easyax5043.c$519$6$389:FB9
L:C$easyax5043.c$521$5$385:FC9
L:C$easyax5043.c$527$4$384:FCE
L:C$easyax5043.c$529$5$384:FE3
L:C$easyax5043.c$530$5$391:FE3
L:C$easyax5043.c$532$5$391:FEB
L:C$easyax5043.c$533$5$391:FEE
L:C$easyax5043.c$534$6$392:FF2
L:C$easyax5043.c$535$6$393:1001
L:C$easyax5043.c$536$1$376:100E
L:C$easyax5043.c$538$7$395:1015
L:C$easyax5043.c$536$5$391:101F
L:C$easyax5043.c$545$4$384:1022
L:C$easyax5043.c$546$4$384:1025
L:C$easyax5043.c$548$3$378:1028
L:C$easyax5043.c$550$3$378:1030
L:C$easyax5043.c$551$3$378:1032
L:C$easyax5043.c$552$3$378:103B
L:C$easyax5043.c$553$3$378:104D
L:C$easyax5043.c$554$4$396:1050
L:C$easyax5043.c$555$5$397:1074
L:C$easyax5043.c$556$5$398:107A
L:C$easyax5043.c$557$5$399:1083
L:C$easyax5043.c$558$5$400:1088
L:C$easyax5043.c$559$4$396:1092
L:C$easyax5043.c$562$4$378:1095
L:C$easyax5043.c$563$4$401:109B
L:C$easyax5043.c$564$4$401:10A4
L:C$easyax5043.c$565$5$402:10AB
L:C$easyax5043.c$566$5$403:10AB
L:C$easyax5043.c$567$4$401:10B4
L:C$easyax5043.c$569$5$404:10BC
L:C$easyax5043.c$570$5$404:10D1
L:C$easyax5043.c$573$5$405:10E3
L:C$easyax5043.c$574$5$405:10FF
L:C$easyax5043.c$576$4$401:110F
L:C$easyax5043.c$578$3$378:1114
L:C$easyax5043.c$580$3$378:1117
L:C$easyax5043.c$581$3$378:1117
L:C$easyax5043.c$584$4$378:111F
L:C$easyax5043.c$585$4$407:1121
L:C$easyax5043.c$586$4$407:112D
L:C$easyax5043.c$588$5$408:112F
L:C$easyax5043.c$589$5$408:1146
L:C$easyax5043.c$590$5$408:1149
L:C$easyax5043.c$591$6$409:1154
L:C$easyax5043.c$592$6$409:1156
L:C$easyax5043.c$595$4$407:1159
L:C$easyax5043.c$597$5$410:115C
L:C$easyax5043.c$598$5$411:1162
L:C$easyax5043.c$599$5$412:1168
L:C$easyax5043.c$600$4$407:116D
L:C$easyax5043.c$601$4$407:1194
L:C$easyax5043.c$602$4$407:11A8
L:C$easyax5043.c$603$4$407:11AC
L:C$easyax5043.c$607$3$378:11AC
L:C$easyax5043.c$608$3$378:11AC
L:C$easyax5043.c$611$1$376:11AC
L:C$easyax5043.c$612$1$376:11AF
L:C$easyax5043.c$613$2$413:11B2
L:C$easyax5043.c$614$2$414:11B8
L:C$easyax5043.c$616$1$376:11BE
L:C$easyax5043.c$617$1$376:11C4
L:XFeasyax5043$transmit_isr$0$0:11C4
L:C$easyax5043.c$620$1$376:11C5
L:G$axradio_isr$0$0:11C5
L:C$easyax5043.c$633$1$417:11E4
L:C$easyax5043.c$634$2$418:1221
L:C$easyax5043.c$635$2$418:1221
L:C$easyax5043.c$636$3$420:1226
L:C$easyax5043.c$637$2$418:122A
L:C$easyax5043.c$639$2$418:122D
L:C$easyax5043.c$640$3$421:122D
L:C$easyax5043.c$641$2$418:1232
L:C$easyax5043.c$642$2$418:1235
L:C$easyax5043.c$644$2$418:1238
L:C$easyax5043.c$645$3$422:1238
L:C$easyax5043.c$646$2$418:123D
L:C$easyax5043.c$647$2$418:1240
L:C$easyax5043.c$649$2$418:1243
L:C$easyax5043.c$650$3$423:1243
L:C$easyax5043.c$651$2$418:1248
L:C$easyax5043.c$652$2$418:124B
L:C$easyax5043.c$654$2$418:124E
L:C$easyax5043.c$655$2$418:124E
L:C$easyax5043.c$656$3$424:1252
L:C$easyax5043.c$657$3$425:1258
L:C$easyax5043.c$658$3$426:125D
L:C$easyax5043.c$659$2$418:1263
L:C$easyax5043.c$661$2$418:1266
L:C$easyax5043.c$662$4$428:1271
L:C$easyax5043.c$663$4$429:1271
L:C$easyax5043.c$664$4$430:1271
L:C$easyax5043.c$665$4$431:127C
L:C$easyax5043.c$672$2$418:1282
L:C$easyax5043.c$673$3$432:1285
L:C$easyax5043.c$674$2$418:128B
L:C$easyax5043.c$675$2$418:128E
L:C$easyax5043.c$676$2$418:1294
L:C$easyax5043.c$678$3$433:129E
L:C$easyax5043.c$679$3$433:129E
L:C$easyax5043.c$680$4$434:12AF
L:C$easyax5043.c$681$4$434:12B5
L:C$easyax5043.c$684$3$433:12B5
L:C$easyax5043.c$685$3$433:12B7
L:C$easyax5043.c$687$2$418:12BC
L:C$easyax5043.c$688$2$418:12BC
L:C$easyax5043.c$689$2$418:12D8
L:C$easyax5043.c$690$2$418:12DE
L:C$easyax5043.c$692$2$418:12E1
L:C$easyax5043.c$693$2$418:12E1
L:C$easyax5043.c$694$2$418:12E1
L:C$easyax5043.c$695$2$418:12E1
L:C$easyax5043.c$696$2$418:12E4
L:C$easyax5043.c$698$2$418:12E7
L:C$easyax5043.c$699$2$418:12E7
L:C$easyax5043.c$700$2$418:12EB
L:C$easyax5043.c$701$2$418:12F4
L:C$easyax5043.c$703$3$435:12F4
L:C$easyax5043.c$704$2$418:12F9
L:C$easyax5043.c$705$3$436:1327
L:C$easyax5043.c$706$3$436:1327
L:C$easyax5043.c$707$3$436:132A
L:C$easyax5043.c$708$3$436:132D
L:C$easyax5043.c$710$3$436:1330
L:C$easyax5043.c$711$3$436:1330
L:C$easyax5043.c$712$4$437:1338
L:C$easyax5043.c$713$4$437:133B
L:C$easyax5043.c$714$4$437:133E
L:C$easyax5043.c$716$3$436:133E
L:C$easyax5043.c$717$3$436:1340
L:C$easyax5043.c$718$3$436:1343
L:C$easyax5043.c$720$3$436:1343
L:C$easyax5043.c$721$3$436:1345
L:C$easyax5043.c$722$4$438:134D
L:C$easyax5043.c$723$4$438:1350
L:C$easyax5043.c$724$4$438:1353
L:C$easyax5043.c$728$3$436:1353
L:C$easyax5043.c$729$3$436:1355
L:C$easyax5043.c$730$3$436:1358
L:C$easyax5043.c$731$3$436:135B
L:C$easyax5043.c$733$3$436:135B
L:C$easyax5043.c$734$3$436:135D
L:C$easyax5043.c$738$3$436:136A
L:C$easyax5043.c$739$3$436:136A
L:C$easyax5043.c$740$3$436:136D
L:C$easyax5043.c$741$3$436:1370
L:C$easyax5043.c$742$3$436:1376
L:C$easyax5043.c$743$3$436:1396
L:C$easyax5043.c$744$3$436:139C
L:C$easyax5043.c$746$3$436:139C
L:C$easyax5043.c$747$3$436:139E
L:C$easyax5043.c$750$3$436:13AB
L:C$easyax5043.c$751$3$436:13AB
L:C$easyax5043.c$753$2$418:13AE
L:C$easyax5043.c$754$2$418:13AE
L:C$easyax5043.c$755$2$418:13B5
L:C$easyax5043.c$756$2$418:13BC
L:C$easyax5043.c$757$2$418:13C3
L:C$easyax5043.c$758$2$418:13CA
L:C$easyax5043.c$759$2$418:13CF
L:C$easyax5043.c$760$2$418:13D2
L:C$easyax5043.c$761$2$418:13D8
L:C$easyax5043.c$762$2$418:13DD
L:C$easyax5043.c$763$2$418:13E4
L:C$easyax5043.c$764$2$418:13EB
L:C$easyax5043.c$765$2$418:13F0
L:C$easyax5043.c$766$2$418:13F6
L:C$easyax5043.c$767$2$418:1412
L:C$easyax5043.c$768$2$418:1418
L:C$easyax5043.c$771$2$418:141B
L:C$easyax5043.c$772$3$439:141B
L:C$easyax5043.c$773$3$440:1420
L:C$easyax5043.c$774$3$441:1424
L:C$easyax5043.c$775$2$418:142A
L:C$easyax5043.c$776$2$418:142D
L:C$easyax5043.c$777$2$418:1430
L:C$easyax5043.c$778$2$418:1436
L:C$easyax5043.c$779$2$418:143B
L:C$easyax5043.c$780$2$418:1457
L:C$easyax5043.c$781$2$418:145D
L:C$easyax5043.c$783$2$418:1460
L:C$easyax5043.c$784$2$418:1460
L:C$easyax5043.c$785$4$443:146B
L:C$easyax5043.c$786$4$444:1471
L:C$easyax5043.c$787$4$445:1476
L:C$easyax5043.c$788$4$446:147C
L:C$easyax5043.c$789$3$442:1482
L:C$easyax5043.c$791$2$418:1485
L:C$easyax5043.c$793$2$418:1488
L:C$easyax5043.c$795$3$447:1488
L:C$easyax5043.c$796$4$448:148D
L:C$easyax5043.c$797$3$447:1492
L:C$easyax5043.c$798$3$447:1497
L:C$easyax5043.c$799$3$447:149E
L:C$easyax5043.c$800$4$449:14A2
L:C$easyax5043.c$801$4$449:14A7
L:C$easyax5043.c$802$4$449:14AD
L:C$easyax5043.c$803$4$449:14B2
L:C$easyax5043.c$804$4$449:14CE
L:C$easyax5043.c$806$3$447:14D6
L:C$easyax5043.c$807$4$450:14DA
L:C$easyax5043.c$808$4$450:14DD
L:C$easyax5043.c$809$4$450:14E3
L:C$easyax5043.c$810$4$450:14E8
L:C$easyax5043.c$811$4$450:1504
L:C$easyax5043.c$813$4$450:150A
L:C$easyax5043.c$814$4$450:150D
L:C$easyax5043.c$815$4$450:1513
L:C$easyax5043.c$816$4$450:1518
L:C$easyax5043.c$817$4$450:1534
L:C$easyax5043.c$820$2$418:153A
L:C$easyax5043.c$821$2$418:153A
L:C$easyax5043.c$822$4$452:154B
L:C$easyax5043.c$823$3$451:1552
L:C$easyax5043.c$824$3$451:1555
L:C$easyax5043.c$825$3$451:155B
L:C$easyax5043.c$826$3$451:1560
L:C$easyax5043.c$827$3$451:157C
L:C$easyax5043.c$829$2$418:1582
L:C$easyax5043.c$831$2$418:1582
L:C$easyax5043.c$837$2$418:1584
L:C$easyax5043.c$838$4$454:158C
L:C$easyax5043.c$840$3$455:1594
L:C$easyax5043.c$843$2$418:159E
L:C$easyax5043.c$844$4$458:15A6
L:C$easyax5043.c$847$3$459:15AE
L:C$easyax5043.c$848$4$461:15B7
L:C$easyax5043.c$849$4$462:15BF
L:C$easyax5043.c$850$4$463:15C7
L:C$easyax5043.c$851$4$464:15CF
L:C$easyax5043.c$855$2$418:15D8
L:C$easyax5043.c$856$2$418:15D8
L:C$easyax5043.c$859$1$417:15DB
L:C$easyax5043.c$860$1$417:15F7
L:XG$axradio_isr$0$0:15F7
L:C$easyax5043.c$863$1$417:15F8
L:C$easyax5043.c$865$1$466:15F8
L:G$ax5043_receiver_on_continuous$0$0:15F8
L:C$easyax5043.c$866$1$466:1617
L:C$easyax5043.c$867$2$467:161B
L:C$easyax5043.c$868$1$466:1621
L:C$easyax5043.c$869$1$466:162A
L:C$easyax5043.c$882$2$469:1631
L:C$easyax5043.c$885$2$470:1639
L:C$easyax5043.c$886$2$471:163F
L:C$easyax5043.c$887$1$466:1645
L:C$easyax5043.c$888$1$466:1648
L:C$easyax5043.c$889$2$472:164B
L:C$easyax5043.c$891$1$466:1651
L:C$easyax5043.c$892$1$466:1659
L:C$easyax5043.c$893$1$466:165E
L:XG$ax5043_receiver_on_continuous$0$0:165E
L:C$easyax5043.c$895$1$466:165F
L:C$easyax5043.c$897$2$477:165F
L:G$ax5043_receiver_on_wor$0$0:165F
L:C$easyax5043.c$898$1$476:1665
L:C$easyax5043.c$899$2$478:166C
L:C$easyax5043.c$900$1$476:1672
L:C$easyax5043.c$901$2$480:1678
L:C$easyax5043.c$902$2$481:167E
L:C$easyax5043.c$903$1$476:1687
L:C$easyax5043.c$904$2$482:168A
L:C$easyax5043.c$906$2$483:1692
L:C$easyax5043.c$907$1$476:1698
L:C$easyax5043.c$908$1$476:169B
L:C$easyax5043.c$909$2$484:16A2
L:C$easyax5043.c$911$1$476:16A8
L:C$easyax5043.c$915$1$476:16B0
L:C$easyax5043.c$918$2$486:16D8
L:C$easyax5043.c$919$3$488:16E0
L:C$easyax5043.c$922$1$476:16E6
L:C$easyax5043.c$924$2$476:16EC
L:C$easyax5043.c$925$3$491:16F5
L:C$easyax5043.c$926$3$492:16FC
L:C$easyax5043.c$927$2$490:1703
L:C$easyax5043.c$928$3$493:1712
L:C$easyax5043.c$929$3$494:1718
L:C$easyax5043.c$931$2$490:171D
L:XG$ax5043_receiver_on_wor$0$0:171D
L:C$easyax5043.c$933$2$490:171E
L:C$easyax5043.c$935$2$497:171E
L:C$easyax5043.c$936$2$498:171E
L:G$ax5043_prepare_tx$0$0:171E
L:C$easyax5043.c$937$1$496:1727
L:C$easyax5043.c$938$2$499:172A
L:C$easyax5043.c$939$2$500:172F
L:C$easyax5043.c$940$1$496:1735
L:C$easyax5043.c$941$2$501:1738
L:C$easyax5043.c$942$2$502:173D
L:C$easyax5043.c$943$1$496:1742
L:C$easyax5043.c$944$1$496:1746
L:XG$ax5043_prepare_tx$0$0:1746
L:C$easyax5043.c$946$1$496:1747
L:C$easyax5043.c$948$1$504:1747
L:G$ax5043_off$0$0:1747
L:C$easyax5043.c$949$2$505:174A
L:C$easyax5043.c$950$1$504:174F
L:XG$ax5043_off$0$0:174F
L:C$easyax5043.c$952$1$504:1750
L:C$easyax5043.c$954$2$508:1750
L:G$ax5043_off_xtal$0$0:1750
L:C$easyax5043.c$955$2$509:1755
L:C$easyax5043.c$956$2$510:1759
L:C$easyax5043.c$957$2$511:175F
L:C$easyax5043.c$958$1$507:1764
L:C$easyax5043.c$959$1$507:1766
L:XG$ax5043_off_xtal$0$0:1766
L:C$easyax5043.c$961$1$507:1767
L:C$libmftypes.h$351$4$518:1767
L:G$axradio_wait_for_xtal$0$0:1767
L:C$easyax5043.c$963$4$518:176C
L:C$easyax5043.c$964$1$513:176E
L:C$easyax5043.c$965$2$514:1771
L:C$libmftypes.h$373$5$521:1779
L:C$easyax5043.c$968$2$515:177B
L:C$easyax5043.c$970$2$515:1782
L:C$libmftypes.h$358$5$524:178C
L:C$easyax5043.c$972$2$515:178F
L:C$libmftypes.h$358$4$527:1798
L:C$easyax5043.c$974$3$526:179B
L:C$easyax5043.c$975$3$526:179B
L:XG$axradio_wait_for_xtal$0$0:179B
L:C$easyax5043.c$977$3$526:179C
L:C$easyax5043.c$979$2$530:179C
L:Feasyax5043$axradio_setaddrregs$0$0:179C
L:C$easyax5043.c$980$2$531:17A4
L:C$easyax5043.c$981$2$532:17AC
L:C$easyax5043.c$982$2$533:17B4
L:C$easyax5043.c$984$2$534:17BC
L:C$easyax5043.c$985$2$535:17C4
L:C$easyax5043.c$986$2$536:17CC
L:C$easyax5043.c$987$2$537:17D4
L:C$easyax5043.c$989$1$529:17DD
L:C$easyax5043.c$990$2$529:17F1
L:C$easyax5043.c$991$2$538:17F5
L:C$easyax5043.c$992$2$538:1801
L:C$easyax5043.c$993$2$538:180C
L:C$easyax5043.c$994$2$538:1832
L:C$easyax5043.c$995$2$538:184E
L:C$easyax5043.c$996$3$540:1861
L:C$easyax5043.c$997$2$538:187B
L:C$easyax5043.c$998$3$541:188E
L:C$easyax5043.c$999$2$538:18A8
L:C$easyax5043.c$1000$3$542:18BB
L:C$easyax5043.c$1002$1$529:18D3
L:XFeasyax5043$axradio_setaddrregs$0$0:18D3
L:C$easyax5043.c$1004$1$529:18D4
L:C$easyax5043.c$1006$1$544:18D4
L:Feasyax5043$ax5043_init_registers$0$0:18D4
L:C$easyax5043.c$1011$2$545:18D7
L:C$easyax5043.c$1012$2$546:18E7
L:C$easyax5043.c$1013$2$547:18ED
L:C$easyax5043.c$1014$1$544:1900
L:C$easyax5043.c$1015$1$544:1903
L:XFeasyax5043$ax5043_init_registers$0$0:1903
L:C$easyax5043.c$1021$1$544:1904
L:Feasyax5043$axradio_sync_addtime$0$0:1904
L:C$easyax5043.c$1023$1$549:190B
L:C$easyax5043.c$1024$1$549:192B
L:XFeasyax5043$axradio_sync_addtime$0$0:192B
L:C$easyax5043.c$1026$1$549:192C
L:Feasyax5043$axradio_sync_subtime$0$0:192C
L:C$easyax5043.c$1028$1$551:1933
L:C$easyax5043.c$1029$1$551:1954
L:XFeasyax5043$axradio_sync_subtime$0$0:1954
L:C$easyax5043.c$1031$1$551:1955
L:Feasyax5043$axradio_sync_settimeradv$0$0:1955
L:C$easyax5043.c$1033$1$553:195C
L:C$easyax5043.c$1034$1$553:1978
L:C$easyax5043.c$1035$1$553:1993
L:XFeasyax5043$axradio_sync_settimeradv$0$0:1993
L:C$easyax5043.c$1037$1$553:1994
L:C$easyax5043.c$1039$1$555:1994
L:Feasyax5043$axradio_sync_adjustperiodcorr$0$0:1994
L:C$easyax5043.c$1040$1$555:19CC
L:C$easyax5043.c$1041$1$555:19D8
L:C$easyax5043.c$1042$2$556:19FC
L:C$easyax5043.c$1043$2$556:1A16
L:C$easyax5043.c$1044$2$556:1A3D
L:C$easyax5043.c$1046$2$557:1A47
L:C$easyax5043.c$1047$2$557:1A6A
L:C$easyax5043.c$1048$2$557:1A85
L:C$easyax5043.c$1050$1$555:1A8F
L:C$easyax5043.c$1051$1$555:1ABA
L:XFeasyax5043$axradio_sync_adjustperiodcorr$0$0:1ABA
L:C$easyax5043.c$1053$1$555:1ABB
L:C$easyax5043.c$1055$1$558:1ABB
L:Feasyax5043$axradio_sync_slave_nextperiod$0$0:1ABB
L:C$easyax5043.c$1056$1$558:1AD5
L:C$easyax5043.c$1057$1$558:1AF9
L:C$easyax5043.c$1059$2$558:1AFB
L:C$easyax5043.c$1060$2$559:1B02
L:C$easyax5043.c$1062$2$559:1B24
L:XFeasyax5043$axradio_sync_slave_nextperiod$0$0:1B24
L:C$easyax5043.c$1066$2$559:1B25
L:C$easyax5043.c$1069$1$561:1B25
L:Feasyax5043$axradio_timer_callback$0$0:1B25
L:C$easyax5043.c$1070$2$562:1B90
L:C$easyax5043.c$1071$2$562:1B90
L:C$easyax5043.c$1072$2$562:1B90
L:C$easyax5043.c$1073$2$562:1B90
L:C$easyax5043.c$1074$2$562:1B90
L:C$easyax5043.c$1075$2$562:1B90
L:C$easyax5043.c$1076$2$562:1B90
L:C$easyax5043.c$1077$2$562:1B90
L:C$easyax5043.c$1079$2$562:1B9B
L:C$easyax5043.c$1080$2$562:1BA1
L:C$easyax5043.c$1081$2$562:1BA1
L:C$easyax5043.c$1082$2$562:1BBD
L:C$easyax5043.c$1083$2$562:1BC3
L:C$easyax5043.c$1084$2$562:1BC3
L:C$easyax5043.c$1085$2$562:1BC6
L:C$easyax5043.c$1086$2$562:1BCC
L:C$easyax5043.c$1088$3$563:1BD1
L:C$easyax5043.c$1089$3$563:1BD5
L:C$easyax5043.c$1090$3$563:1BF4
L:C$easyax5043.c$1092$2$562:1C0E
L:C$easyax5043.c$1093$2$562:1C2A
L:C$easyax5043.c$1094$2$562:1C30
L:C$easyax5043.c$1096$2$562:1C33
L:C$easyax5043.c$1097$2$562:1C33
L:C$easyax5043.c$1098$2$562:1C33
L:C$easyax5043.c$1099$2$562:1C33
L:C$easyax5043.c$1100$2$562:1C3B
L:C$easyax5043.c$1101$2$562:1C41
L:C$easyax5043.c$1102$2$562:1C47
L:C$easyax5043.c$1103$2$562:1C5F
L:C$easyax5043.c$1104$3$564:1C6E
L:C$easyax5043.c$1105$3$564:1C73
L:C$easyax5043.c$1106$3$564:1C84
L:C$easyax5043.c$1107$3$564:1C87
L:C$easyax5043.c$1109$2$562:1C8A
L:C$easyax5043.c$1111$2$562:1C90
L:C$easyax5043.c$1112$2$562:1C93
L:C$easyax5043.c$1113$2$562:1C98
L:C$easyax5043.c$1114$2$562:1C9B
L:C$easyax5043.c$1115$2$562:1CA1
L:C$easyax5043.c$1116$2$562:1CA7
L:C$easyax5043.c$1117$2$562:1CC3
L:C$easyax5043.c$1118$2$562:1CC9
L:C$easyax5043.c$1120$2$562:1CCC
L:C$easyax5043.c$1121$2$562:1CCC
L:C$easyax5043.c$1122$2$562:1CCC
L:C$easyax5043.c$1124$2$562:1CD7
L:C$easyax5043.c$1125$2$562:1CDA
L:C$easyax5043.c$1126$3$565:1CE2
L:C$easyax5043.c$1127$3$565:1CE5
L:C$easyax5043.c$1128$3$565:1CEB
L:C$easyax5043.c$1129$3$565:1CF1
L:C$easyax5043.c$1130$3$565:1D0D
L:C$easyax5043.c$1131$3$565:1D13
L:C$easyax5043.c$1133$2$562:1D16
L:C$easyax5043.c$1134$2$562:1D1C
L:C$easyax5043.c$1135$2$562:1D2E
L:C$easyax5043.c$1136$2$562:1D31
L:C$easyax5043.c$1138$2$562:1D34
L:C$easyax5043.c$1139$2$562:1D34
L:C$easyax5043.c$1140$2$562:1D34
L:C$easyax5043.c$1143$2$562:1D3F
L:C$easyax5043.c$1144$3$567:1D45
L:C$easyax5043.c$1145$2$562:1D4B
L:C$easyax5043.c$1146$2$562:1D53
L:C$easyax5043.c$1147$2$562:1D56
L:C$easyax5043.c$1148$3$568:1D5A
L:C$easyax5043.c$1149$3$569:1D5F
L:C$easyax5043.c$1150$2$562:1D65
L:C$easyax5043.c$1151$2$562:1D68
L:C$easyax5043.c$1153$2$562:1D7A
L:C$easyax5043.c$1154$4$571:1D85
L:C$easyax5043.c$1155$4$572:1D85
L:C$easyax5043.c$1156$4$573:1D85
L:C$easyax5043.c$1157$4$574:1D90
L:C$easyax5043.c$1164$2$562:1D96
L:C$easyax5043.c$1165$2$562:1D9C
L:C$easyax5043.c$1166$2$562:1D9F
L:C$easyax5043.c$1167$2$562:1DA5
L:C$easyax5043.c$1168$2$562:1DAA
L:C$easyax5043.c$1169$2$562:1DC6
L:C$easyax5043.c$1170$2$562:1DCC
L:C$easyax5043.c$1172$2$562:1DCF
L:C$easyax5043.c$1173$2$562:1DCF
L:C$easyax5043.c$1174$2$562:1DCF
L:C$easyax5043.c$1176$4$577:1DDF
L:C$easyax5043.c$1177$3$576:1DE5
L:C$easyax5043.c$1178$3$576:1DE8
L:C$easyax5043.c$1179$3$576:1DEE
L:C$easyax5043.c$1180$3$576:1DF4
L:C$easyax5043.c$1181$3$576:1DF9
L:C$easyax5043.c$1182$3$576:1E03
L:C$easyax5043.c$1183$3$576:1E09
L:C$easyax5043.c$1184$3$576:1E0F
L:C$easyax5043.c$1185$3$576:1E2B
L:C$easyax5043.c$1186$3$576:1E31
L:C$easyax5043.c$1189$3$576:1E34
L:C$easyax5043.c$1190$4$579:1E3A
L:C$easyax5043.c$1191$3$576:1E40
L:C$easyax5043.c$1192$3$576:1E48
L:C$easyax5043.c$1193$4$580:1E4C
L:C$easyax5043.c$1194$4$581:1E51
L:C$easyax5043.c$1195$3$576:1E57
L:C$easyax5043.c$1196$3$576:1E5A
L:C$easyax5043.c$1198$3$576:1E6C
L:C$easyax5043.c$1199$5$583:1E77
L:C$easyax5043.c$1200$5$584:1E77
L:C$easyax5043.c$1201$5$585:1E77
L:C$easyax5043.c$1202$5$586:1E82
L:C$easyax5043.c$1209$3$576:1E88
L:C$easyax5043.c$1210$3$576:1E8E
L:C$easyax5043.c$1211$4$587:1E91
L:C$easyax5043.c$1212$3$576:1E97
L:C$easyax5043.c$1213$3$576:1EB1
L:C$easyax5043.c$1214$3$576:1EB7
L:C$easyax5043.c$1215$4$588:1EBE
L:C$easyax5043.c$1216$4$588:1EC4
L:C$easyax5043.c$1217$4$588:1EDE
L:C$easyax5043.c$1219$3$576:1EE4
L:C$easyax5043.c$1220$3$576:1EEA
L:C$easyax5043.c$1221$3$576:1EEF
L:C$easyax5043.c$1222$3$576:1F0B
L:C$easyax5043.c$1223$3$576:1F11
L:C$easyax5043.c$1225$3$576:1F14
L:C$easyax5043.c$1226$3$576:1F14
L:C$easyax5043.c$1227$3$576:1F17
L:C$easyax5043.c$1228$3$576:1F1D
L:C$easyax5043.c$1229$3$576:1F23
L:C$easyax5043.c$1230$3$576:1F3D
L:C$easyax5043.c$1231$3$576:1F43
L:C$easyax5043.c$1232$3$576:1F46
L:C$easyax5043.c$1233$3$576:1F4C
L:C$easyax5043.c$1234$3$576:1F52
L:C$easyax5043.c$1235$3$576:1F6E
L:C$easyax5043.c$1238$2$562:1F74
L:C$easyax5043.c$1240$2$562:1F77
L:C$easyax5043.c$1241$2$562:1F77
L:C$easyax5043.c$1242$2$562:1F77
L:C$easyax5043.c$1243$3$589:1FAE
L:C$easyax5043.c$1244$3$589:1FAE
L:C$easyax5043.c$1245$3$589:1FAE
L:C$easyax5043.c$1246$3$589:1FB1
L:C$easyax5043.c$1247$3$589:1FB7
L:C$easyax5043.c$1248$3$589:1FD1
L:C$easyax5043.c$1249$3$589:1FD7
L:C$easyax5043.c$1250$3$589:1FF3
L:C$easyax5043.c$1251$3$589:1FF9
L:C$easyax5043.c$1252$3$589:1FFF
L:C$easyax5043.c$1253$3$589:2011
L:C$easyax5043.c$1254$3$589:202D
L:C$easyax5043.c$1255$3$589:2033
L:C$easyax5043.c$1256$3$589:2039
L:C$easyax5043.c$1258$3$589:203C
L:C$easyax5043.c$1259$3$589:203C
L:C$easyax5043.c$1260$3$589:203F
L:C$easyax5043.c$1261$3$589:2045
L:C$easyax5043.c$1262$3$589:205F
L:C$easyax5043.c$1263$3$589:2065
L:C$easyax5043.c$1264$3$589:2081
L:C$easyax5043.c$1265$3$589:2087
L:C$easyax5043.c$1266$3$589:208A
L:C$easyax5043.c$1267$3$589:2090
L:C$easyax5043.c$1268$3$589:20A2
L:C$easyax5043.c$1269$3$589:20BE
L:C$easyax5043.c$1270$3$589:20C4
L:C$easyax5043.c$1271$3$589:20CA
L:C$easyax5043.c$1273$3$589:20CD
L:C$easyax5043.c$1274$4$590:20CD
L:C$easyax5043.c$1275$3$589:20D3
L:C$easyax5043.c$1276$3$589:20D9
L:C$easyax5043.c$1277$3$589:20DF
L:C$easyax5043.c$1278$3$589:2119
L:C$easyax5043.c$1279$3$589:211F
L:C$easyax5043.c$1281$3$589:2122
L:C$easyax5043.c$1282$3$589:2122
L:C$easyax5043.c$1283$3$589:2125
L:C$easyax5043.c$1284$3$589:212B
L:C$easyax5043.c$1285$3$589:212E
L:C$easyax5043.c$1286$3$589:2134
L:C$easyax5043.c$1287$3$589:2146
L:C$easyax5043.c$1288$3$589:2162
L:C$easyax5043.c$1289$3$589:2168
L:C$easyax5043.c$1290$3$589:216E
L:C$easyax5043.c$1292$4$589:2174
L:C$easyax5043.c$1293$4$591:2179
L:C$easyax5043.c$1294$4$591:2184
L:C$easyax5043.c$1295$4$591:2187
L:C$easyax5043.c$1297$3$589:21CD
L:C$easyax5043.c$1298$3$589:21D3
L:C$easyax5043.c$1300$3$589:21D6
L:C$easyax5043.c$1302$4$592:21D6
L:C$easyax5043.c$1303$4$592:21DA
L:C$easyax5043.c$1306$4$592:21E1
L:C$easyax5043.c$1307$5$593:21EA
L:C$easyax5043.c$1308$5$593:21F0
L:C$easyax5043.c$1309$5$593:21F6
L:C$easyax5043.c$1310$5$593:2230
L:C$easyax5043.c$1311$5$593:2236
L:C$easyax5043.c$1316$3$589:2239
L:C$easyax5043.c$1317$3$589:2239
L:C$easyax5043.c$1318$3$589:223C
L:C$easyax5043.c$1319$3$589:2242
L:C$easyax5043.c$1320$3$589:2248
L:C$easyax5043.c$1321$3$589:224F
L:C$easyax5043.c$1322$3$589:2252
L:C$easyax5043.c$1323$3$589:2258
L:C$easyax5043.c$1324$3$589:226A
L:C$easyax5043.c$1325$3$589:2286
L:C$easyax5043.c$1326$3$589:228C
L:C$easyax5043.c$1327$4$594:229B
L:C$easyax5043.c$1328$4$594:22A1
L:C$easyax5043.c$1329$4$594:22A4
L:C$easyax5043.c$1330$4$594:22AA
L:C$easyax5043.c$1332$5$594:22B0
L:C$easyax5043.c$1333$5$595:22B5
L:C$easyax5043.c$1334$5$595:22C0
L:C$easyax5043.c$1335$5$595:22C3
L:C$easyax5043.c$1337$4$594:22E9
L:C$easyax5043.c$1338$4$594:22EF
L:C$easyax5043.c$1340$3$589:22F2
L:C$easyax5043.c$1341$3$589:22F8
L:C$easyax5043.c$1342$3$589:22FE
L:C$easyax5043.c$1343$3$589:2301
L:C$easyax5043.c$1344$3$589:2307
L:C$easyax5043.c$1345$3$589:230D
L:C$easyax5043.c$1346$3$589:232D
L:C$easyax5043.c$1347$3$589:2333
L:C$easyax5043.c$1348$3$589:234F
L:C$easyax5043.c$1350$3$589:234F
L:C$easyax5043.c$1351$3$589:2351
L:C$easyax5043.c$1352$3$589:2357
L:C$easyax5043.c$1353$3$589:235D
L:C$easyax5043.c$1354$3$589:2377
L:C$easyax5043.c$1355$3$589:237D
L:C$easyax5043.c$1359$2$562:2380
L:C$easyax5043.c$1361$1$561:2380
L:C$easyax5043.c$1362$1$561:2380
L:XFeasyax5043$axradio_timer_callback$0$0:2380
L:C$easyax5043.c$1364$1$561:2381
L:Feasyax5043$axradio_callback_fwd$0$0:2381
L:C$easyax5043.c$1366$1$597:2385
L:C$easyax5043.c$1367$1$597:2393
L:XFeasyax5043$axradio_callback_fwd$0$0:2393
L:C$easyax5043.c$1369$1$597:2394
L:C$easyax5043.c$1373$1$599:2394
L:Feasyax5043$axradio_receive_callback_fwd$0$0:2394
L:C$easyax5043.c$1374$2$600:239A
L:C$easyax5043.c$1375$2$600:23A0
L:C$easyax5043.c$1377$1$599:23A3
L:C$easyax5043.c$1378$2$601:23B4
L:C$easyax5043.c$1379$2$601:23BC
L:C$easyax5043.c$1380$2$601:23C8
L:C$easyax5043.c$1382$1$599:23FB
L:C$easyax5043.c$1383$2$602:240C
L:C$easyax5043.c$1384$2$602:2414
L:C$easyax5043.c$1385$2$602:2420
L:C$easyax5043.c$1386$2$602:243B
L:C$easyax5043.c$1389$2$602:2442
L:C$easyax5043.c$1390$2$602:2451
L:C$easyax5043.c$1391$2$602:2460
L:C$easyax5043.c$1395$1$599:2468
L:C$easyax5043.c$1396$1$599:246F
L:C$easyax5043.c$1397$1$599:2475
L:C$easyax5043.c$1398$1$599:247C
L:C$easyax5043.c$1399$1$599:2483
L:C$easyax5043.c$1400$2$603:2488
L:C$easyax5043.c$1401$2$603:248B
L:C$easyax5043.c$1402$2$603:2491
L:C$easyax5043.c$1403$3$604:2496
L:C$easyax5043.c$1404$3$604:249C
L:C$easyax5043.c$1405$3$604:24B6
L:C$easyax5043.c$1407$2$603:24BC
L:C$easyax5043.c$1408$2$603:24C2
L:C$easyax5043.c$1409$2$603:24C7
L:C$easyax5043.c$1410$2$603:24E2
L:C$easyax5043.c$1412$1$599:24E8
L:C$easyax5043.c$1413$1$599:24F3
L:C$easyax5043.c$1414$1$599:251C
L:C$easyax5043.c$1415$1$599:2527
L:C$easyax5043.c$1416$1$599:2550
L:C$easyax5043.c$1417$1$599:2557
L:C$easyax5043.c$1418$1$599:255E
L:C$easyax5043.c$1419$2$605:2568
L:C$easyax5043.c$1420$2$605:256D
L:C$easyax5043.c$1421$2$605:2587
L:C$easyax5043.c$1422$2$605:2596
L:C$easyax5043.c$1423$3$606:25A1
L:C$easyax5043.c$1424$3$606:25B3
L:C$easyax5043.c$1425$3$606:25BF
L:C$easyax5043.c$1426$3$606:25C9
L:C$easyax5043.c$1428$3$606:25D0
L:C$easyax5043.c$1430$2$605:25D6
L:C$easyax5043.c$1431$3$607:25E1
L:C$easyax5043.c$1432$3$607:25EC
L:C$easyax5043.c$1434$3$607:2613
L:C$easyax5043.c$1436$2$605:2638
L:C$easyax5043.c$1437$2$605:2643
L:C$easyax5043.c$1438$2$605:2668
L:C$easyax5043.c$1439$3$608:2670
L:C$easyax5043.c$1440$3$608:2682
L:C$easyax5043.c$1442$2$605:26A0
L:C$easyax5043.c$1443$2$605:26A7
L:C$easyax5043.c$1444$2$605:26C7
L:C$easyax5043.c$1445$3$609:26CE
L:C$easyax5043.c$1447$2$605:26FD
L:C$easyax5043.c$1448$3$611:2702
L:C$easyax5043.c$1449$3$612:2706
L:C$easyax5043.c$1450$3$613:270C
L:C$easyax5043.c$1451$2$605:2712
L:C$easyax5043.c$1452$2$605:2715
L:C$easyax5043.c$1453$2$605:271D
L:C$easyax5043.c$1454$2$605:2723
L:C$easyax5043.c$1455$2$605:2743
L:C$easyax5043.c$1457$1$599:2749
L:C$easyax5043.c$1458$1$599:2750
L:C$easyax5043.c$1459$2$614:275A
L:C$easyax5043.c$1460$2$614:2761
L:C$easyax5043.c$1461$2$614:2764
L:C$easyax5043.c$1465$3$615:2778
L:C$easyax5043.c$1466$3$615:27A3
L:C$easyax5043.c$1467$3$615:27AC
L:C$easyax5043.c$1468$3$615:27B1
L:C$easyax5043.c$1472$3$615:27B1
L:C$easyax5043.c$1473$3$615:27B3
L:C$easyax5043.c$1474$3$615:27B6
L:C$easyax5043.c$1475$3$615:27DA
L:C$easyax5043.c$1477$2$614:27E0
L:C$easyax5043.c$1478$2$614:27E0
L:C$easyax5043.c$1479$2$614:27E3
L:C$easyax5043.c$1480$3$616:27EA
L:C$easyax5043.c$1481$3$616:27F0
L:C$easyax5043.c$1482$3$616:27F6
L:C$easyax5043.c$1483$3$616:281F
L:C$easyax5043.c$1485$3$617:2827
L:C$easyax5043.c$1488$1$599:282D
L:C$easyax5043.c$1489$1$599:2833
L:C$easyax5043.c$1490$1$599:2833
L:C$easyax5043.c$1491$2$618:2838
L:C$easyax5043.c$1492$1$599:283D
L:C$easyax5043.c$1493$1$599:2844
L:C$libmftypes.h$351$6$627:2849
L:C$easyax5043.c$1496$6$627:284E
L:C$easyax5043.c$1497$3$620:2850
L:C$easyax5043.c$1498$3$620:2852
L:C$libmftypes.h$358$6$630:2858
L:C$easyax5043.c$1501$2$619:285B
L:C$easyax5043.c$1502$3$621:285E
L:C$easyax5043.c$1503$3$621:2863
L:C$easyax5043.c$1505$3$621:2868
L:C$easyax5043.c$1508$2$622:286D
L:C$easyax5043.c$1511$3$623:2877
L:C$easyax5043.c$1516$1$599:287F
L:C$easyax5043.c$1518$1$599:287F
L:XFeasyax5043$axradio_receive_callback_fwd$0$0:287F
L:C$easyax5043.c$1520$1$599:2880
L:C$easyax5043.c$1522$1$632:2880
L:Feasyax5043$axradio_killallcb$0$0:2880
L:C$easyax5043.c$1523$1$632:2886
L:C$easyax5043.c$1524$1$632:288C
L:C$easyax5043.c$1525$1$632:2892
L:C$easyax5043.c$1526$1$632:2898
L:C$easyax5043.c$1527$1$632:289E
L:C$easyax5043.c$1528$1$632:28A4
L:C$easyax5043.c$1529$1$632:28AA
L:XFeasyax5043$axradio_killallcb$0$0:28AA
L:C$easyax5043.c$1555$1$632:28AB
L:C$easyax5043.c$1557$1$632:28AB
L:Feasyax5043$axradio_tunevoltage$0$0:28AB
L:C$easyax5043.c$1560$1$634:28AF
L:C$easyax5043.c$1561$2$635:28B7
L:C$easyax5043.c$1562$1$634:28BF
L:C$easyax5043.c$1565$1$634:28C1
L:C$easyax5043.c$1566$2$638:28C9
L:C$easyax5043.c$1568$3$641:28D1
L:C$easyax5043.c$1569$3$641:28D9
L:C$easyax5043.c$1570$3$641:28DD
L:C$easyax5043.c$1571$3$641:28EA
L:C$easyax5043.c$1573$1$634:28F0
L:C$easyax5043.c$1574$1$634:28F2
L:C$easyax5043.c$1575$1$634:28F6
L:XFeasyax5043$axradio_tunevoltage$0$0:28F6
L:C$easyax5043.c$1579$1$634:28F7
L:Feasyax5043$axradio_adjustvcoi$0$0:28F7
L:C$easyax5043.c$1583$1$634:2902
L:C$easyax5043.c$1584$1$643:2906
L:C$easyax5043.c$1585$1$643:2909
L:C$easyax5043.c$1588$2$644:290D
L:C$easyax5043.c$1589$1$643:2915
L:C$easyax5043.c$1590$3$645:291F
L:C$easyax5043.c$1591$3$645:293E
L:C$easyax5043.c$1592$4$647:294B
L:C$easyax5043.c$1593$4$647:2953
L:C$easyax5043.c$1596$2$644:2957
L:C$easyax5043.c$1598$2$644:295A
L:C$easyax5043.c$1599$1$643:2963
L:C$easyax5043.c$1600$3$648:296E
L:C$easyax5043.c$1601$3$648:298D
L:C$easyax5043.c$1602$4$650:299A
L:C$easyax5043.c$1603$4$650:29A2
L:C$easyax5043.c$1586$1$643:29A7
L:C$easyax5043.c$1608$1$643:29B0
L:C$easyax5043.c$1609$1$643:29B8
L:C$easyax5043.c$1610$1$643:29BF
L:C$easyax5043.c$1611$1$643:29C9
L:XFeasyax5043$axradio_adjustvcoi$0$0:29C9
L:C$easyax5043.c$1613$1$643:29CA
L:Feasyax5043$axradio_calvcoi$0$0:29CA
L:C$easyax5043.c$1616$1$643:29D3
L:C$easyax5043.c$1617$1$643:29D5
L:C$easyax5043.c$1618$1$643:29D9
L:C$easyax5043.c$1619$2$653:29DD
L:C$easyax5043.c$1621$1$652:29DF
L:C$easyax5043.c$1622$3$654:29E2
L:C$easyax5043.c$1623$2$653:29EA
L:C$easyax5043.c$1624$2$653:29EE
L:C$easyax5043.c$1625$2$653:2A14
L:C$easyax5043.c$1626$2$653:2A18
L:C$easyax5043.c$1627$2$653:2A30
L:C$easyax5043.c$1628$2$653:2A3D
L:C$easyax5043.c$1629$2$653:2A45
L:C$easyax5043.c$1630$1$652:2A50
L:C$easyax5043.c$1632$3$655:2A5A
L:C$easyax5043.c$1633$3$655:2A6A
L:C$easyax5043.c$1619$1$652:2A6E
L:C$easyax5043.c$1636$1$652:2A74
L:C$easyax5043.c$1637$1$652:2A8E
L:C$easyax5043.c$1638$1$652:2A93
L:C$easyax5043.c$1639$1$652:2A9A
L:XFeasyax5043$axradio_calvcoi$0$0:2A9A
L:C$easyax5043.c$1645$1$652:2A9B
L:C$easyax5043.c$1649$1$657:2A9B
L:G$axradio_init$0$0:2A9B
L:C$easyax5043.c$1650$1$657:2A9E
L:C$easyax5043.c$1651$1$657:2AA1
L:C$easyax5043.c$1652$1$657:2AAB
L:C$easyax5043.c$1653$1$657:2AB0
L:C$easyax5043.c$1654$1$657:2AC0
L:C$easyax5043.c$1655$1$657:2AD2
L:C$easyax5043.c$1656$1$657:2ADC
L:C$easyax5043.c$1657$1$657:2AE2
L:C$easyax5043.c$1658$1$657:2AEC
L:C$easyax5043.c$1659$1$657:2AF2
L:C$easyax5043.c$1660$1$657:2AFC
L:C$easyax5043.c$1661$1$657:2B02
L:C$easyax5043.c$1662$1$657:2B0C
L:C$easyax5043.c$1663$1$657:2B12
L:C$easyax5043.c$1664$1$657:2B1C
L:C$easyax5043.c$1665$1$657:2B22
L:C$easyax5043.c$1666$1$657:2B2C
L:C$easyax5043.c$1667$1$657:2B31
L:C$easyax5043.c$1668$1$657:2B3B
L:C$easyax5043.c$1669$1$657:2B3E
L:C$easyax5043.c$1670$1$657:2B41
L:C$easyax5043.c$1671$1$657:2B48
L:C$easyax5043.c$1672$1$657:2B4E
L:C$easyax5043.c$1673$1$657:2B51
L:C$easyax5043.c$1674$2$658:2B54
L:C$easyax5043.c$1675$2$659:2B5A
L:C$easyax5043.c$1676$1$657:2B5F
L:C$easyax5043.c$1678$2$660:2B62
L:C$easyax5043.c$1679$2$661:2B68
L:C$easyax5043.c$1680$2$662:2B6E
L:C$easyax5043.c$1681$2$663:2B73
L:C$easyax5043.c$1682$2$664:2B77
L:C$easyax5043.c$1683$1$657:2B7B
L:C$easyax5043.c$1684$2$665:2B7E
L:C$easyax5043.c$1685$2$665:2B8E
L:C$easyax5043.c$1686$3$666:2BAC
L:C$easyax5043.c$1687$3$667:2BB3
L:C$easyax5043.c$1688$3$668:2BBA
L:C$easyax5043.c$1689$3$669:2BC1
L:C$libmftypes.h$351$5$708:2BC8
L:C$libmftypes.h$352$5$708:2BCD
L:C$easyax5043.c$1690$4$707:2BCF
L:C$easyax5043.c$1691$2$665:2BCF
L:C$easyax5043.c$1692$3$670:2BD2
L:C$easyax5043.c$1695$3$671:2BD8
L:C$easyax5043.c$1697$4$672:2BE7
L:C$easyax5043.c$1699$4$673:2C02
L:C$easyax5043.c$1700$4$673:2C04
L:C$easyax5043.c$1701$5$674:2C07
L:C$easyax5043.c$1702$5$674:2C28
L:C$easyax5043.c$1703$5$674:2C2C
L:C$easyax5043.c$1704$5$674:2C2E
L:C$easyax5043.c$1705$5$674:2C31
L:C$easyax5043.c$1708$3$671:2C34
L:C$libmftypes.h$363$6$711:2C39
L:C$easyax5043.c$1712$3$676:2C3B
L:C$easyax5043.c$1714$3$676:2C42
L:C$libmftypes.h$358$6$714:2C4E
L:C$easyax5043.c$1716$3$676:2C51
L:C$easyax5043.c$1718$2$665:2C5C
L:C$easyax5043.c$1719$3$677:2C5F
L:C$easyax5043.c$1720$2$665:2C64
L:C$libmftypes.h$358$5$717:2C81
L:C$easyax5043.c$1684$1$657:2C84
L:C$easyax5043.c$1724$1$657:2C88
L:C$easyax5043.c$1725$2$678:2C92
L:C$easyax5043.c$1726$3$679:2C95
L:C$easyax5043.c$1727$3$680:2C9B
L:C$easyax5043.c$1728$3$681:2CA0
L:C$easyax5043.c$1729$3$682:2CA4
L:C$easyax5043.c$1730$3$683:2CA8
L:C$easyax5043.c$1732$3$684:2CAF
L:C$easyax5043.c$1733$3$684:2CB3
L:C$easyax5043.c$1734$3$684:2CB3
L:C$easyax5043.c$1735$3$684:2CBB
L:C$easyax5043.c$1736$3$684:2CBC
L:C$easyax5043.c$1738$3$686:2CC1
L:C$easyax5043.c$1740$3$687:2CC7
L:C$easyax5043.c$1741$3$687:2CCD
L:C$easyax5043.c$1742$5$695:2CD0
L:C$easyax5043.c$1743$4$688:2CE2
L:C$easyax5043.c$1744$4$688:2CEF
L:C$easyax5043.c$1746$5$689:2D12
L:C$easyax5043.c$1748$5$690:2D1B
L:C$easyax5043.c$1749$6$691:2D3E
L:C$easyax5043.c$1750$6$692:2D45
L:C$easyax5043.c$1751$6$693:2D4C
L:C$easyax5043.c$1752$6$694:2D53
L:C$easyax5043.c$1754$4$688:2D5A
L:C$easyax5043.c$1755$5$695:2D5A
L:C$easyax5043.c$1756$6$696:2D61
L:C$easyax5043.c$1757$6$696:2D68
L:C$easyax5043.c$1758$6$696:2D77
L:C$easyax5043.c$1759$6$696:2D9C
L:C$easyax5043.c$1761$6$697:2DCC
L:C$easyax5043.c$1763$4$688:2DF8
L:C$easyax5043.c$1764$4$688:2E03
L:C$easyax5043.c$1742$3$687:2E06
L:C$easyax5043.c$1784$3$687:2E0B
L:C$easyax5043.c$1817$1$657:2E11
L:C$easyax5043.c$1818$1$657:2E16
L:C$easyax5043.c$1819$1$657:2E19
L:C$easyax5043.c$1820$2$700:2E1C
L:C$easyax5043.c$1822$2$701:2E2B
L:C$easyax5043.c$1823$3$702:2E3D
L:C$easyax5043.c$1824$3$703:2E44
L:C$easyax5043.c$1825$3$704:2E4B
L:C$easyax5043.c$1826$3$705:2E52
L:C$easyax5043.c$1829$1$657:2E59
L:C$easyax5043.c$1831$1$657:2E69
L:C$easyax5043.c$1832$1$657:2E81
L:C$easyax5043.c$1830$1$657:2E86
L:C$easyax5043.c$1833$1$657:2E89
L:C$easyax5043.c$1834$1$657:2E8C
L:XG$axradio_init$0$0:2E8C
L:C$easyax5043.c$1836$1$657:2E8D
L:C$easyax5043.c$1838$1$719:2E8D
L:G$axradio_cansleep$0$0:2E8D
L:C$easyax5043.c$1839$1$719:2E96
L:C$easyax5043.c$1840$1$719:2E9B
L:C$easyax5043.c$1841$1$719:2E9E
L:XG$axradio_cansleep$0$0:2E9E
L:C$easyax5043.c$1844$1$719:2E9F
L:C$easyax5043.c$1858$1$721:2E9F
L:C$easyax5043.c$1859$1$721:2E9F
L:C$easyax5043.c$1862$1$721:2E9F
L:C$easyax5043.c$1864$1$723:2E9F
L:Feasyax5043$wtimer_cansleep_dummy$0$0:2E9F
L:G$axradio_set_mode$0$0:2E9F
L:XFeasyax5043$wtimer_cansleep_dummy$0$0:2E9F
L:C$easyax5043.c$1865$1$723:2EA5
L:C$easyax5043.c$1866$1$723:2EAB
L:C$easyax5043.c$1867$2$724:2EFF
L:C$easyax5043.c$1869$3$725:2EFF
L:C$easyax5043.c$1870$3$725:2F08
L:C$easyax5043.c$1871$3$725:2F0F
L:C$easyax5043.c$1875$2$724:2F14
L:C$easyax5043.c$1877$3$726:2F14
L:C$easyax5043.c$1878$3$726:2F1D
L:C$easyax5043.c$1879$3$726:2F20
L:C$easyax5043.c$1880$3$726:2F26
L:C$easyax5043.c$1881$3$726:2F2B
L:C$easyax5043.c$1882$3$726:2F38
L:C$easyax5043.c$1883$3$726:2F3B
L:C$easyax5043.c$1884$3$726:2F40
L:C$easyax5043.c$1885$3$726:2F43
L:C$easyax5043.c$1886$3$726:2F46
L:C$easyax5043.c$1894$2$724:2F46
L:C$libmftypes.h$351$6$759:2F48
L:C$easyax5043.c$1896$6$759:2F4D
L:C$easyax5043.c$1897$3$727:2F4F
L:C$easyax5043.c$1898$4$728:2F53
L:C$easyax5043.c$1899$4$728:2F5A
L:C$easyax5043.c$1900$4$728:2F60
L:C$easyax5043.c$1901$4$728:2F65
L:C$easyax5043.c$1902$4$728:2F81
L:C$easyax5043.c$1904$3$727:2F8B
L:C$libmftypes.h$358$6$762:2F94
L:C$easyax5043.c$1907$3$727:2F97
L:C$easyax5043.c$1908$3$727:2F9C
L:C$easyax5043.c$1909$3$727:2F9F
L:C$easyax5043.c$1917$2$724:2F9F
L:C$easyax5043.c$1918$2$724:2FA1
L:C$easyax5043.c$1919$2$724:2FA6
L:C$easyax5043.c$1920$2$724:2FAB
L:C$easyax5043.c$1922$2$724:2FAE
L:C$easyax5043.c$1923$2$724:2FAE
L:C$easyax5043.c$1924$2$724:2FB5
L:C$easyax5043.c$1926$1$723:2FB8
L:C$easyax5043.c$1927$1$723:2FB8
L:C$easyax5043.c$1928$1$723:2FBF
L:C$easyax5043.c$1929$1$723:2FC2
L:C$easyax5043.c$1930$1$723:2FC8
L:C$easyax5043.c$1931$1$723:2FCD
L:C$easyax5043.c$1932$2$729:304B
L:C$easyax5043.c$1933$2$729:304B
L:C$easyax5043.c$1935$2$729:3051
L:C$easyax5043.c$1936$2$729:3051
L:C$easyax5043.c$1937$2$729:3054
L:C$easyax5043.c$1938$2$729:3057
L:C$easyax5043.c$1940$2$729:305D
L:C$easyax5043.c$1941$2$729:305D
L:C$easyax5043.c$1942$2$729:305D
L:C$easyax5043.c$1943$2$729:305F
L:C$easyax5043.c$1944$2$729:3065
L:C$easyax5043.c$1945$2$729:3068
L:C$easyax5043.c$1947$2$729:306E
L:C$easyax5043.c$1948$2$729:306E
L:C$easyax5043.c$1949$2$729:306E
L:C$easyax5043.c$1950$2$729:3070
L:C$easyax5043.c$1951$2$729:3076
L:C$easyax5043.c$1952$2$729:3079
L:C$easyax5043.c$1954$2$729:307F
L:C$easyax5043.c$1955$2$729:307F
L:C$easyax5043.c$1956$2$729:307F
L:C$easyax5043.c$1957$2$729:3081
L:C$easyax5043.c$1958$2$729:3087
L:C$easyax5043.c$1959$2$729:308A
L:C$easyax5043.c$1960$2$729:308D
L:C$easyax5043.c$1961$2$729:308D
L:C$easyax5043.c$1962$3$730:3094
L:C$easyax5043.c$1963$3$730:309A
L:C$easyax5043.c$1964$3$730:30B6
L:C$easyax5043.c$1966$2$729:30BC
L:C$easyax5043.c$1968$2$729:30C2
L:C$easyax5043.c$1969$2$729:30C2
L:C$easyax5043.c$1970$2$729:30C2
L:C$easyax5043.c$1971$2$729:30C8
L:C$easyax5043.c$1972$2$729:30CA
L:C$easyax5043.c$1973$2$729:30CD
L:C$easyax5043.c$1974$2$729:30D0
L:C$easyax5043.c$1976$2$729:30D6
L:C$easyax5043.c$1977$2$729:30D6
L:C$easyax5043.c$1978$2$729:30D6
L:C$easyax5043.c$1979$2$729:30D6
L:C$easyax5043.c$1980$2$729:30D6
L:C$easyax5043.c$1981$2$729:30D6
L:C$easyax5043.c$1982$2$729:30D8
L:C$easyax5043.c$1983$2$729:30DF
L:C$easyax5043.c$1984$2$729:30E4
L:C$easyax5043.c$1985$2$729:30E9
L:C$easyax5043.c$1986$2$729:30F0
L:C$easyax5043.c$1987$2$729:30F5
L:C$easyax5043.c$1988$2$729:30FB
L:C$easyax5043.c$1989$2$729:3102
L:C$easyax5043.c$1990$2$729:3107
L:C$easyax5043.c$1991$2$729:310F
L:C$easyax5043.c$1992$3$734:3112
L:C$easyax5043.c$1993$2$729:3117
L:C$easyax5043.c$1994$2$729:311A
L:C$easyax5043.c$1995$2$729:311D
L:C$easyax5043.c$1996$3$736:3125
L:C$easyax5043.c$1997$2$729:312B
L:C$easyax5043.c$1998$2$729:312F
L:C$easyax5043.c$1999$2$729:3132
L:C$easyax5043.c$2000$2$729:3138
L:C$easyax5043.c$2001$2$729:313D
L:C$easyax5043.c$2002$2$729:3159
L:C$easyax5043.c$2003$2$729:315F
L:C$easyax5043.c$2005$2$729:3165
L:C$easyax5043.c$2006$2$729:3165
L:C$easyax5043.c$2007$2$729:3165
L:C$easyax5043.c$2008$2$729:3165
L:C$easyax5043.c$2009$2$729:3165
L:C$easyax5043.c$2010$2$729:3165
L:C$easyax5043.c$2011$2$729:3165
L:C$easyax5043.c$2012$2$729:3167
L:C$easyax5043.c$2013$2$729:316A
L:C$easyax5043.c$2014$2$729:3171
L:C$easyax5043.c$2015$2$729:3176
L:C$easyax5043.c$2016$2$729:317B
L:C$easyax5043.c$2017$2$729:3182
L:C$easyax5043.c$2018$2$729:3187
L:C$easyax5043.c$2019$2$729:318D
L:C$easyax5043.c$2020$2$729:3194
L:C$easyax5043.c$2021$2$729:3199
L:C$easyax5043.c$2022$2$729:31A1
L:C$easyax5043.c$2023$3$741:31A6
L:C$easyax5043.c$2024$3$742:31AC
L:C$easyax5043.c$2025$2$729:31B1
L:C$easyax5043.c$2026$3$743:31B6
L:C$easyax5043.c$2027$4$744:31B9
L:C$easyax5043.c$2028$4$745:31BF
L:C$easyax5043.c$2030$2$729:31C3
L:C$easyax5043.c$2031$2$729:31C6
L:C$easyax5043.c$2033$2$729:31C9
L:C$easyax5043.c$2034$2$729:31C9
L:C$easyax5043.c$2035$2$729:31CC
L:C$easyax5043.c$2036$3$746:31CF
L:C$easyax5043.c$2037$3$747:31D5
L:C$easyax5043.c$2038$3$748:31DA
L:C$easyax5043.c$2039$3$749:31DE
L:C$easyax5043.c$2040$3$750:31E2
L:C$easyax5043.c$2041$3$751:31E6
L:C$easyax5043.c$2042$3$752:31EA
L:C$easyax5043.c$2043$3$753:31EF
L:C$easyax5043.c$2044$3$754:31F5
L:C$easyax5043.c$2045$2$729:31FB
L:C$easyax5043.c$2046$3$755:31FE
L:C$easyax5043.c$2047$3$756:3203
L:C$easyax5043.c$2048$2$729:3208
L:C$easyax5043.c$2050$2$729:320E
L:C$easyax5043.c$2051$2$729:320E
L:C$easyax5043.c$2052$2$729:320E
L:C$easyax5043.c$2053$2$729:3210
L:C$easyax5043.c$2055$2$729:3216
L:C$easyax5043.c$2056$2$729:321C
L:C$easyax5043.c$2057$2$729:3229
L:C$easyax5043.c$2058$2$729:322F
L:C$easyax5043.c$2059$2$729:324B
L:C$easyax5043.c$2060$2$729:3265
L:C$easyax5043.c$2062$2$729:326B
L:C$easyax5043.c$2063$2$729:326B
L:C$easyax5043.c$2064$2$729:326B
L:C$easyax5043.c$2065$2$729:326D
L:C$easyax5043.c$2066$2$729:3270
L:C$easyax5043.c$2067$2$729:3273
L:C$easyax5043.c$2068$2$729:3279
L:C$easyax5043.c$2069$2$729:327F
L:C$easyax5043.c$2070$2$729:329F
L:C$easyax5043.c$2071$2$729:32A5
L:C$easyax5043.c$2072$2$729:32C1
L:C$easyax5043.c$2073$2$729:32C7
L:C$easyax5043.c$2074$2$729:32D9
L:C$easyax5043.c$2075$2$729:32F5
L:C$easyax5043.c$2076$2$729:32FB
L:C$easyax5043.c$2077$2$729:3301
L:C$easyax5043.c$2079$2$729:3304
L:C$easyax5043.c$2080$2$729:3306
L:C$easyax5043.c$2081$1$723:3309
L:C$easyax5043.c$2082$1$723:3309
L:XG$axradio_set_mode$0$0:3309
L:C$easyax5043.c$2084$1$723:330A
L:C$easyax5043.c$2086$1$764:330A
L:G$axradio_get_mode$0$0:330A
L:C$easyax5043.c$2087$1$764:330D
L:XG$axradio_get_mode$0$0:330D
L:C$easyax5043.c$2089$1$764:330E
L:G$axradio_set_channel$0$0:330E
L:C$easyax5043.c$2092$1$766:3310
L:C$easyax5043.c$2093$1$766:331B
L:C$easyax5043.c$2094$1$766:3321
L:C$easyax5043.c$2095$1$766:3326
L:C$easyax5043.c$2096$1$766:333A
L:C$easyax5043.c$2097$1$766:3340
L:C$easyax5043.c$2099$2$767:3346
L:C$easyax5043.c$2100$2$767:3364
L:C$easyax5043.c$2101$2$767:337E
L:C$easyax5043.c$2102$4$769:3386
L:C$easyax5043.c$2103$4$770:338E
L:C$easyax5043.c$2104$4$771:3395
L:C$easyax5043.c$2105$4$772:339C
L:C$easyax5043.c$2106$4$773:33A3
L:C$easyax5043.c$2108$3$774:33AA
L:C$easyax5043.c$2109$4$776:33B4
L:C$easyax5043.c$2110$4$777:33BB
L:C$easyax5043.c$2111$4$778:33C2
L:C$easyax5043.c$2112$4$779:33C9
L:C$easyax5043.c$2115$1$766:33D0
L:C$easyax5043.c$2116$1$766:33D8
L:C$easyax5043.c$2117$1$766:33DB
L:XG$axradio_set_channel$0$0:33DB
L:C$easyax5043.c$2119$1$766:33DC
L:C$easyax5043.c$2121$1$782:33DC
L:G$axradio_get_channel$0$0:33DC
L:C$easyax5043.c$2122$1$782:33E0
L:XG$axradio_get_channel$0$0:33E0
L:C$easyax5043.c$2124$1$782:33E3
L:C$easyax5043.c$2126$1$784:33E3
L:G$axradio_get_pllrange$0$0:33E3
L:C$easyax5043.c$2127$1$784:3401
L:XG$axradio_get_pllrange$0$0:3401
L:C$easyax5043.c$2129$1$784:3402
L:C$easyax5043.c$2131$1$786:3402
L:G$axradio_get_pllvcoi$0$0:3402
L:C$easyax5043.c$2132$2$787:3409
L:C$easyax5043.c$2133$2$787:3417
L:C$easyax5043.c$2134$2$787:341B
L:C$easyax5043.c$2137$2$788:341F
L:C$easyax5043.c$2138$2$788:3428
L:C$easyax5043.c$2139$3$789:342C
L:C$easyax5043.c$2140$4$790:343B
L:C$easyax5043.c$2141$4$790:346F
L:C$easyax5043.c$2142$4$790:3472
L:C$easyax5043.c$2144$3$789:3475
L:C$easyax5043.c$2147$1$786:3479
L:C$easyax5043.c$2148$1$786:347D
L:XG$axradio_get_pllvcoi$0$0:347D
L:C$easyax5043.c$2150$1$786:3480
L:Feasyax5043$axradio_set_curfreqoffset$0$0:3480
L:C$easyax5043.c$2152$1$792:3487
L:C$easyax5043.c$2153$1$792:3495
L:C$easyax5043.c$2154$1$792:34C0
L:C$easyax5043.c$2155$1$792:34C5
L:C$easyax5043.c$2156$1$792:34D6
L:C$easyax5043.c$2158$1$792:34FD
L:C$easyax5043.c$2159$1$792:351D
L:C$easyax5043.c$2160$1$792:3520
L:XFeasyax5043$axradio_set_curfreqoffset$0$0:3520
L:C$easyax5043.c$2162$1$792:3521
L:C$easyax5043.c$2164$1$794:3521
L:G$axradio_set_freqoffset$0$0:3521
L:C$easyax5043.c$2166$2$795:3526
L:C$easyax5043.c$2167$2$795:3535
L:C$easyax5043.c$2168$2$795:3538
L:C$easyax5043.c$2170$1$794:353A
L:C$easyax5043.c$2171$1$794:353C
L:XG$axradio_set_freqoffset$0$0:353C
L:C$easyax5043.c$2173$1$794:353D
L:C$easyax5043.c$2175$1$797:353D
L:G$axradio_get_freqoffset$0$0:353D
L:C$easyax5043.c$2176$1$797:3550
L:XG$axradio_get_freqoffset$0$0:3550
L:C$easyax5043.c$2178$1$797:3551
L:G$axradio_set_local_address$0$0:3551
L:C$easyax5043.c$2180$1$799:3557
L:C$easyax5043.c$2181$1$799:356C
L:C$easyax5043.c$2182$1$799:356F
L:XG$axradio_set_local_address$0$0:356F
L:C$easyax5043.c$2184$1$799:3570
L:G$axradio_get_local_address$0$0:3570
L:C$easyax5043.c$2186$1$801:3576
L:C$easyax5043.c$2187$1$801:358E
L:XG$axradio_get_local_address$0$0:358E
L:C$easyax5043.c$2189$1$801:358F
L:G$axradio_set_default_remote_address$0$0:358F
L:C$easyax5043.c$2191$1$803:3595
L:C$easyax5043.c$2192$1$803:35AA
L:XG$axradio_set_default_remote_address$0$0:35AA
L:C$easyax5043.c$2194$1$803:35AB
L:G$axradio_get_default_remote_address$0$0:35AB
L:C$easyax5043.c$2196$1$805:35B1
L:C$easyax5043.c$2197$1$805:35C9
L:XG$axradio_get_default_remote_address$0$0:35C9
L:C$easyax5043.c$2199$1$805:35CA
L:G$axradio_transmit$0$0:35CA
L:C$easyax5043.c$2201$1$807:35D0
L:C$easyax5043.c$2206$2$808:361E
L:C$easyax5043.c$2208$3$809:361E
L:C$easyax5043.c$2210$3$809:3628
L:C$easyax5043.c$2211$3$809:3638
L:C$easyax5043.c$2213$2$808:363E
L:C$easyax5043.c$2214$3$808:3644
L:C$easyax5043.c$2215$4$811:3646
L:C$easyax5043.c$2216$4$812:364C
L:C$easyax5043.c$2217$4$813:3652
L:C$easyax5043.c$2219$1$807:3658
L:C$easyax5043.c$2220$3$810:3672
L:C$libmftypes.h$351$6$830:3674
L:C$easyax5043.c$2223$6$830:3679
L:C$easyax5043.c$2224$3$816:367B
L:C$easyax5043.c$2225$3$816:367F
L:C$easyax5043.c$2226$4$817:3683
L:C$easyax5043.c$2227$4$818:368B
L:C$libmftypes.h$358$6$833:3691
L:C$easyax5043.c$2230$2$808:3694
L:C$easyax5043.c$2237$2$808:369A
L:C$easyax5043.c$2238$2$808:369A
L:C$easyax5043.c$2239$2$808:36A1
L:C$easyax5043.c$2240$2$808:36A7
L:C$easyax5043.c$2241$3$820:36AC
L:C$easyax5043.c$2242$3$821:36B0
L:C$easyax5043.c$2243$3$822:36B6
L:C$easyax5043.c$2244$2$808:36BC
L:C$easyax5043.c$2245$2$808:36C4
L:C$easyax5043.c$2246$2$808:36D3
L:C$easyax5043.c$2251$2$808:36D3
L:C$easyax5043.c$2252$2$808:36D5
L:C$easyax5043.c$2253$2$808:36DC
L:C$easyax5043.c$2254$2$808:36E2
L:C$easyax5043.c$2255$2$808:36E2
L:C$easyax5043.c$2256$2$808:36EB
L:C$easyax5043.c$2257$2$808:36F2
L:C$easyax5043.c$2258$2$808:3709
L:C$easyax5043.c$2259$2$808:3712
L:C$easyax5043.c$2260$2$808:3718
L:C$easyax5043.c$2261$2$808:372F
L:C$easyax5043.c$2262$2$808:375B
L:C$easyax5043.c$2263$2$808:3766
L:C$easyax5043.c$2264$2$808:3778
L:C$easyax5043.c$2265$2$808:3783
L:C$easyax5043.c$2266$2$808:37A6
L:C$easyax5043.c$2267$2$808:37B1
L:C$easyax5043.c$2268$2$808:37D6
L:C$easyax5043.c$2269$3$823:37DE
L:C$easyax5043.c$2270$3$823:37F0
L:C$easyax5043.c$2272$2$808:380E
L:C$easyax5043.c$2273$2$808:3815
L:C$easyax5043.c$2274$2$808:3835
L:C$easyax5043.c$2275$2$808:383C
L:C$easyax5043.c$2276$2$808:386B
L:C$easyax5043.c$2277$2$808:3872
L:C$easyax5043.c$2278$2$808:3877
L:C$easyax5043.c$2279$2$808:387D
L:C$easyax5043.c$2280$2$808:3884
L:C$easyax5043.c$2281$2$808:3889
L:C$easyax5043.c$2283$2$808:389D
L:C$easyax5043.c$2284$2$808:38AF
L:C$easyax5043.c$2285$3$824:38B6
L:C$easyax5043.c$2293$4$825:38DE
L:C$easyax5043.c$2294$4$825:38DE
L:C$easyax5043.c$2295$4$825:38E1
L:C$easyax5043.c$2296$5$826:38E4
L:C$easyax5043.c$2297$5$827:38ED
L:C$easyax5043.c$2298$4$825:38F3
L:C$easyax5043.c$2299$4$825:38FC
L:C$easyax5043.c$2300$4$825:3902
L:C$easyax5043.c$2301$4$825:3908
L:C$easyax5043.c$2302$4$825:3924
L:C$easyax5043.c$2303$4$825:392A
L:C$easyax5043.c$2307$2$808:392D
L:C$easyax5043.c$2309$2$808:392F
L:C$easyax5043.c$2310$2$808:3935
L:C$easyax5043.c$2311$2$808:3938
L:C$easyax5043.c$2313$2$808:393B
L:C$easyax5043.c$2314$2$808:393D
L:C$easyax5043.c$2315$1$807:3940
L:C$easyax5043.c$2316$1$807:3940
L:XG$axradio_transmit$0$0:3940
L:C$easyax5043.c$2318$1$807:3941
L:Feasyax5043$axradio_set_paramsets$0$0:3941
L:C$easyax5043.c$2320$1$835:3943
L:C$easyax5043.c$2321$1$835:394D
L:C$easyax5043.c$2322$1$835:3950
L:C$easyax5043.c$2323$1$835:3957
L:C$easyax5043.c$2324$1$835:395A
L:XFeasyax5043$axradio_set_paramsets$0$0:395A
L:C$easyax5043.c$2326$1$835:395B
L:C$easyax5043.c$2328$1$838:395B
L:G$axradio_agc_freeze$0$0:395B
L:C$easyax5043.c$2329$1$838:3961
L:XG$axradio_agc_freeze$0$0:3961
L:C$easyax5043.c$2331$1$838:3962
L:C$easyax5043.c$2333$1$840:3962
L:G$axradio_agc_thaw$0$0:3962
L:C$easyax5043.c$2334$1$840:3968
L:XG$axradio_agc_thaw$0$0:3968
L:C$easyax5043.c$2336$1$840:3969
L:G$axradio_wait_n_lposccycles$0$0:3969
L:C$libmftypes.h$373$4$849:396B
L:C$easyax5043.c$2340$2$843:396D
L:C$easyax5043.c$2343$2$844:3976
L:C$easyax5043.c$2345$3$845:397E
L:C$easyax5043.c$2346$3$845:397F
L:C$easyax5043.c$2349$2$844:3983
L:C$easyax5043.c$2351$2$844:3988
L:C$easyax5043.c$2354$1$842:398B
L:C$libmftypes.h$368$4$852:3994
L:C$easyax5043.c$2355$3$851:3996
L:C$easyax5043.c$2356$3$851:3996
L:XG$axradio_wait_n_lposccycles$0$0:3996
L:C$easyax5043.c$2358$3$851:3997
L:C$easyax5043.c$2360$2$855:3997
L:G$axradio_calibrate_lposc$0$0:3997
L:C$easyax5043.c$2361$2$856:399C
L:C$easyax5043.c$2363$2$857:39A0
L:C$easyax5043.c$2364$2$858:39D1
L:C$easyax5043.c$2365$2$859:39D6
L:C$easyax5043.c$2366$2$860:39DC
L:C$easyax5043.c$2367$2$861:39EE
L:C$easyax5043.c$2368$1$854:39F9
L:C$easyax5043.c$2370$2$862:39FC
L:C$easyax5043.c$2371$1$854:3A02
L:C$easyax5043.c$2388$2$863:3A08
L:C$easyax5043.c$2389$2$864:3A1C
L:C$easyax5043.c$2390$1$854:3A2C
L:C$easyax5043.c$2392$2$865:3A32
L:C$easyax5043.c$2393$2$866:3A37
L:C$easyax5043.c$2396$2$867:3A3B
L:C$easyax5043.c$2397$2$867:3A40
L:C$easyax5043.c$2399$3$868:3A48
L:C$easyax5043.c$2400$4$870:3A4D
L:C$easyax5043.c$2405$2$867:3A51
L:XG$axradio_calibrate_lposc$0$0:3A51
L:C$easyax5043.c$2408$2$867:3A52
L:C$easyax5043.c$2410$1$872:3A52
L:G$axradio_commsleepexit$0$0:3A52
L:C$easyax5043.c$2411$1$872:3A55
L:XG$axradio_commsleepexit$0$0:3A55
L:C$easyax5043.c$2422$1$872:3A56
L:C$easyax5043.c$2424$1$874:3A56
L:G$axradio_check_fourfsk_modulation$0$0:3A56
L:C$easyax5043.c$2425$1$874:3A5B
L:C$easyax5043.c$2426$1$874:3A61
L:C$easyax5043.c$2428$1$874:3A66
L:C$easyax5043.c$2429$1$874:3A69
L:XG$axradio_check_fourfsk_modulation$0$0:3A69
L:C$easyax5043.c$2431$1$874:3A6A
L:C$easyax5043.c$2433$1$876:3A6A
L:G$axradio_get_transmitter_pa_type$0$0:3A6A
L:C$easyax5043.c$2434$1$876:3A74
L:XG$axradio_get_transmitter_pa_type$0$0:3A74
L:C$misc.c$74$0$0:3A75
L:G$lcd2_display_radio_error$0$0:3A75
L:C$misc.c$76$1$0:3A77
L:C$misc.c$77$1$337:3A7B
L:C$misc.c$78$2$338:3A7F
L:C$misc.c$79$3$339:3A89
L:C$misc.c$80$3$339:3A97
L:C$misc.c$81$3$339:3AAE
L:C$misc.c$83$2$338:3AB0
L:C$misc.c$84$1$337:3ABB
L:C$misc.c$85$1$337:3AC3
L:XG$lcd2_display_radio_error$0$0:3AC3
L:C$misc.c$102$1$337:3AC4
L:C$misc.c$104$1$337:3AC4
L:C$misc.c$105$1$341:3AC4
L:G$dbglink_display_radio_error$0$0:3AC4
L:C$misc.c$106$1$341:3AC9
L:C$misc.c$107$1$341:3AC9
L:C$misc.c$114$2$342:3ACF
L:C$misc.c$115$1$341:3AD6
L:C$misc.c$116$1$341:3ADE
L:XG$dbglink_display_radio_error$0$0:3ADE
L:C$misc.c$121$1$341:3ADF
L:C$misc.c$124$1$345:3ADF
L:Fmisc$delayms_callback$0$0:3ADF
L:C$misc.c$125$1$345:3AE6
L:XFmisc$delayms_callback$0$0:3AE6
L:C$misc.c$127$1$345:3AE7
L:G$delay_ms$0$0:3AE7
L:C$misc.c$131$1$347:3AF5
L:C$misc.c$132$1$347:3B03
L:C$misc.c$133$1$347:3B11
L:C$misc.c$134$1$347:3B2E
L:C$misc.c$135$1$347:3B63
L:C$misc.c$136$1$347:3B84
L:C$misc.c$137$1$347:3BB9
L:C$misc.c$138$1$347:3BD9
L:C$misc.c$139$1$347:3BFF
L:C$misc.c$140$1$347:3C1F
L:C$misc.c$141$1$347:3C29
L:C$misc.c$142$1$347:3C2F
L:C$misc.c$143$1$347:3C32
L:C$misc.c$144$2$348:3C32
L:C$misc.c$145$2$348:3C38
L:C$misc.c$146$1$347:3C3B
L:C$misc.c$147$1$347:3C4B
L:XG$delay_ms$0$0:3C4B
L:C$main.c$88$0$0:3C4C
L:Fmain$pwrmgmt_irq$0$0:3C4C
L:C$main.c$90$1$0:3C59
L:C$main.c$92$1$364:3C59
L:C$main.c$93$1$364:3C5F
L:C$main.c$95$1$364:3C61
L:C$main.c$96$1$364:3C66
L:C$main.c$99$1$364:3C6C
L:C$main.c$100$1$364:3C7B
L:XFmain$pwrmgmt_irq$0$0:3C7B
L:C$main.c$102$1$364:3C7C
L:C$main.c$106$1$366:3C7C
L:Fmain$transmit_packet$0$0:3C7C
L:C$main.c$107$1$366:3C84
L:C$main.c$109$1$366:3C9C
L:C$main.c$111$2$367:3CA3
L:C$main.c$112$2$367:3CB8
L:C$main.c$115$1$366:3CC7
L:C$main.c$116$1$366:3CDF
L:XFmain$transmit_packet$0$0:3CDF
L:C$main.c$118$1$366:3CE0
L:C$main.c$120$1$369:3CE0
L:Fmain$display_transmit_packet$0$0:3CE0
L:C$main.c$122$2$370:3CED
L:C$main.c$123$2$370:3CF3
L:C$main.c$132$1$369:3CFC
L:C$main.c$133$1$369:3D02
L:C$main.c$143$1$369:3D16
L:XFmain$display_transmit_packet$0$0:3D16
L:C$main.c$145$1$369:3D17
L:C$main.c$158$1$372:3D17
L:G$axradio_statuschange$0$0:3D17
L:C$main.c$161$2$373:3D27
L:C$main.c$163$2$373:3D2E
L:C$main.c$164$4$377:3D38
L:C$main.c$175$2$373:3D3A
L:C$main.c$178$2$373:3D3A
L:C$main.c$180$2$373:3D3E
L:C$main.c$182$5$382:3D47
L:C$main.c$197$2$373:3D4B
L:C$main.c$199$5$385:3D4E
L:C$main.c$212$2$373:3D50
L:C$main.c$213$4$387:3D53
L:C$main.c$215$2$373:3D55
L:C$main.c$217$2$373:3D59
L:C$main.c$227$2$373:3D59
L:C$main.c$228$2$373:3D5B
L:C$main.c$229$4$391:3D70
L:C$main.c$231$2$373:3D72
L:C$main.c$237$1$372:3D76
L:C$main.c$238$1$372:3D76
L:XG$axradio_statuschange$0$0:3D76
L:C$main.c$240$1$372:3D77
L:C$main.c$242$1$395:3D77
L:G$enable_radio_interrupt_in_mcu_pin$0$0:3D77
L:C$main.c$243$1$395:3D79
L:XG$enable_radio_interrupt_in_mcu_pin$0$0:3D79
L:C$main.c$245$1$395:3D7A
L:C$main.c$247$1$397:3D7A
L:G$disable_radio_interrupt_in_mcu_pin$0$0:3D7A
L:C$main.c$248$1$397:3D7C
L:XG$disable_radio_interrupt_in_mcu_pin$0$0:3D7C
L:C$main.c$250$1$397:3D7D
L:C$main.c$254$1$399:3D7D
L:Fmain$wakeup_callback$0$0:3D7D
L:C$main.c$255$1$399:3DC5
L:C$main.c$256$1$399:3DCB
L:C$main.c$257$1$399:3DCE
L:C$main.c$259$1$399:3DD1
L:XFmain$wakeup_callback$0$0:3DD1
L:C$main.c$261$1$399:3DD2
L:C$main.c$263$1$401:3DD2
L:G$_sdcc_external_startup$0$0:3DD2
L:C$main.c$264$2$402:3DD8
L:C$main.c$265$2$403:3DDE
L:C$main.c$267$1$401:3DE4
L:C$main.c$269$1$401:3DEA
L:C$main.c$271$1$401:3DF5
L:C$main.c$272$1$401:3DFB
L:C$main.c$274$1$401:3E03
L:C$main.c$275$1$401:3E06
L:C$main.c$277$1$401:3E0E
L:C$main.c$279$1$401:3E11
L:C$main.c$280$1$401:3E14
L:C$main.c$281$1$401:3E17
L:C$main.c$282$1$401:3E1A
L:C$main.c$283$1$401:3E1D
L:C$main.c$284$1$401:3E20
L:C$main.c$285$1$401:3E23
L:C$main.c$286$1$401:3E26
L:C$main.c$287$1$401:3E29
L:C$main.c$289$1$401:3E2C
L:C$main.c$290$1$401:3E2F
L:C$main.c$291$1$401:3E35
L:C$main.c$292$1$401:3E40
L:XG$_sdcc_external_startup$0$0:3E40
L:C$main.c$296$1$401:3E41
L:Fmain$si_write_reg$0$0:3E41
L:C$main.c$302$1$405:3E43
L:C$main.c$307$3$407:3E88
L:C$main.c$311$1$405:3E8A
L:C$main.c$312$2$408:3E90
L:C$main.c$313$2$408:3E9E
L:C$main.c$314$2$408:3EA3
L:C$main.c$316$5$413:3EA3
L:C$main.c$320$3$414:3EA5
L:C$main.c$322$2$408:3EA9
L:C$main.c$323$4$418:3EB3
L:C$main.c$324$2$408:3EB5
L:C$main.c$325$2$408:3EBB
L:C$main.c$326$2$408:3ED0
L:C$main.c$309$1$405:3EDA
L:C$main.c$329$3$420:3EEA
L:C$main.c$331$1$405:3EEC
L:XFmain$si_write_reg$0$0:3EEC
L:C$main.c$335$1$405:3EED
L:C$main.c$349$3$424:3EED
L:Fmain$synth_init$0$0:3EED
L:C$main.c$350$3$426:3EEF
L:C$main.c$351$3$428:3EF1
L:C$main.c$352$1$422:3EF3
L:C$main.c$353$1$422:3F04
L:C$main.c$354$1$422:3F13
L:C$main.c$355$1$422:3F22
L:C$main.c$356$1$422:3F33
L:C$main.c$357$1$422:3F43
L:C$main.c$358$3$430:3F53
L:C$main.c$359$3$432:3F55
L:C$main.c$360$3$434:3F57
L:C$main.c$362$1$422:3F59
L:XFmain$synth_init$0$0:3F59
L:C$libmftypes.h$368$4$458:3F5A
L:C$main.c$365$1$422:3F5A
L:C$main.c$372$1$436:3F5A
L:G$main$0$0:3F5A
L:C$main.c$377$1$436:3F5C
L:C$main.c$378$1$436:3F5F
L:C$main.c$379$1$436:3F62
L:C$main.c$381$1$436:3F65
L:C$main.c$383$4$439:3F6C
L:C$main.c$384$4$441:3F6E
L:C$main.c$385$4$443:3F70
L:C$main.c$386$4$445:3F72
L:C$main.c$388$2$437:3F74
L:C$main.c$392$2$437:3F7E
L:C$main.c$393$2$437:3F81
L:C$main.c$394$2$437:3F87
L:C$main.c$396$2$437:3F8A
L:C$main.c$398$3$446:3F8F
L:C$main.c$400$4$447:3F97
L:C$main.c$407$4$447:3FA0
L:C$main.c$410$2$437:3FA3
L:C$main.c$413$2$437:3FA3
L:C$main.c$420$2$437:3FAC
L:C$main.c$421$2$437:3FB5
L:C$main.c$435$2$437:3FBE
L:C$main.c$436$2$437:3FC7
L:C$main.c$438$3$448:3FD8
L:C$main.c$440$3$448:3FDB
L:C$main.c$442$4$449:3FE1
L:C$main.c$443$4$449:3FEE
L:C$main.c$446$2$437:4001
L:C$main.c$447$2$437:4007
L:C$main.c$448$2$437:4013
L:C$main.c$449$2$437:401F
L:C$main.c$450$2$437:4025
L:C$main.c$471$2$437:402E
L:C$main.c$473$2$437:4034
L:C$main.c$477$2$437:403C
L:C$main.c$478$2$437:405A
L:C$main.c$481$2$437:4060
L:C$main.c$483$3$450:4065
L:C$main.c$484$3$450:406B
L:C$main.c$485$3$450:406E
L:C$main.c$486$3$450:4074
L:C$main.c$492$2$451:4079
L:C$main.c$493$2$451:407C
L:C$main.c$496$1$436:407E
L:C$main.c$504$2$452:4081
L:C$libmftypes.h$373$5$461:4084
L:C$main.c$533$3$452:4086
L:C$main.c$536$3$453:4088
L:C$main.c$540$3$453:4093
L:C$main.c$541$3$453:409A
L:C$main.c$543$3$453:409C
L:C$main.c$545$2$452:40A1
L:C$libmftypes.h$368$5$464:40A3
L:C$main.c$546$4$463:40A5
L:C$main.c$549$1$436:40A5
L:C$main.c$550$1$436:40A7
L:C$main.c$554$1$436:40AC
L:C$main.c$558$2$454:40AC
L:C$main.c$560$3$454:40AF
L:C$main.c$563$3$455:40B1
L:C$main.c$567$3$455:40BC
L:C$main.c$568$3$455:40C3
L:C$main.c$570$3$455:40C5
L:C$main.c$573$1$436:40CC
L:XG$main$0$0:40CC
L:C$lcd2setpos.c$3$0$0:40CD
L:G$lcd2_setpos$0$0:40CD
L:C$lcd2setpos.c$5$1$65:40CF
L:C$lcd2setpos.c$6$1$65:40D7
L:XG$lcd2_setpos$0$0:40D7
L:C$lcd2uwrnum16.c$240$1$67:40D8
L:C$lcd2uwrnum16.c$25$0$0:40D8
L:G$lcd2_writenum16$0$0:40D8
L:C$ax5043deepsleep.c$117$0$0:41CE
L:C$ax5043deepsleep.c$119$1$92:41CE
L:C$lcd2uwrnum16.c$241$1$67:41CE
L:G$ax5043_enter_deepsleep$0$0:41CE
L:XG$lcd2_writenum16$0$0:41CE
L:C$ax5043deepsleep.c$120$2$93:41D1
L:C$ax5043deepsleep.c$124$2$94:41D7
L:C$ax5043deepsleep.c$125$2$95:41D7
L:C$ax5043deepsleep.c$126$1$92:41DE
L:C$ax5043deepsleep.c$128$1$92:41E7
L:C$ax5043deepsleep.c$129$1$92:41ED
L:XG$ax5043_enter_deepsleep$0$0:41ED
L:C$ax5043deepsleep.c$131$1$92:41EE
L:C$ax5043deepsleep.c$133$1$97:41EE
L:G$ax5043_wakeup_deepsleep$0$0:41EE
L:C$ax5043deepsleep.c$134$1$97:41F1
L:C$ax5043deepsleep.c$135$1$97:41F4
L:C$ax5043deepsleep.c$136$1$97:41FA
L:C$ax5043deepsleep.c$138$1$97:41FD
L:C$ax5043deepsleep.c$139$1$97:4206
L:C$ax5043deepsleep.c$146$1$97:420F
L:C$ax5043deepsleep.c$148$2$98:4214
L:C$ax5043deepsleep.c$149$2$98:4217
L:C$ax5043deepsleep.c$150$2$98:421D
L:C$ax5043deepsleep.c$152$1$97:4221
L:C$ax5043deepsleep.c$153$1$97:4228
L:C$ax5043deepsleep.c$154$1$97:422D
L:C$ax5043deepsleep.c$155$1$97:4230
L:XG$ax5043_wakeup_deepsleep$0$0:4230
L:C$ax5043reset.c$102$0$0:4231
L:C$ax5043reset.c$106$1$92:4231
L:G$ax5043_reset$0$0:4231
L:C$ax5043reset.c$107$1$92:4234
L:C$ax5043reset.c$109$1$92:4237
L:C$ax5043reset.c$113$1$92:423D
L:C$ax5043reset.c$114$1$92:4240
L:C$ax5043reset.c$116$1$92:4246
L:C$ax5043reset.c$117$1$92:424F
L:C$ax5043reset.c$126$1$92:4258
L:C$ax5043reset.c$129$2$93:425B
L:C$ax5043reset.c$130$2$94:425B
L:C$ax5043reset.c$133$1$92:4263
L:C$ax5043reset.c$136$1$92:4269
L:C$ax5043reset.c$137$1$92:426D
L:C$ax5043reset.c$142$1$92:4272
L:C$ax5043reset.c$143$1$92:4277
L:C$ax5043reset.c$145$1$92:427A
L:C$ax5043reset.c$146$1$92:427C
L:C$ax5043reset.c$147$1$92:4289
L:C$ax5043reset.c$148$1$92:428C
L:C$ax5043reset.c$149$1$92:428E
L:C$ax5043reset.c$150$1$92:429B
L:C$ax5043reset.c$152$1$92:42A0
L:C$ax5043reset.c$153$1$92:42A7
L:C$ax5043reset.c$154$1$92:42AC
L:C$ax5043reset.c$155$1$92:42AF
L:XG$ax5043_reset$0$0:42AF
L:C$ax5043reset.c$474$1$92:42B0
L:C$libmftypes.h$351$4$106:42B0
L:G$ax5043_probeirq$0$0:42B0
L:C$ax5043reset.c$477$4$106:42B5
L:C$ax5043reset.c$478$1$98:42B9
L:C$ax5043reset.c$479$1$98:42BC
L:C$ax5043reset.c$480$2$99:42BF
L:C$ax5043reset.c$481$1$98:42C5
L:C$ax5043reset.c$482$2$100:42CA
L:C$ax5043reset.c$483$1$98:42CF
L:C$ax5043reset.c$484$2$101:42D5
L:C$ax5043reset.c$485$1$98:42DB
L:C$ax5043reset.c$486$2$102:42E0
L:C$ax5043reset.c$487$2$102:42E5
L:C$ax5043reset.c$488$2$102:42EE
L:C$ax5043reset.c$490$2$102:42EE
L:C$ax5043reset.c$491$2$102:42F0
L:C$ax5043reset.c$492$2$102:42F9
L:C$ax5043reset.c$496$2$102:42F9
L:C$libmftypes.h$358$5$109:4301
L:C$ax5043reset.c$498$2$102:4304
L:C$ax5043reset.c$499$1$98:4307
L:C$ax5043reset.c$500$1$98:4309
L:C$libmftypes.h$358$4$112:430E
L:C$ax5043reset.c$502$1$98:4311
L:C$ax5043reset.c$503$1$98:4314
L:XG$ax5043_probeirq$0$0:4314
L:C$wt0setcfg.c$178$0$0:437A
L:C$wt0setcfg.c$180$1$70:437A
L:G$wtimer0_setconfig$0$0:437A
L:C$wt0setcfg.c$181$1$70:4383
L:C$wt0setcfg.c$182$1$70:4383
L:C$wt0setcfg.c$183$1$70:4386
L:C$wt0setcfg.c$184$1$70:4389
L:C$wt0setcfg.c$185$1$70:438C
L:C$wt0setcfg.c$186$1$70:4391
L:C$wt0setcfg.c$187$1$70:4393
L:XG$wtimer0_setconfig$0$0:4393
L:C$wt1setcfg.c$119$0$0:4394
L:C$wt1setcfg.c$121$1$70:4394
L:G$wtimer1_setconfig$0$0:4394
L:C$wt1setcfg.c$122$1$70:439D
L:C$wt1setcfg.c$123$1$70:439D
L:C$wt1setcfg.c$124$1$70:43A0
L:C$wt1setcfg.c$125$1$70:43A3
L:C$wt1setcfg.c$126$1$70:43A6
L:C$wt1setcfg.c$127$1$70:43AB
L:C$wt1setcfg.c$128$1$70:43AD
L:XG$wtimer1_setconfig$0$0:43AD
L:C$wtimer.c$312$1$77:43AE
L:C$wtimer.c$58$0$0:43AE
L:C$wtimer.c$62$1$71:43AE
L:C$wtimer.c$88$1$77:43AE
L:Fwtimer$dummy0$0$0:43AE
L:Fwtimer$wtimer_doinit$0$0:43AE
L:XFwtimer$dummy1$0$0:43AE
L:C$wtimer.c$314$1$79:43B0
L:C$wtimer.c$315$1$79:43B2
L:C$wtimer.c$316$1$79:43BA
L:C$wtimer.c$317$1$79:43BD
L:C$wtimer.c$318$2$80:43C0
L:C$wtimer.c$319$2$80:43CD
L:C$wtimer.c$320$2$80:43D4
L:C$wtimer.c$322$2$81:43D9
L:C$wtimer.c$323$2$81:43E5
L:C$wtimer.c$324$2$81:43F8
L:C$wtimer.c$325$2$81:4403
L:C$wtimer.c$327$1$79:440A
L:C$wtimer.c$328$1$79:4416
L:C$wtimer.c$329$1$79:4428
L:C$wtimer.c$330$1$79:4433
L:C$wtimer.c$331$1$79:443A
L:C$wtimer.c$332$1$79:443D
L:C$wtimer.c$333$1$79:4440
L:C$wtimer.c$334$1$79:4442
L:XFwtimer$wtimer_doinit$0$0:4442
L:C$wtimer.c$336$1$79:4443
L:C$wtimer.c$338$1$83:4443
L:G$wtimer_init$0$0:4443
L:C$wtimer.c$339$1$83:444C
L:XG$wtimer_init$0$0:444C
L:C$wtimer.c$342$1$83:444D
L:C$wtimer.c$344$1$85:444D
L:G$wtimer_init_deepsleep$0$0:444D
L:C$wtimer.c$345$1$85:4453
L:XG$wtimer_init_deepsleep$0$0:4453
L:C$wtimer.c$348$1$85:4454
L:G$wtimer_addcb_core$0$0:4454
L:C$wtimer.c$350$1$87:4458
L:C$wtimer.c$352$2$88:445C
L:C$wtimer.c$353$2$88:4465
L:C$wtimer.c$355$2$88:446D
L:C$wtimer.c$357$1$87:4473
L:C$wtimer.c$358$1$87:447C
L:C$wtimer.c$359$1$87:4485
L:XG$wtimer_addcb_core$0$0:4485
L:C$wtimer.c$363$1$87:4486
L:C$wtimer.c$367$1$90:4486
L:C$wtimer.c$523$1$96:4486
L:C$wtimer.c$526$1$96:4486
L:C$wtimer.c$613$1$98:4486
L:Fwtimer$dummy2$0$0:4486
L:G$wtimer0_addcore$0$0:4486
L:XFwtimer$dummy3$0$0:4486
L:C$wtimer.c$614$1$98:44EA
L:C$wtimer.c$616$1$98:44EA
L:C$wtimer.c$620$1$100:44EA
L:C$wtimer.c$776$1$106:44EA
L:C$wtimer.c$779$1$106:44EA
L:C$wtimer.c$786$1$108:44EA
L:Fwtimer$dummy4$0$0:44EA
L:G$wtimer1_addcore$0$0:44EA
L:XFwtimer$dummy5$0$0:44EA
L:XG$wtimer0_addcore$0$0:44EA
L:C$wtimer.c$787$1$108:44F1
L:C$wtimer.c$789$1$108:44F1
L:C$wtimer.c$861$1$110:44F1
L:Fwtimer$wtimer_preparesleep$0$0:44F1
L:XG$wtimer1_addcore$0$0:44F1
L:C$wtimer.c$862$1$110:454A
L:C$wtimer.c$864$1$110:454A
L:C$wtimer.c$914$1$112:454A
L:Fwtimer$wtimer_checkexpired$0$0:454A
L:XFwtimer$wtimer_preparesleep$0$0:454A
L:C$wtimer.c$1414$1$112:4577
L:C$wtimer.c$1471$1$115:4577
L:C$wtimer.c$1472$1$115:4577
L:C$wtimer.c$1483$1$115:4577
L:C$wtimer.c$915$1$112:4577
L:Fwtimer$wtimer_cansleep_dummy$0$0:4577
L:G$wtimer_idle$0$0:4577
L:XFwtimer$wtimer_cansleep_dummy$0$0:4577
L:XFwtimer$wtimer_checkexpired$0$0:4577
L:C$libmftypes.h$351$4$124:4579
L:C$wtimer.c$1485$4$124:457E
L:C$wtimer.c$1486$1$117:4580
L:C$libmftypes.h$358$5$127:4595
L:C$wtimer.c$1488$2$118:4598
L:C$wtimer.c$1490$1$117:459D
L:C$wtimer.c$1491$2$119:45B1
L:C$wtimer.c$1496$2$119:45B4
L:C$wtimer.c$1497$2$119:45BA
L:C$wtimer.c$1498$2$119:45C2
L:C$wtimer.c$1499$2$119:45CD
L:C$wtimer.c$1502$2$119:45D5
L:C$wtimer.c$1503$3$120:45D9
L:C$libmftypes.h$358$6$130:45E0
L:C$wtimer.c$1505$3$120:45E3
L:C$wtimer.c$1508$2$119:45E8
L:C$wtimer.c$1509$1$117:45ED
L:C$wtimer.c$1510$2$121:45F1
L:C$libmftypes.h$358$4$133:45F4
L:C$wtimer.c$1513$1$117:45F7
L:C$wtimer.c$1514$1$117:45FA
L:XG$wtimer_idle$0$0:45FA
L:C$wtimer.c$1524$1$117:45FB
L:C$wtimer.c$1531$1$117:45FB
L:G$wtimer_runcallbacks$0$0:45FB
L:C$libmftypes.h$351$5$143:45FD
L:C$wtimer.c$1533$5$143:4602
L:C$wtimer.c$1534$2$136:4604
L:C$wtimer.c$1535$2$136:4607
L:C$wtimer.c$1536$2$136:460E
L:C$wtimer.c$1537$2$136:4611
L:C$wtimer.c$1540$4$137:461A
L:C$wtimer.c$1541$4$138:4622
L:C$wtimer.c$1542$5$139:462A
L:C$libmftypes.h$358$8$146:463B
L:C$wtimer.c$1544$5$139:463E
L:C$wtimer.c$1545$5$139:463F
L:C$libmftypes.h$363$8$149:4668
L:C$wtimer.c$1547$5$139:466A
L:C$wtimer.c$1551$4$140:466E
L:C$libmftypes.h$358$7$152:4673
L:C$wtimer.c$1553$4$140:4676
L:C$wtimer.c$1555$4$140:4679
L:C$wtimer.c$1559$1$135:467B
L:XG$wtimer_runcallbacks$0$0:467B
L:C$wtcbadd.c$35$0$0:46F0
L:G$wtimer_add_callback$0$0:46F0
L:C$wtcbadd.c$37$4$73:46F9
L:C$wtcbadd.c$38$1$70:46FB
L:C$wtcbadd.c$39$3$75:4709
L:C$wtcbadd.c$40$3$75:4709
L:XG$wtimer_add_callback$0$0:4709
L:C$wt0addr.c$37$0$0:470A
L:C$wt0addr.c$90$1$70:470A
L:G$wtimer0_addrelative$0$0:470A
L:C$wt0addr.c$91$1$70:4751
L:C$wt1addr.c$37$0$0:4751
L:C$wt1addr.c$90$1$70:4751
L:G$wtimer1_addrelative$0$0:4751
L:XG$wtimer0_addrelative$0$0:4751
L:C$crcccittb.c$259$1$74:4798
L:C$crcccittb.c$41$0$0:4798
L:C$wt1addr.c$91$1$70:4798
L:G$crc_ccitt$0$0:4798
L:XG$wtimer1_addrelative$0$0:4798
L:C$crcccittb.c$260$1$74:484E
L:C$wt0adda.c$35$0$0:484E
L:G$wtimer0_addabsolute$0$0:484E
L:XG$crc_ccitt$0$0:484E
L:C$wt0adda.c$37$4$73:4857
L:C$wt0adda.c$38$1$70:4859
L:C$wt0adda.c$39$1$70:4868
L:C$wt0adda.c$40$1$70:4871
L:C$wt0adda.c$41$3$75:4879
L:C$wt0adda.c$42$3$75:4879
L:XG$wtimer0_addabsolute$0$0:4879
L:C$lcd2utx.c$29$0$0:487A
L:G$lcd2_wait_txfree$0$0:487A
L:C$libmftypes.h$351$5$70:4884
L:C$lcd2utx.c$32$5$70:4889
L:C$lcd2utx.c$33$2$66:488D
L:C$libmftypes.h$358$6$73:4897
L:C$lcd2utx.c$35$3$67:489A
L:C$lcd2utx.c$37$2$66:489C
L:C$lcd2utx.c$38$2$66:48A3
L:C$libmftypes.h$358$5$76:48A6
L:C$lcd2utx.c$39$4$75:48A9
L:C$lcd2utx.c$41$1$65:48B3
L:XG$lcd2_wait_txfree$0$0:48B3
L:C$lcd2utx.c$63$1$65:48B4
L:C$libmftypes.h$351$5$83:48B4
L:G$lcd2_wait_txdone$0$0:48B4
L:C$lcd2utx.c$66$5$83:48B9
L:C$lcd2utx.c$67$2$79:48BD
L:C$libmftypes.h$358$6$86:48C4
L:C$lcd2utx.c$69$3$80:48C7
L:C$lcd2utx.c$71$2$79:48C9
L:C$lcd2utx.c$72$2$79:48D0
L:C$libmftypes.h$358$5$89:48D3
L:C$lcd2utx.c$73$4$88:48D6
L:C$lcd2utx.c$75$1$78:48D8
L:XG$lcd2_wait_txdone$0$0:48D8
L:C$lcd2utx.c$79$1$78:48D9
L:G$lcd2_tx$0$0:48D9
L:C$lcd2utx.c$81$1$91:48DD
L:C$lcd2utx.c$82$1$91:48E3
L:C$lcd2utx.c$83$1$91:48ED
L:C$lcd2utx.c$84$1$91:48F5
L:XG$lcd2_tx$0$0:48F5
L:C$radiord24.c$38$0$0:48F6
L:C$radiord24.c$62$1$90:48F6
L:G$radio_read24$0$0:48F6
L:C$pn9buf.c$234$1$74:491D
L:C$pn9buf.c$36$0$0:491D
L:C$radiord24.c$63$1$90:491D
L:G$pn9_buffer$0$0:491D
L:XG$radio_read24$0$0:491D
L:C$pn9buf.c$235$1$74:4A2F
L:C$radiord16.c$38$0$0:4A2F
L:C$radiord16.c$60$1$90:4A2F
L:G$radio_read16$0$0:4A2F
L:XG$pn9_buffer$0$0:4A2F
L:C$radiord16.c$61$1$90:4A52
L:C$standby.c$41$0$0:4A52
L:C$standby.c$55$1$39:4A52
L:G$enter_standby$0$0:4A52
L:XG$radio_read16$0$0:4A52
L:C$standby.c$56$1$39:4A61
L:XG$enter_standby$0$0:4A61
L:C$lcd2init.c$34$0$0:4A7C
L:C$lcd2init.c$63$1$86:4A7C
L:G$lcd2_irq$0$0:4A7C
L:C$lcd2init.c$64$1$86:4AA1
L:C$lcd2init.c$66$1$86:4AA1
L:C$lcd2init.c$85$1$88:4AA1
L:G$lcd2_poll$0$0:4AA1
L:XG$lcd2_irq$0$0:4AA1
L:C$lcd2init.c$244$1$100:4AB8
L:C$lcd2init.c$246$1$100:4AB8
L:C$lcd2init.c$264$1$102:4AB8
L:G$lcd2_txpokecmd$0$0:4AB8
L:XG$lcd2_txbuffersize$0$0:4AB8
L:C$lcd2init.c$265$1$102:4ACB
L:C$lcd2init.c$267$1$102:4ACB
L:C$lcd2init.c$285$1$104:4ACB
L:G$lcd2_txpoke$0$0:4ACB
L:XG$lcd2_txpokecmd$0$0:4ACB
L:C$lcd2init.c$286$1$104:4ADE
L:C$lcd2init.c$288$1$104:4ADE
L:C$lcd2init.c$305$1$106:4ADE
L:G$lcd2_txpokehex$0$0:4ADE
L:XG$lcd2_txpoke$0$0:4ADE
L:C$lcd2init.c$306$1$106:4AF4
L:C$lcd2init.c$308$1$106:4AF4
L:C$lcd2init.c$318$1$108:4AF4
L:G$lcd2_txidle$0$0:4AF4
L:XG$lcd2_txpokehex$0$0:4AF4
L:C$lcd2init.c$319$1$108:4AFE
L:C$lcd2init.c$321$1$108:4AFE
L:C$lcd2init.c$335$1$110:4AFE
L:C$lcd2init.c$336$1$110:4AFE
L:C$lcd2init.c$974$1$110:4AFE
L:Flcd2init$wtimer_cansleep_dummy$0$0:4AFE
L:G$lcd2_init$0$0:4AFE
L:XFlcd2init$wtimer_cansleep_dummy$0$0:4AFE
L:XG$lcd2_txidle$0$0:4AFE
L:C$lcd2init.c$986$1$112:4B0A
L:C$lcd2init.c$988$1$112:4B0D
L:C$lcd2init.c$989$1$112:4B10
L:C$lcd2init.c$992$2$112:4B13
L:C$lcd2init.c$993$2$112:4B15
L:C$lcd2init.c$994$2$112:4B19
L:C$lcd2init.c$995$2$113:4B1D
L:C$lcd2init.c$996$3$114:4B1D
L:C$lcd2init.c$997$2$113:4B34
L:C$lcd2init.c$1061$1$112:4B3A
L:C$lcd2init.c$1062$1$112:4B3D
L:C$lcd2init.c$1063$1$112:4B40
L:C$lcd2init.c$1064$1$112:4B43
L:C$lcd2init.c$1065$1$112:4B46
L:C$lcd2init.c$1066$1$112:4B49
L:C$lcd2init.c$1067$1$112:4B4C
L:C$lcd2init.c$1069$2$112:4B4F
L:C$lcd2init.c$1071$1$112:4B51
L:C$lcd2init.c$1073$1$112:4B54
L:C$lcd2init.c$1074$1$112:4B63
L:XG$lcd2_init$0$0:4B63
L:C$lcd2init.c$1076$1$112:4B64
L:C$lcd2init.c$1150$1$117:4B64
L:G$lcd2_portinit$0$0:4B64
L:C$lcd2init.c$1151$1$117:4B67
L:C$lcd2init.c$1159$1$117:4B6D
L:C$lcd2init.c$1160$1$117:4B70
L:C$lcd2init.c$1161$1$117:4B73
L:C$lcd2init.c$1162$1$117:4B75
L:C$lcd2init.c$1163$1$117:4B78
L:C$lcd2init.c$1164$1$117:4B7B
L:C$lcd2init.c$1165$1$117:4B7E
L:C$lcd2init.c$1166$1$117:4B81
L:C$lcd2init.c$1168$2$117:4B84
L:C$lcd2init.c$1170$1$117:4B86
L:C$lcd2init.c$1172$1$117:4B89
L:XG$lcd2_portinit$0$0:4B89
L:C$flashcal.c$320$1$179:4B8A
L:C$flashcal.c$63$0$0:4B8A
L:G$flash_apply_calibration$0$0:4B8A
L:C$flashcal.c$321$1$179:4CE5
L:XG$flash_apply_calibration$0$0:4CE5
L:C$chksgnlim32.c$36$0$0:4CE6
L:C$chksgnlim32.c$88$1$39:4CE6
L:G$checksignedlimit32$0$0:4CE6
L:C$chksgnlim32.c$89$1$39:4D1F
L:C$setupcal.c$100$0$0:4D1F
L:C$setupcal.c$113$1$97:4D1F
L:C$setupcal.c$114$1$97:4D1F
L:G$wtimer0_correctinterval$0$0:4D1F
L:XG$checksignedlimit32$0$0:4D1F
L:XG$wtimer0_correctinterval$0$0:4D1F
L:C$setupcal.c$116$1$97:4D20
L:C$setupcal.c$129$1$99:4D20
L:C$setupcal.c$130$1$99:4D20
L:G$wtimer1_correctinterval$0$0:4D20
L:XG$wtimer1_correctinterval$0$0:4D20
L:C$setupcal.c$530$1$99:4D21
L:Fsetupcal$compute_frcosccfg$0$0:4D21
L:C$setupcal.c$532$1$99:4D28
L:C$setupcal.c$533$1$101:4D2A
L:C$setupcal.c$534$2$102:4D3B
L:C$setupcal.c$535$2$102:4D3F
L:C$setupcal.c$536$2$102:4D43
L:C$setupcal.c$537$2$102:4D48
L:C$setupcal.c$539$1$101:4D57
L:C$setupcal.c$540$1$101:4D66
L:C$setupcal.c$541$1$101:4D6B
L:C$setupcal.c$542$1$101:4D6D
L:XFsetupcal$compute_frcosccfg$0$0:4D6D
L:C$setupcal.c$544$1$101:4D6E
L:Fsetupcal$compute_frcoscref$0$0:4D6E
L:C$setupcal.c$549$1$104:4D7B
L:C$setupcal.c$550$1$104:4D86
L:C$setupcal.c$551$2$105:4D90
L:C$setupcal.c$552$2$105:4D99
L:C$setupcal.c$553$2$105:4DBD
L:C$setupcal.c$556$1$104:4DC4
L:C$setupcal.c$564$1$104:4E10
L:XFsetupcal$compute_frcoscref$0$0:4E10
L:C$setupcal.c$566$1$104:4E11
L:Fsetupcal$compute_lposccfg$0$0:4E11
L:C$setupcal.c$568$1$104:4E18
L:C$setupcal.c$569$1$107:4E1A
L:C$setupcal.c$570$1$107:4E3A
L:C$setupcal.c$571$2$108:4E48
L:C$setupcal.c$572$2$108:4E4C
L:C$setupcal.c$573$2$108:4E50
L:C$setupcal.c$574$2$108:4E55
L:C$setupcal.c$576$1$107:4E64
L:C$setupcal.c$577$1$107:4E70
L:C$setupcal.c$579$1$107:4E75
L:C$setupcal.c$584$1$107:4E7D
L:C$setupcal.c$585$1$107:4E7F
L:XFsetupcal$compute_lposccfg$0$0:4E7F
L:C$setupcal.c$587$1$107:4E80
L:G$setup_osc_calibration$0$0:4E80
L:C$setupcal.c$589$1$107:4E8C
L:C$setupcal.c$593$1$110:4E93
L:C$setupcal.c$594$1$110:4EB3
L:C$setupcal.c$595$1$110:4EB7
L:C$setupcal.c$596$1$110:4EBD
L:C$setupcal.c$597$1$110:4EE3
L:C$setupcal.c$598$1$110:4EF7
L:C$setupcal.c$600$2$111:4EFB
L:C$setupcal.c$605$2$111:4F05
L:C$setupcal.c$607$2$112:4F09
L:C$setupcal.c$609$1$110:4F0C
L:C$setupcal.c$610$1$110:4F15
L:C$setupcal.c$611$2$113:4F1F
L:C$setupcal.c$612$2$113:4F24
L:C$setupcal.c$613$2$113:4F27
L:C$setupcal.c$614$2$113:4F30
L:C$setupcal.c$615$2$113:4F33
L:C$setupcal.c$616$2$113:4F36
L:C$setupcal.c$618$2$113:4F36
L:C$setupcal.c$619$2$113:4F38
L:C$setupcal.c$620$2$113:4F3B
L:C$setupcal.c$621$2$113:4F44
L:C$setupcal.c$622$2$113:4F47
L:C$setupcal.c$623$2$113:4F4A
L:C$setupcal.c$625$2$113:4F4A
L:C$setupcal.c$626$2$113:4F4C
L:C$setupcal.c$627$2$113:4F4F
L:C$setupcal.c$628$2$113:4F52
L:C$setupcal.c$630$2$113:4F52
L:C$setupcal.c$631$2$113:4F54
L:C$setupcal.c$632$1$110:4F57
L:C$setupcal.c$634$1$110:4F59
L:C$setupcal.c$635$1$110:4F62
L:C$setupcal.c$642$1$110:4F6B
L:C$setupcal.c$643$1$110:4F70
L:C$setupcal.c$644$1$110:4F75
L:C$setupcal.c$645$1$110:4F7A
L:XG$setup_osc_calibration$0$0:4F7A
L:C$chksgnlim16.c$36$0$0:4F7B
L:C$chksgnlim16.c$73$1$39:4F7B
L:G$checksignedlimit16$0$0:4F7B
L:C$chksgnlim16.c$74$1$39:4FA2
L:C$sgnlim16.c$36$0$0:4FA2
L:C$sgnlim16.c$84$1$39:4FA2
L:G$signedlimit16$0$0:4FA2
L:XG$checksignedlimit16$0$0:4FA2
L:C$ax5043commslpexit.c$92$0$0:4FD9
L:C$ax5043commslpexit.c$94$1$92:4FD9
L:C$sgnlim16.c$85$1$39:4FD9
L:G$ax5043_commsleepexit$0$0:4FD9
L:XG$signedlimit16$0$0:4FD9
L:C$ax5043commslpexit.c$95$1$92:4FDC
L:C$ax5043commslpexit.c$96$1$92:4FDF
L:C$ax5043commslpexit.c$97$1$92:4FE8
L:C$ax5043commslpexit.c$99$1$92:4FEB
L:C$ax5043commslpexit.c$100$1$92:4FF4
L:C$ax5043commslpexit.c$108$1$92:4FFD
L:C$ax5043commslpexit.c$109$1$92:5000
L:XG$ax5043_commsleepexit$0$0:5000
L:C$ax5043rdfifo.c$105$1$92:5001
L:C$ax5043rdfifo.c$41$0$0:5001
L:G$ax5043_readfifo$0$0:5001
L:C$ax5043rdfifo.c$106$1$92:5055
L:C$wt01rem.c$35$0$0:5055
L:G$wtimer_remove$0$0:5055
L:XG$ax5043_readfifo$0$0:5055
L:C$wt01rem.c$38$4$73:505E
L:C$wt01rem.c$39$1$70:5060
L:C$wt01rem.c$40$1$70:5075
L:C$wt01rem.c$41$1$70:5091
L:C$wt01rem.c$43$1$70:50A8
L:C$wt01rem.c$44$1$70:50AA
L:XG$wtimer_remove$0$0:50AA
L:C$dbglink.c$367$1$97:50AB
L:C$dbglink.c$369$1$97:50AB
L:C$dbglink.c$377$1$99:50AB
L:C$dbglink.c$50$0$0:50AB
L:C$dbglink.c$62$1$70:50AB
L:Fdbglink$dummy0$0$0:50AB
L:G$dbglink_rxpeek$0$0:50AB
L:XG$dbglink_rxbuffersize$0$0:50AB
L:C$dbglink.c$378$1$99:50B2
L:C$dbglink.c$380$1$99:50B2
L:C$dbglink.c$395$1$101:50B2
L:G$dbglink_txpoke$0$0:50B2
L:XG$dbglink_rxpeek$0$0:50B2
L:C$dbglink.c$396$1$101:50C1
L:C$dbglink.c$398$1$101:50C1
L:C$dbglink.c$415$1$103:50C1
L:G$dbglink_txpokehex$0$0:50C1
L:XG$dbglink_txpoke$0$0:50C1
L:C$dbglink.c$416$1$103:50D7
L:C$dbglink.c$418$1$103:50D7
L:C$dbglink.c$429$1$105:50D7
L:G$dbglink_txidle$0$0:50D7
L:XG$dbglink_txpokehex$0$0:50D7
L:C$dbglink.c$430$1$105:50E6
L:C$dbglink.c$432$1$105:50E6
L:C$dbglink.c$443$1$107:50E6
L:G$dbglink_txbusy$0$0:50E6
L:XG$dbglink_txidle$0$0:50E6
L:C$dbglink.c$1210$1$109:50F5
L:C$dbglink.c$1212$1$111:50F5
L:C$dbglink.c$444$1$107:50F5
L:C$dbglink.c$446$1$107:50F5
L:C$dbglink.c$461$1$109:50F5
L:C$dbglink.c$462$1$109:50F5
L:Fdbglink$wtimer_cansleep_dummy$0$0:50F5
L:G$dbglink_init$0$0:50F5
L:XFdbglink$wtimer_cansleep_dummy$0$0:50F5
L:XG$dbglink_txbusy$0$0:50F5
L:C$dbglink.c$1213$1$111:5101
L:C$dbglink.c$1214$1$111:5104
L:C$dbglink.c$1215$1$111:5107
L:XG$dbglink_init$0$0:5107
L:C$lcd2wrstr.c$11$0$0:5108
L:C$lcd2wrstr.c$95$1$65:5108
L:G$lcd2_writestr$0$0:5108
L:C$lcd2wrstr.c$96$1$65:518D
L:XG$lcd2_writestr$0$0:518D
L:C$lcd2clear.c$3$0$0:518E
L:G$lcd2_clear$0$0:518E
L:C$lcd2clear.c$5$1$0:5195
L:C$lcd2clear.c$6$1$65:519C
L:C$lcd2clear.c$7$1$65:51A9
L:C$lcd2clear.c$8$1$65:51AC
L:C$lcd2clear.c$9$1$65:51AE
L:C$lcd2clear.c$10$1$65:51B1
L:C$lcd2clear.c$11$1$65:51B6
L:C$lcd2clear.c$12$1$65:51B8
L:C$lcd2clear.c$13$1$65:51BC
L:C$lcd2clear.c$14$1$65:51C1
L:C$lcd2clear.c$15$1$65:51C3
L:C$lcd2clear.c$16$2$66:51C5
L:C$lcd2clear.c$17$1$65:51CB
L:C$lcd2clear.c$18$1$65:51CF
L:XG$lcd2_clear$0$0:51CF
L:C$setupxosc.c$39$0$0:51D0
L:G$setup_xosc$0$0:51D0
L:C$setupxosc.c$41$1$46:51D2
L:C$setupxosc.c$42$1$46:51DB
L:C$setupxosc.c$43$1$46:51DE
L:C$setupxosc.c$44$1$46:51E1
L:C$setupxosc.c$45$1$46:51EC
L:XG$setup_xosc$0$0:51EC
L:C$delay.c$40$0$0:51ED
L:C$delay.c$54$1$39:51ED
L:G$delay$0$0:51ED
L:C$delay.c$55$1$39:5201
L:C$wrnum16.c$118$1$41:5201
L:C$wrnum16.c$43$0$0:5201
L:G$libmf_num16_digit$0$0:5201
L:XG$delay$0$0:5201
L:C$wrnum16.c$119$1$41:5263
L:C$wtcbrem.c$35$0$0:5263
L:G$wtimer_remove_callback$0$0:5263
L:XG$libmf_num16_digit$0$0:5263
L:C$wtcbrem.c$38$4$73:526C
L:C$wtcbrem.c$39$1$70:526E
L:C$wtcbrem.c$41$1$70:527E
L:C$wtcbrem.c$42$1$70:5280
L:XG$wtimer_remove_callback$0$0:5280
L:C$wtrem.c$106$1$70:5281
L:C$wtrem.c$37$0$0:5281
L:G$wtimer_removecb_core$0$0:5281
L:C$wtrem.c$107$1$70:52C6
L:C$wtrem.c$109$1$70:52C6
L:C$wtrem.c$116$1$72:52C6
L:G$wtimer0_removecb_core$0$0:52C6
L:XG$wtimer_removecb_core$0$0:52C6
L:C$wtrem.c$117$1$72:52CC
L:C$wtrem.c$119$1$72:52CC
L:C$wtrem.c$126$1$74:52CC
L:G$wtimer1_removecb_core$0$0:52CC
L:XG$wtimer0_removecb_core$0$0:52CC
L:C$ax5043wrfifo.c$106$1$92:52D2
L:C$ax5043wrfifo.c$41$0$0:52D2
L:C$wtrem.c$127$1$74:52D2
L:G$ax5043_writefifo$0$0:52D2
L:XG$wtimer1_removecb_core$0$0:52D2
L:C$ax5043wrfifo.c$107$1$92:5328
L:C$lcd2txcmds.c$9$0$0:5328
L:G$lcd2_txcmdshort$0$0:5328
L:XG$ax5043_writefifo$0$0:5328
L:C$lcd2txcmds.c$11$1$65:532E
L:C$lcd2txcmds.c$12$1$65:5334
L:C$lcd2txcmds.c$13$1$65:5347
L:C$lcd2txcmds.c$14$1$65:5351
L:XG$lcd2_txcmdshort$0$0:5351
L:C$sleep.c$41$0$0:5352
L:C$sleep.c$64$1$39:5352
L:G$enter_sleep$0$0:5352
L:C$sleep.c$65$1$39:5377
L:C$uart0init.c$122$0$0:5377
L:C$uart0init.c$134$1$75:5377
L:C$uart0init.c$439$1$102:5377
L:C$uart0init.c$441$1$102:5377
L:C$uart0init.c$449$1$104:5377
L:Fuart0init$dummy0$0$0:5377
L:G$uart0_rxpeek$0$0:5377
L:XG$enter_sleep$0$0:5377
L:XG$uart0_rxbuffersize$0$0:5377
L:C$uart0init.c$450$1$104:537E
L:C$uart0init.c$452$1$104:537E
L:C$uart0init.c$467$1$106:537E
L:G$uart0_txpoke$0$0:537E
L:XG$uart0_rxpeek$0$0:537E
L:C$uart0init.c$468$1$106:538D
L:C$uart0init.c$470$1$106:538D
L:C$uart0init.c$487$1$108:538D
L:G$uart0_txpokehex$0$0:538D
L:XG$uart0_txpoke$0$0:538D
L:C$uart0init.c$488$1$108:53A3
L:C$uart0init.c$490$1$108:53A3
L:C$uart0init.c$504$1$110:53A3
L:G$uart0_txidle$0$0:53A3
L:XG$uart0_txpokehex$0$0:53A3
L:C$uart0init.c$505$1$110:53BA
L:C$uart0init.c$507$1$110:53BA
L:C$uart0init.c$523$1$112:53BA
L:G$uart0_txbusy$0$0:53BA
L:XG$uart0_txidle$0$0:53BA
L:C$uart0init.c$1259$1$114:53D5
L:C$uart0init.c$524$1$112:53D5
L:C$uart0init.c$526$1$112:53D5
L:C$uart0init.c$541$1$114:53D5
L:C$uart0init.c$542$1$114:53D5
L:Fuart0init$wtimer_cansleep_dummy$0$0:53D5
L:G$uart0_init$0$0:53D5
L:XFuart0init$wtimer_cansleep_dummy$0$0:53D5
L:XG$uart0_txbusy$0$0:53D5
L:C$uart0init.c$1261$1$116:53DB
L:C$uart0init.c$1262$1$116:53DE
L:C$uart0init.c$1263$1$116:5407
L:C$uart0init.c$1264$1$116:540A
L:C$uart0init.c$1265$1$116:5410
L:XG$uart0_init$0$0:5410
L:C$uart1init.c$122$0$0:5411
L:C$uart1init.c$134$1$75:5411
L:C$uart1init.c$439$1$102:5411
L:C$uart1init.c$441$1$102:5411
L:C$uart1init.c$449$1$104:5411
L:Fuart1init$dummy0$0$0:5411
L:G$uart1_rxpeek$0$0:5411
L:XG$uart1_rxbuffersize$0$0:5411
L:C$uart1init.c$450$1$104:5418
L:C$uart1init.c$452$1$104:5418
L:C$uart1init.c$467$1$106:5418
L:G$uart1_txpoke$0$0:5418
L:XG$uart1_rxpeek$0$0:5418
L:C$uart1init.c$468$1$106:5427
L:C$uart1init.c$470$1$106:5427
L:C$uart1init.c$487$1$108:5427
L:G$uart1_txpokehex$0$0:5427
L:XG$uart1_txpoke$0$0:5427
L:C$uart1init.c$488$1$108:543D
L:C$uart1init.c$490$1$108:543D
L:C$uart1init.c$504$1$110:543D
L:G$uart1_txidle$0$0:543D
L:XG$uart1_txpokehex$0$0:543D
L:C$uart1init.c$505$1$110:5454
L:C$uart1init.c$507$1$110:5454
L:C$uart1init.c$523$1$112:5454
L:G$uart1_txbusy$0$0:5454
L:XG$uart1_txidle$0$0:5454
L:C$uart1init.c$1258$1$114:546F
L:C$uart1init.c$524$1$112:546F
L:C$uart1init.c$526$1$112:546F
L:C$uart1init.c$541$1$114:546F
L:C$uart1init.c$542$1$114:546F
L:Fuart1init$wtimer_cansleep_dummy$0$0:546F
L:G$uart1_init$0$0:546F
L:XFuart1init$wtimer_cansleep_dummy$0$0:546F
L:XG$uart1_txbusy$0$0:546F
L:C$uart1init.c$1260$1$116:5475
L:C$uart1init.c$1261$1$116:5478
L:C$uart1init.c$1262$1$116:54A1
L:C$uart1init.c$1263$1$116:54A4
L:C$uart1init.c$1264$1$116:54AA
L:XG$uart1_init$0$0:54AA
L:C$radiodswakecore.c$105$0$0:54AB
L:C$radiodswakecore.c$107$1$0:54AB
L:G$radio_wakeup_deepsleep_core$0$0:54AB
L:C$radiodswakecore.c$108$1$90:54AD
L:C$radiodswakecore.c$110$1$90:54B0
L:C$radiodswakecore.c$112$3$92:54B2
L:C$radiodswakecore.c$113$3$92:54B5
L:C$radiodswakecore.c$114$3$92:54B8
L:C$radiodswakecore.c$115$3$92:54BB
L:C$radiodswakecore.c$116$4$93:54C0
L:C$radiodswakecore.c$117$4$93:54C2
L:C$radiodswakecore.c$119$3$92:54C4
L:C$radiodswakecore.c$120$2$91:54C7
L:C$radiodswakecore.c$121$1$90:54CD
L:C$radiodswakecore.c$122$1$90:54CF
L:C$radiodswakecore.c$123$1$90:54D1
L:C$radiodswakecore.c$124$1$90:54D1
L:C$radiodswakecore.c$125$1$90:54D4
L:C$radiodswakecore.c$126$1$90:54DA
L:C$radiodswakecore.c$127$1$90:54DC
L:XG$radio_wakeup_deepsleep_core$0$0:54DC
L:C$pn9bits.c$36$0$0:54DD
L:C$pn9bits.c$67$1$74:54DD
L:G$pn9_advance_bits$0$0:54DD
L:C$lcd2uwrhex16.c$25$0$0:5503
L:C$lcd2uwrhex16.c$264$1$67:5503
L:C$pn9bits.c$68$1$74:5503
L:G$lcd2_writehex16$0$0:5503
L:XG$pn9_advance_bits$0$0:5503
L:C$lcd2uwrhex16.c$265$1$67:5614
L:C$pn9byte.c$36$0$0:5614
L:C$pn9byte.c$72$1$74:5614
L:G$pn9_advance_byte$0$0:5614
L:XG$lcd2_writehex16$0$0:5614
L:C$pn9byte.c$73$1$74:5648
L:C$signext20.c$36$0$0:5648
L:C$signext20.c$51$1$39:5648
L:G$signextend20$0$0:5648
L:XG$pn9_advance_byte$0$0:5648
L:C$signext20.c$52$1$39:565A
L:XG$signextend20$0$0:565A
L:C$dbglnkrxbuf.c$36$0$0:5676
L:C$dbglnkrxbuf.c$36$1$70:5676
L:C$signext24.c$36$0$0:5676
L:C$signext24.c$44$1$39:5676
L:Fdbglnkrxbuf$dbglink_define_rxbuffer$0$0:5676
L:G$signextend24$0$0:5676
L:XFdbglnkrxbuf$dbglink_define_rxbuffer$0$0:5676
L:C$dbglnktxbuf.c$36$0$0:567C
L:C$dbglnktxbuf.c$36$1$70:567C
L:C$libmftypes.h$351$4$73:567C
L:C$signext24.c$45$1$39:567C
L:C$wt0curt.c$44$0$0:567C
L:Fdbglnktxbuf$dbglink_define_txbuffer$0$0:567C
L:G$wtimer0_curtime$0$0:567C
L:XFdbglnktxbuf$dbglink_define_txbuffer$0$0:567C
L:XG$signextend24$0$0:567C
L:C$wt0curt.c$47$4$73:5681
L:C$wt0curt.c$48$1$70:5683
L:C$wt0curt.c$49$1$70:568A
L:C$libmftypes.h$358$4$76:5698
L:C$wt0curt.c$51$1$70:569B
L:C$wt0curt.c$52$1$70:56A2
L:XG$wtimer0_curtime$0$0:56A2
L:C$signext16.c$36$0$0:56A3
L:C$signext16.c$45$1$39:56A3
L:G$signextend16$0$0:56A3
L:C$setuplpxosc.c$70$0$0:56AB
L:C$signext16.c$46$1$39:56AB
L:G$setup_lpxosc$0$0:56AB
L:XG$signextend16$0$0:56AB
L:C$setuplpxosc.c$72$1$46:56AD
L:C$setuplpxosc.c$73$1$46:56B6
L:C$setuplpxosc.c$74$1$46:56B9
L:C$setuplpxosc.c$75$1$46:56BC
L:C$setuplpxosc.c$76$1$46:56C7
L:XG$setup_lpxosc$0$0:56C7
L:C$sleepcont.c$44$0$0:56C8
L:C$sleepcont.c$69$1$39:56C8
L:G$enter_sleep_cont$0$0:56C8
L:C$lcd2txbuf.c$13$0$0:56F2
L:C$lcd2txbuf.c$13$1$65:56F2
L:C$sleepcont.c$102$1$41:56F2
L:C$sleepcont.c$70$1$39:56F2
L:C$sleepcont.c$72$1$39:56F2
L:C$uart0rxbuf.c$34$0$0:56F2
L:C$uart0rxbuf.c$34$1$72:56F2
L:C$uart0txbuf.c$34$0$0:56F2
L:C$uart0txbuf.c$34$1$72:56F2
L:C$uart1rxbuf.c$34$0$0:56F2
L:C$uart1rxbuf.c$34$1$72:56F2
L:C$uart1txbuf.c$34$0$0:56F2
L:C$uart1txbuf.c$34$1$72:56F2
L:Flcd2txbuf$lcd2_define_txbuffer$0$0:56F2
L:Fsleepcont$dummy$0$0:56F2
L:Fuart0rxbuf$uart0_define_rxbuffer$0$0:56F2
L:Fuart0txbuf$uart0_define_txbuffer$0$0:56F2
L:Fuart1rxbuf$uart1_define_rxbuffer$0$0:56F2
L:Fuart1txbuf$uart1_define_txbuffer$0$0:56F2
L:XFlcd2txbuf$lcd2_define_txbuffer$0$0:56F2
L:XFuart0rxbuf$uart0_define_rxbuffer$0$0:56F2
L:XFuart0txbuf$uart0_define_txbuffer$0$0:56F2
L:XFuart1rxbuf$uart1_define_rxbuffer$0$0:56F2
L:XFuart1txbuf$uart1_define_txbuffer$0$0:56F2
L:XG$enter_sleep_cont$0$0:56F2
L:G$axradio_phy_innerfreqloop$0$0:56F2
L:G$axradio_phy_pn9$0$0:56F3
L:G$axradio_phy_nrchannels$0$0:56F4
L:G$axradio_phy_chanfreq$0$0:56F5
L:G$axradio_phy_chanpllrnginit$0$0:56F9
L:G$axradio_phy_chanvcoiinit$0$0:56FB
L:G$axradio_phy_vcocalib$0$0:56FC
L:G$axradio_phy_maxfreqoffset$0$0:56FD
L:G$axradio_phy_rssioffset$0$0:5701
L:G$axradio_phy_rssireference$0$0:5702
L:G$axradio_phy_channelbusy$0$0:5703
L:G$axradio_phy_cs_period$0$0:5704
L:G$axradio_phy_cs_enabled$0$0:5706
L:G$axradio_phy_lbt_retries$0$0:5707
L:G$axradio_phy_lbt_forcetx$0$0:5708
L:G$axradio_phy_preamble_wor_longlen$0$0:5709
L:G$axradio_phy_preamble_wor_len$0$0:570B
L:G$axradio_phy_preamble_longlen$0$0:570D
L:G$axradio_phy_preamble_len$0$0:570F
L:G$axradio_phy_preamble_byte$0$0:5711
L:G$axradio_phy_preamble_flags$0$0:5712
L:G$axradio_phy_preamble_appendbits$0$0:5713
L:G$axradio_phy_preamble_appendpattern$0$0:5714
L:G$axradio_framing_maclen$0$0:5715
L:G$axradio_framing_addrlen$0$0:5716
L:G$axradio_framing_destaddrpos$0$0:5717
L:G$axradio_framing_sourceaddrpos$0$0:5718
L:G$axradio_framing_lenpos$0$0:5719
L:G$axradio_framing_lenoffs$0$0:571A
L:G$axradio_framing_lenmask$0$0:571B
L:G$axradio_framing_swcrclen$0$0:571C
L:G$axradio_framing_synclen$0$0:571D
L:G$axradio_framing_syncword$0$0:571E
L:G$axradio_framing_syncflags$0$0:5722
L:G$axradio_framing_enable_sfdcallback$0$0:5723
L:G$axradio_framing_ack_timeout$0$0:5724
L:G$axradio_framing_ack_delay$0$0:5728
L:G$axradio_framing_ack_retransmissions$0$0:572C
L:G$axradio_framing_ack_seqnrpos$0$0:572D
L:G$axradio_framing_minpayloadlen$0$0:572E
L:G$axradio_wor_period$0$0:572F
L:G$axradio_sync_period$0$0:5731
L:G$axradio_sync_xoscstartup$0$0:5735
L:G$axradio_sync_slave_syncwindow$0$0:5739
L:G$axradio_sync_slave_initialsyncwindow$0$0:573D
L:G$axradio_sync_slave_syncpause$0$0:5741
L:G$axradio_sync_slave_maxperiod$0$0:5745
L:G$axradio_sync_slave_resyncloss$0$0:5747
L:G$axradio_sync_slave_nrrx$0$0:5748
L:G$axradio_sync_slave_rxadvance$0$0:5749
L:G$axradio_sync_slave_rxwindow$0$0:5755
L:G$axradio_sync_slave_rxtimeout$0$0:5761
L:G$axradio_lposckfiltmax$0$0:5765
L:G$axradio_fxtal$0$0:5767
L:G$remoteaddr$0$0:576B
L:G$localaddr$0$0:5770
L:G$framing_insert_counter$0$0:577A
L:G$framing_counter_pos$0$0:577B
L:G$demo_packet$0$0:577C
L:G$lpxosc_settlingtime$0$0:586C
L:Fmisc$errtbl$0$0:586E
L:Fmisc$__str_0$0$0:5886
L:Fmisc$__str_1$0$0:5897
L:Fmisc$__str_2$0$0:589F
L:Fmisc$__str_3$0$0:58AA
L:Fmisc$__str_4$0$0:58B5
L:Fmisc$__str_5$0$0:58C6
L:Fmisc$__str_6$0$0:58D1
L:Fmain$__str_0$0$0:58DE
L:Fmain$__str_1$0$0:58E5
L:Fmain$__str_2$0$0:58EA
L:Fmain$__str_3$0$0:58F1
L:Flcd2init$lcdinitcmd$0$0:58F8
L:Lsetupcal.compute_frcoscref$refs$1$104:5910
L:G$crc_crc8ccitt_msbtable$0$0:5934
L:Fwrnum16$subtbl$0$0:5A34
L:G$crc_ccitt_table$0$0:5A54
L:Feasyax5043$__xinit_f30_saved$0$0:5C54
L:Feasyax5043$__xinit_f31_saved$0$0:5C55
L:Feasyax5043$__xinit_f32_saved$0$0:5C56
L:Feasyax5043$__xinit_f33_saved$0$0:5C57
L:Feasyax5043$__xinit_radio_lcd_display$0$0:5C58
L:Feasyax5043$__xinit_radio_not_found_lcd_display$0$0:5C66
L:C$wtstdby.c$41$0$0:5CB6
L:C$wtstdby.c$55$1$39:5CB6
L:G$wtimer_standby$0$0:5CB6
L:C$wtstdby.c$56$1$39:5CE9
L:XG$wtimer_standby$0$0:5CE9
L:C$lcd2init.c$146$1$90:5CEA
L:C$lcd2init.c$86$1$88:5CEA
L:C$lcd2init.c$88$1$88:5CEA
L:Flcd2init$lcd2_iocore$0$0:5CEA
L:XG$lcd2_poll$0$0:5CEA
L:C$lcd2init.c$147$1$90:5D44
L:C$lcd2init.c$149$1$90:5D44
L:C$lcd2init.c$170$1$92:5D44
L:G$lcd2_txadvance$0$0:5D44
L:XFlcd2init$lcd2_iocore$0$0:5D44
L:C$lcd2init.c$171$1$92:5D66
L:C$lcd2init.c$173$1$92:5D66
L:C$lcd2init.c$195$1$94:5D66
L:G$lcd2_txbufptr$0$0:5D66
L:XG$lcd2_txadvance$0$0:5D66
L:C$lcd2init.c$196$1$94:5D8A
L:C$lcd2init.c$198$1$94:5D8A
L:C$lcd2init.c$213$1$96:5D8A
L:G$lcd2_txfreelinear$0$0:5D8A
L:XG$lcd2_txbufptr$0$0:5D8A
L:C$lcd2init.c$214$1$96:5D9E
L:C$lcd2init.c$216$1$96:5D9E
L:C$lcd2init.c$229$1$98:5D9E
L:G$lcd2_txfree$0$0:5D9E
L:XG$lcd2_txfreelinear$0$0:5D9E
L:C$lcd2init.c$230$1$98:5DAF
L:C$lcd2init.c$232$1$98:5DAF
L:C$lcd2init.c$243$1$100:5DAF
L:G$lcd2_txbuffersize$0$0:5DAF
L:XG$lcd2_txfree$0$0:5DAF
L:C$dbglink.c$115$1$75:5DB9
L:C$dbglink.c$117$1$75:5DB9
L:C$dbglink.c$178$1$77:5DB9
L:Fdbglink$dbglink_iocore$0$0:5DB9
L:XG$dbglink_poll$0$0:5DB9
L:C$dbglink.c$179$1$77:5E18
L:C$dbglink.c$181$1$77:5E18
L:C$dbglink.c$200$1$79:5E18
L:G$dbglink_rxadvance$0$0:5E18
L:XFdbglink$dbglink_iocore$0$0:5E18
L:C$dbglink.c$201$1$79:5E35
L:C$dbglink.c$203$1$79:5E35
L:C$dbglink.c$222$1$81:5E35
L:G$dbglink_txadvance$0$0:5E35
L:XG$dbglink_rxadvance$0$0:5E35
L:C$dbglink.c$223$1$81:5E52
L:C$dbglink.c$225$1$81:5E52
L:C$dbglink.c$247$1$83:5E52
L:G$dbglink_rxbufptr$0$0:5E52
L:XG$dbglink_txadvance$0$0:5E52
L:C$dbglink.c$248$1$83:5E74
L:C$dbglink.c$250$1$83:5E74
L:C$dbglink.c$275$1$85:5E74
L:G$dbglink_txbufptr$0$0:5E74
L:XG$dbglink_rxbufptr$0$0:5E74
L:C$dbglink.c$276$1$85:5E9A
L:C$dbglink.c$278$1$85:5E9A
L:C$dbglink.c$293$1$87:5E9A
L:G$dbglink_txfreelinear$0$0:5E9A
L:XG$dbglink_txbufptr$0$0:5E9A
L:C$dbglink.c$294$1$87:5EAE
L:C$dbglink.c$296$1$87:5EAE
L:C$dbglink.c$309$1$89:5EAE
L:G$dbglink_txfree$0$0:5EAE
L:XG$dbglink_txfreelinear$0$0:5EAE
L:C$dbglink.c$310$1$89:5EBF
L:C$dbglink.c$312$1$89:5EBF
L:C$dbglink.c$325$1$91:5EBF
L:G$dbglink_rxcountlinear$0$0:5EBF
L:XG$dbglink_txfree$0$0:5EBF
L:C$dbglink.c$326$1$91:5ECF
L:C$dbglink.c$328$1$91:5ECF
L:C$dbglink.c$341$1$93:5ECF
L:G$dbglink_rxcount$0$0:5ECF
L:XG$dbglink_rxcountlinear$0$0:5ECF
L:C$dbglink.c$342$1$93:5EE0
L:C$dbglink.c$344$1$93:5EE0
L:C$dbglink.c$352$1$95:5EE0
L:G$dbglink_txbuffersize$0$0:5EE0
L:XG$dbglink_rxcount$0$0:5EE0
L:C$dbglink.c$353$1$95:5EE7
L:C$dbglink.c$355$1$95:5EE7
L:C$dbglink.c$366$1$97:5EE7
L:G$dbglink_rxbuffersize$0$0:5EE7
L:XG$dbglink_txbuffersize$0$0:5EE7
L:C$uart0init.c$187$1$80:5EF0
L:C$uart0init.c$189$1$80:5EF0
L:C$uart0init.c$250$1$82:5EF0
L:Fuart0init$uart0_iocore$0$0:5EF0
L:XG$uart0_poll$0$0:5EF0
L:C$uart0init.c$251$1$82:5F4F
L:C$uart0init.c$253$1$82:5F4F
L:C$uart0init.c$272$1$84:5F4F
L:G$uart0_rxadvance$0$0:5F4F
L:XFuart0init$uart0_iocore$0$0:5F4F
L:C$uart0init.c$273$1$84:5F6C
L:C$uart0init.c$275$1$84:5F6C
L:C$uart0init.c$294$1$86:5F6C
L:G$uart0_txadvance$0$0:5F6C
L:XG$uart0_rxadvance$0$0:5F6C
L:C$uart0init.c$295$1$86:5F89
L:C$uart0init.c$297$1$86:5F89
L:C$uart0init.c$319$1$88:5F89
L:G$uart0_rxbufptr$0$0:5F89
L:XG$uart0_txadvance$0$0:5F89
L:C$uart0init.c$320$1$88:5FAB
L:C$uart0init.c$322$1$88:5FAB
L:C$uart0init.c$347$1$90:5FAB
L:G$uart0_txbufptr$0$0:5FAB
L:XG$uart0_rxbufptr$0$0:5FAB
L:C$uart0init.c$348$1$90:5FD1
L:C$uart0init.c$350$1$90:5FD1
L:C$uart0init.c$365$1$92:5FD1
L:G$uart0_txfreelinear$0$0:5FD1
L:XG$uart0_txbufptr$0$0:5FD1
L:C$uart0init.c$366$1$92:5FE5
L:C$uart0init.c$368$1$92:5FE5
L:C$uart0init.c$381$1$94:5FE5
L:G$uart0_txfree$0$0:5FE5
L:XG$uart0_txfreelinear$0$0:5FE5
L:C$uart0init.c$382$1$94:5FF6
L:C$uart0init.c$384$1$94:5FF6
L:C$uart0init.c$397$1$96:5FF6
L:G$uart0_rxcountlinear$0$0:5FF6
L:XG$uart0_txfree$0$0:5FF6
L:C$uart0init.c$398$1$96:6006
L:C$uart0init.c$400$1$96:6006
L:C$uart0init.c$413$1$98:6006
L:G$uart0_rxcount$0$0:6006
L:XG$uart0_rxcountlinear$0$0:6006
L:C$uart0init.c$414$1$98:6017
L:C$uart0init.c$416$1$98:6017
L:C$uart0init.c$424$1$100:6017
L:G$uart0_txbuffersize$0$0:6017
L:XG$uart0_rxcount$0$0:6017
L:C$uart0init.c$425$1$100:601E
L:C$uart0init.c$427$1$100:601E
L:C$uart0init.c$438$1$102:601E
L:G$uart0_rxbuffersize$0$0:601E
L:XG$uart0_txbuffersize$0$0:601E
L:C$uart1init.c$187$1$80:6027
L:C$uart1init.c$189$1$80:6027
L:C$uart1init.c$250$1$82:6027
L:Fuart1init$uart1_iocore$0$0:6027
L:XG$uart1_poll$0$0:6027
L:C$uart1init.c$251$1$82:6086
L:C$uart1init.c$253$1$82:6086
L:C$uart1init.c$272$1$84:6086
L:G$uart1_rxadvance$0$0:6086
L:XFuart1init$uart1_iocore$0$0:6086
L:C$uart1init.c$273$1$84:60A3
L:C$uart1init.c$275$1$84:60A3
L:C$uart1init.c$294$1$86:60A3
L:G$uart1_txadvance$0$0:60A3
L:XG$uart1_rxadvance$0$0:60A3
L:C$uart1init.c$295$1$86:60C0
L:C$uart1init.c$297$1$86:60C0
L:C$uart1init.c$319$1$88:60C0
L:G$uart1_rxbufptr$0$0:60C0
L:XG$uart1_txadvance$0$0:60C0
L:C$uart1init.c$320$1$88:60E2
L:C$uart1init.c$322$1$88:60E2
L:C$uart1init.c$347$1$90:60E2
L:G$uart1_txbufptr$0$0:60E2
L:XG$uart1_rxbufptr$0$0:60E2
L:C$uart1init.c$348$1$90:6108
L:C$uart1init.c$350$1$90:6108
L:C$uart1init.c$365$1$92:6108
L:G$uart1_txfreelinear$0$0:6108
L:XG$uart1_txbufptr$0$0:6108
L:C$uart1init.c$366$1$92:611C
L:C$uart1init.c$368$1$92:611C
L:C$uart1init.c$381$1$94:611C
L:G$uart1_txfree$0$0:611C
L:XG$uart1_txfreelinear$0$0:611C
L:C$uart1init.c$382$1$94:612D
L:C$uart1init.c$384$1$94:612D
L:C$uart1init.c$397$1$96:612D
L:G$uart1_rxcountlinear$0$0:612D
L:XG$uart1_txfree$0$0:612D
L:C$uart1init.c$398$1$96:613D
L:C$uart1init.c$400$1$96:613D
L:C$uart1init.c$413$1$98:613D
L:G$uart1_rxcount$0$0:613D
L:XG$uart1_rxcountlinear$0$0:613D
L:C$uart1init.c$414$1$98:614E
L:C$uart1init.c$416$1$98:614E
L:C$uart1init.c$424$1$100:614E
L:G$uart1_txbuffersize$0$0:614E
L:XG$uart1_rxcount$0$0:614E
L:C$uart1init.c$425$1$100:6155
L:C$uart1init.c$427$1$100:6155
L:C$uart1init.c$438$1$102:6155
L:G$uart1_rxbuffersize$0$0:6155
L:XG$uart1_txbuffersize$0$0:6155
