Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /mnt/hgfs/Xilinx Share/cs-m152a/lab_0/gates_example/combinational_gates_muxed_tb_isim_beh.exe -prj /mnt/hgfs/Xilinx Share/cs-m152a/lab_0/gates_example/combinational_gates_muxed_tb_beh.prj work.combinational_gates_muxed_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/mnt/hgfs/Xilinx Share/cs-m152a/lab_0/gates_example/src/combinational_gates/combinational_gates_muxed.v" into library work
Analyzing Verilog file "/mnt/hgfs/Xilinx Share/cs-m152a/lab_0/gates_example/src/combinational_gates/combinational_gates_muxed_TB.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94928 KB
Fuse CPU Usage: 1130 ms
Compiling module combinational_gates_muxed
Compiling module combinational_gates_muxed_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /mnt/hgfs/Xilinx Share/cs-m152a/lab_0/gates_example/combinational_gates_muxed_tb_isim_beh.exe
Fuse Memory Usage: 98076 KB
Fuse CPU Usage: 1160 ms
GCC CPU Usage: 470 ms
