// Seed: 2116923243
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wand id_3,
    output tri0 id_4,
    output wire id_5,
    output wand id_6,
    input  wire id_7,
    output tri1 id_8,
    input  tri  id_9,
    input  wire id_10,
    input  tri  id_11
);
endmodule
module module_1 #(
    parameter id_7 = 32'd37,
    parameter id_8 = 32'd28
) (
    input tri id_0,
    output supply0 id_1,
    input wire id_2,
    input wor id_3,
    output wor id_4,
    output logic id_5
);
  always id_5 = #1 1;
  defparam id_7.id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0,
      id_4,
      id_4,
      id_1,
      id_2,
      id_4,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
