INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/a_b_2/a_b_2.srcs/sources_1/new/a_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/a_b_2/a_b_2.srcs/sim_1/new/a_B_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_B_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/第三次/a_b_2/a_b_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
