Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lpt-10xe/Vivado/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L i2s_transmitter_v1_0_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot i2s_tx_10xe_tb_top_behav xil_defaultlib.i2s_tx_10xe_tb_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_1117_2127/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_tb_top.sv" Line 18. Module i2s_tx_10xe_tb_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI4_LITE/i2s_tx_10xe_axi4_lite_intf.sv" Line 14. Module i2s_tx_10xe_axi4_lite_intf has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI_STREAM/i2s_tx_10xe_axi_stream_intf.sv" Line 14. Module i2s_tx_10xe_axi_stream_intf has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_dut_intf.sv" Line 15. Module i2s_tx_10xe_dut_intf has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.gen/sources_1/ip/i2s_transmitter_0/sim/i2s_transmitter_0.sv" Line 55. Module i2s_transmitter_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.ip_user_files/ipstatic/hdl/i2s_transmitter_v1_0_rfs.sv" Line 1. Module i2s_transmitter_v1_0_5(C_NUM_CHANNELS=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.ip_user_files/ipstatic/hdl/i2s_transmitter_v1_0_rfs.sv" Line 1. Module i2s_transmitter_v1_0_5_sys(pNUM_I2S_CHANNELS=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.ip_user_files/ipstatic/hdl/i2s_transmitter_v1_0_rfs.sv" Line 1. Module i2s_transmitter_v1_0_5_axi has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 902. Module xpm_cdc_array_single(DEST_SYNC_FF=2,WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 902. Module xpm_cdc_array_single(DEST_SYNC_FF=2,WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 902. Module xpm_cdc_array_single(DEST_SYNC_FF=2,WIDTH=192) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 714. Module xpm_cdc_pulse(REG_OUTPUT=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 714. Module xpm_cdc_pulse(DEST_SYNC_FF=2,REG_OUTPUT=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 714. Module xpm_cdc_pulse(DEST_SYNC_FF=2,REG_OUTPUT=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 714. Module xpm_cdc_pulse(DEST_SYNC_FF=2,REG_OUTPUT=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 714. Module xpm_cdc_pulse(DEST_SYNC_FF=2,REG_OUTPUT=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 152. Module xpm_cdc_single(DEST_SYNC_FF=2,SRC_INPUT_REG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1174. Module xpm_cdc_async_rst(DEST_SYNC_FF=2,RST_ACTIVE_HIGH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.ip_user_files/ipstatic/hdl/i2s_transmitter_v1_0_rfs.sv" Line 1. Module i2s_transmitter_v1_0_5_aes_dec(pCHANNELS=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.ip_user_files/ipstatic/hdl/i2s_transmitter_v1_0_rfs.sv" Line 1. Module i2s_transmitter_v1_0_5_async_fifo_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2145. Module xpm_fifo_async(FIFO_MEMORY_TYPE="block",FIFO_WRITE_DEPTH=128,WRITE_DATA_WIDTH=35,WR_DATA_COUNT_WIDTH=8,FULL_RESET_VALUE=1,USE_ADV_FEATURES="1F1F",READ_MODE="fwft",FIFO_READ_LATENCY=0,READ_DATA_WIDTH=35,RD_DATA_COUNT_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 55. Module xpm_fifo_base(COMMON_CLOCK=0,FIFO_MEMORY_TYPE=2,FIFO_WRITE_DEPTH=128,WRITE_DATA_WIDTH=35,WR_DATA_COUNT_WIDTH=8,USE_ADV_FEATURES="1F1F",READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=35,RD_DATA_COUNT_WIDTH=8,DOUT_RESET_VALUE="0",FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1618. Module xpm_fifo_rst(COMMON_CLOCK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1058. Module xpm_cdc_sync_rst(DEST_SYNC_FF=2,INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1058. Module xpm_cdc_sync_rst(DEST_SYNC_FF=2,INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1906. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1906. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1858. Module xpm_counter_updn(COUNTER_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=4480,MEMORY_PRIMITIVE=2,CLOCKING_MODE=1,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=35,READ_DATA_WIDTH_A=35,BYTE_WRITE_WIDTH_A=35,ADDR_WIDTH_A=7,WRITE_DATA_WIDTH_B=35,READ_DATA_WIDTH_B=35,BYTE_WRITE_WIDTH_B=35,ADDR_WIDTH_B=7,READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 283. Module xpm_cdc_gray(DEST_SYNC_FF=2,INIT_SYNC_FF=1,WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1884. Module xpm_fifo_reg_vec(REG_WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 283. Module xpm_cdc_gray(INIT_SYNC_FF=1,WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1884. Module xpm_fifo_reg_vec(REG_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 283. Module xpm_cdc_gray(DEST_SYNC_FF=2,INIT_SYNC_FF=1,WIDTH=7) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.i2s_tx_10xe_axi4_lite_intf
Compiling module xil_defaultlib.i2s_tx_10xe_axi_stream_intf
Compiling module xil_defaultlib.i2s_tx_10xe_dut_intf
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(REG_OUTPUT=1)
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=2,REG...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=7)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=8)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.i2s_transmitter_0
Compiling module xil_defaultlib.i2s_tx_10xe_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2s_tx_10xe_tb_top_behav
