
AsuroWASD.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000ada  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00000ada  00000b6e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b3  0080007a  0080007a  00000b88  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b88  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000bb8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000188  00000000  00000000  00000bf4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001714  00000000  00000000  00000d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000064b  00000000  00000000  00002490  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006dc  00000000  00000000  00002adb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000474  00000000  00000000  000031b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000052e  00000000  00000000  0000362c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001444  00000000  00000000  00003b5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000158  00000000  00000000  00004f9e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2b c0       	rjmp	.+86     	; 0x5e <__vector_3>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	f0 c1       	rjmp	.+992    	; 0x3f4 <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	43 c3       	rjmp	.+1670   	; 0x69e <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ea ed       	ldi	r30, 0xDA	; 218
  3a:	fa e0       	ldi	r31, 0x0A	; 10
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	aa 37       	cpi	r26, 0x7A	; 122
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	21 e0       	ldi	r18, 0x01	; 1
  4a:	aa e7       	ldi	r26, 0x7A	; 122
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ad 32       	cpi	r26, 0x2D	; 45
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	c8 d2       	rcall	.+1424   	; 0x5ea <main>
  5a:	3d c5       	rjmp	.+2682   	; 0xad6 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <__vector_3>:
		if (time > timeout) data[0] = 'T'; //-----------------------änderung
	}
	/* blocking */
	else {
		while (i < length) {
			if (UCSRA & 0x80)
  5e:	1f 92       	push	r1
  60:	0f 92       	push	r0
			data[i++] = UDR;
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	0f 92       	push	r0
		}
		if (time > timeout) data[0] = 'T'; //-----------------------änderung
	}
	/* blocking */
	else {
		while (i < length) {
  66:	11 24       	eor	r1, r1
  68:	8f 93       	push	r24
  6a:	80 91 99 00 	lds	r24, 0x0099
			if (UCSRA & 0x80)
  6e:	8f 5f       	subi	r24, 0xFF	; 255
  70:	80 93 99 00 	sts	0x0099, r24
			data[i++] = UDR;
		}
	}
}
  74:	8f 91       	pop	r24
  76:	0f 90       	pop	r0
  78:	0f be       	out	0x3f, r0	; 63
  7a:	0f 90       	pop	r0
/* uses timer2 (36kHz for IR communication */
/* counts falling and rising edge => 36kHz*2 = 72kHz */
ISR (TIMER2_COMP_vect)
{
	count72kHz ++;
}
  7c:	1f 90       	pop	r1
  7e:	18 95       	reti

00000080 <MotorSpeed>:
}

/* Set motor speed */
void MotorSpeed(unsigned char left_speed, unsigned char right_speed)
{
	OCR1A = left_speed;
  80:	90 e0       	ldi	r25, 0x00	; 0
  82:	9b bd       	out	0x2b, r25	; 43
  84:	8a bd       	out	0x2a, r24	; 42
	OCR1B = right_speed;
  86:	70 e0       	ldi	r23, 0x00	; 0
  88:	79 bd       	out	0x29, r23	; 41
  8a:	68 bd       	out	0x28, r22	; 40
  8c:	08 95       	ret

0000008e <MotorDir>:
}

/* Set motor direction */
void MotorDir(unsigned char left_dir, unsigned char right_dir)
{
	PORTD = (PORTD &~ ((1 << PD4) | (1 << PD5))) | left_dir;
  8e:	92 b3       	in	r25, 0x12	; 18
  90:	9f 7c       	andi	r25, 0xCF	; 207
  92:	89 2b       	or	r24, r25
  94:	82 bb       	out	0x12, r24	; 18
	PORTB = (PORTB &~ ((1 << PB4) | (1 << PB5))) | right_dir;
  96:	88 b3       	in	r24, 0x18	; 24
  98:	8f 7c       	andi	r24, 0xCF	; 207
  9a:	68 2b       	or	r22, r24
  9c:	68 bb       	out	0x18, r22	; 24
  9e:	08 95       	ret

000000a0 <StatusLED>:
/* Status LED (OFF,GREEN,YELLOW,RED)*/
/* example code set StatusLED GREEN */
/* StatusLED(GREEN); */
void StatusLED(unsigned char color)
{
	if (color == OFF)    {GREEN_LED_OFF; RED_LED_OFF;}
  a0:	81 11       	cpse	r24, r1
  a2:	03 c0       	rjmp	.+6      	; 0xaa <StatusLED+0xa>
  a4:	c0 98       	cbi	0x18, 0	; 24
  a6:	92 98       	cbi	0x12, 2	; 18
  a8:	0a c0       	rjmp	.+20     	; 0xbe <StatusLED+0x1e>
	if (color == GREEN)  {GREEN_LED_ON; RED_LED_OFF;}
  aa:	81 30       	cpi	r24, 0x01	; 1
  ac:	19 f4       	brne	.+6      	; 0xb4 <StatusLED+0x14>
  ae:	c0 9a       	sbi	0x18, 0	; 24
  b0:	92 98       	cbi	0x12, 2	; 18
  b2:	08 95       	ret
	if (color == YELLOW) {GREEN_LED_ON; RED_LED_ON;}
  b4:	83 30       	cpi	r24, 0x03	; 3
  b6:	19 f4       	brne	.+6      	; 0xbe <StatusLED+0x1e>
  b8:	c0 9a       	sbi	0x18, 0	; 24
  ba:	92 9a       	sbi	0x12, 2	; 18
  bc:	08 95       	ret
	if (color == RED)    {GREEN_LED_OFF; RED_LED_ON;}
  be:	82 30       	cpi	r24, 0x02	; 2
  c0:	11 f4       	brne	.+4      	; 0xc6 <StatusLED+0x26>
  c2:	c0 98       	cbi	0x18, 0	; 24
  c4:	92 9a       	sbi	0x12, 2	; 18
  c6:	08 95       	ret

000000c8 <FrontLED>:
/* Front LED */
/* example code FrontLED ON */
/* FrontLED(ON); */
void FrontLED(unsigned char status)
{
	PORTD = (PORTD &~(1 << PD6)) | (status << PD6);
  c8:	22 b3       	in	r18, 0x12	; 18
  ca:	30 e4       	ldi	r19, 0x40	; 64
  cc:	83 9f       	mul	r24, r19
  ce:	c0 01       	movw	r24, r0
  d0:	11 24       	eor	r1, r1
  d2:	2f 7b       	andi	r18, 0xBF	; 191
  d4:	82 2b       	or	r24, r18
  d6:	82 bb       	out	0x12, r24	; 18
  d8:	08 95       	ret

000000da <BackLED>:
/* function for Break LEDs */
/* example code right LED On left LED Off */
/* BackLED(OFF,ON); */
void BackLED(unsigned char left, unsigned char right)
{
	if (left || right) {
  da:	81 11       	cpse	r24, r1
  dc:	0f c0       	rjmp	.+30     	; 0xfc <BackLED+0x22>
  de:	61 11       	cpse	r22, r1
  e0:	05 c0       	rjmp	.+10     	; 0xec <BackLED+0x12>
		PORTD &= ~(1 << PD7); // Wheel LED OFF
		DDRC |= (1 << PC0) | (1 << PC1); // Output => no odometrie
		PORTC |= (1 << PC0) | (1 << PC1);
	}
	if (!left) PORTC &= ~(1 << PC1);
  e2:	a9 98       	cbi	0x15, 1	; 21
	if (!right) PORTC &= ~(1 << PC0);
  e4:	61 11       	cpse	r22, r1
  e6:	12 c0       	rjmp	.+36     	; 0x10c <BackLED+0x32>
  e8:	a8 98       	cbi	0x15, 0	; 21
  ea:	08 95       	ret
/* example code right LED On left LED Off */
/* BackLED(OFF,ON); */
void BackLED(unsigned char left, unsigned char right)
{
	if (left || right) {
		PORTD &= ~(1 << PD7); // Wheel LED OFF
  ec:	97 98       	cbi	0x12, 7	; 18
		DDRC |= (1 << PC0) | (1 << PC1); // Output => no odometrie
  ee:	84 b3       	in	r24, 0x14	; 20
  f0:	83 60       	ori	r24, 0x03	; 3
  f2:	84 bb       	out	0x14, r24	; 20
		PORTC |= (1 << PC0) | (1 << PC1);
  f4:	85 b3       	in	r24, 0x15	; 21
  f6:	83 60       	ori	r24, 0x03	; 3
  f8:	85 bb       	out	0x15, r24	; 21
  fa:	f3 cf       	rjmp	.-26     	; 0xe2 <BackLED+0x8>
/* example code right LED On left LED Off */
/* BackLED(OFF,ON); */
void BackLED(unsigned char left, unsigned char right)
{
	if (left || right) {
		PORTD &= ~(1 << PD7); // Wheel LED OFF
  fc:	97 98       	cbi	0x12, 7	; 18
		DDRC |= (1 << PC0) | (1 << PC1); // Output => no odometrie
  fe:	84 b3       	in	r24, 0x14	; 20
 100:	83 60       	ori	r24, 0x03	; 3
 102:	84 bb       	out	0x14, r24	; 20
		PORTC |= (1 << PC0) | (1 << PC1);
 104:	85 b3       	in	r24, 0x15	; 21
 106:	83 60       	ori	r24, 0x03	; 3
 108:	85 bb       	out	0x15, r24	; 21
 10a:	ec cf       	rjmp	.-40     	; 0xe4 <BackLED+0xa>
 10c:	08 95       	ret

0000010e <Init>:
/* Init function Processor will be initalized to work correctly */
void Init (void)
{
	//-------- seriell interface programmed in boot routine and already running -------
	//  prepare 36kHz for IR - Communication
	TCCR2 = (1 << WGM21) | (1 << COM20) | (1 << CS20);
 10e:	89 e1       	ldi	r24, 0x19	; 25
 110:	85 bd       	out	0x25, r24	; 37
	OCR2  = 0x6E; // 36kHz @8MHz
 112:	8e e6       	ldi	r24, 0x6E	; 110
 114:	83 bd       	out	0x23, r24	; 35
	TIMSK |= (1 << OCIE2); // 36kHz counter for sleep
 116:	89 b7       	in	r24, 0x39	; 57
 118:	80 68       	ori	r24, 0x80	; 128
 11a:	89 bf       	out	0x39, r24	; 57
	//UCSRB = 0x00;
	//UCSRC = 0x86; // No Parity | 1 Stop Bit | 8 Data Bit
	//UBRRL = 0x33; // Baudrate 0x33 9600 //0xCF;-> 2400bps @ 8.00MHz
	
	// I/O Ports
	DDRB = IRTX | LEFT_DIR | PWM | GREEN_LED;
 11c:	8f e3       	ldi	r24, 0x3F	; 63
 11e:	87 bb       	out	0x17, r24	; 23
	DDRD = RIGHT_DIR | FRONT_LED | ODOMETRIE_LED | RED_LED;
 120:	84 ef       	ldi	r24, 0xF4	; 244
 122:	81 bb       	out	0x11, r24	; 17
	
	// for PWM (8-Bit PWM) on OC1A & OC1B
	TCCR1A = (1 << WGM10) | (1 << COM1A1) | (1 << COM1B1);
 124:	81 ea       	ldi	r24, 0xA1	; 161
 126:	8f bd       	out	0x2f, r24	; 47
	// tmr1 running on MCU clock/8
	TCCR1B = (1 << CS11);
 128:	82 e0       	ldi	r24, 0x02	; 2
 12a:	8e bd       	out	0x2e, r24	; 46
	
	// A/D Conversion
	ADCSRA = (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1); // clk/64
 12c:	86 e8       	ldi	r24, 0x86	; 134
 12e:	86 b9       	out	0x06, r24	; 6
	ODOMETRIE_LED_OFF;
 130:	97 98       	cbi	0x12, 7	; 18

	FrontLED(OFF);
 132:	80 e0       	ldi	r24, 0x00	; 0
 134:	c9 df       	rcall	.-110    	; 0xc8 <FrontLED>
	BackLED(ON,ON);
 136:	61 e0       	ldi	r22, 0x01	; 1
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	cf df       	rcall	.-98     	; 0xda <BackLED>
	BackLED(OFF,OFF);
 13c:	60 e0       	ldi	r22, 0x00	; 0
 13e:	80 e0       	ldi	r24, 0x00	; 0
 140:	cc df       	rcall	.-104    	; 0xda <BackLED>
	StatusLED(GREEN);
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	ad df       	rcall	.-166    	; 0xa0 <StatusLED>
	
	MotorDir(FWD,FWD);
 146:	60 e2       	ldi	r22, 0x20	; 32
 148:	80 e2       	ldi	r24, 0x20	; 32
 14a:	a1 df       	rcall	.-190    	; 0x8e <MotorDir>
}

/* Set motor speed */
void MotorSpeed(unsigned char left_speed, unsigned char right_speed)
{
	OCR1A = left_speed;
 14c:	1b bc       	out	0x2b, r1	; 43
 14e:	1a bc       	out	0x2a, r1	; 42
	OCR1B = right_speed;
 150:	19 bc       	out	0x29, r1	; 41
 152:	18 bc       	out	0x28, r1	; 40
	BackLED(OFF,OFF);
	StatusLED(GREEN);
	
	MotorDir(FWD,FWD);
	MotorSpeed(0,0);
	sei();
 154:	78 94       	sei
 156:	08 95       	ret

00000158 <OdometrieData>:
	data[1] = ADCL + (ADCH << 8);
}

/* function to read out odometrie phototransistors (left,rigth) */
void OdometrieData(unsigned int *data)
{
 158:	fc 01       	movw	r30, r24
	DDRC &= ~((1 << PC0) | (1 << PC1)); // Input => no break LED
 15a:	94 b3       	in	r25, 0x14	; 20
 15c:	9c 7f       	andi	r25, 0xFC	; 252
 15e:	94 bb       	out	0x14, r25	; 20
	ODOMETRIE_LED_ON;
 160:	97 9a       	sbi	0x12, 7	; 18
	
	ADMUX = (1 << REFS0) | WHEEL_LEFT; // AVCC reference with external capacitor
 162:	81 e4       	ldi	r24, 0x41	; 65
 164:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1 << ADSC);			// Start conversion
 166:	36 9a       	sbi	0x06, 6	; 6
	while (!(ADCSRA & (1 << ADIF)));	// wait for conversion complete
 168:	34 9b       	sbis	0x06, 4	; 6
 16a:	fe cf       	rjmp	.-4      	; 0x168 <OdometrieData+0x10>
	ADCSRA |= (1 << ADIF);			// clear ADCIF
 16c:	34 9a       	sbi	0x06, 4	; 6
	data[0] = ADCL + (ADCH << 8);
 16e:	84 b1       	in	r24, 0x04	; 4
 170:	25 b1       	in	r18, 0x05	; 5
 172:	30 e0       	ldi	r19, 0x00	; 0
 174:	32 2f       	mov	r19, r18
 176:	22 27       	eor	r18, r18
 178:	28 0f       	add	r18, r24
 17a:	31 1d       	adc	r19, r1
 17c:	31 83       	std	Z+1, r19	; 0x01
 17e:	20 83       	st	Z, r18
	
	ADMUX = (1 << REFS0) | WHEEL_RIGHT; // AVCC reference with external capacitor
 180:	80 e4       	ldi	r24, 0x40	; 64
 182:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1 << ADSC);			// Start conversion
 184:	36 9a       	sbi	0x06, 6	; 6
	while (!(ADCSRA & (1 << ADIF)));	// wait for conversion complete
 186:	34 9b       	sbis	0x06, 4	; 6
 188:	fe cf       	rjmp	.-4      	; 0x186 <OdometrieData+0x2e>
	ADCSRA |= (1 << ADIF);			// clear ADCIF
 18a:	34 9a       	sbi	0x06, 4	; 6
	data[1] = ADCL + (ADCH << 8);
 18c:	84 b1       	in	r24, 0x04	; 4
 18e:	25 b1       	in	r18, 0x05	; 5
 190:	30 e0       	ldi	r19, 0x00	; 0
 192:	32 2f       	mov	r19, r18
 194:	22 27       	eor	r18, r18
 196:	28 0f       	add	r18, r24
 198:	31 1d       	adc	r19, r1
 19a:	33 83       	std	Z+3, r19	; 0x03
 19c:	22 83       	std	Z+2, r18	; 0x02
 19e:	08 95       	ret

000001a0 <Sleep>:
}

/* uses 72kHz timer => Sleep(x) = x/72kHz [sec] */
void Sleep(unsigned char time72kHz)
{
	count72kHz = 0;
 1a0:	10 92 99 00 	sts	0x0099, r1
	while (count72kHz < time72kHz);
 1a4:	90 91 99 00 	lds	r25, 0x0099
 1a8:	98 17       	cp	r25, r24
 1aa:	e0 f3       	brcs	.-8      	; 0x1a4 <Sleep+0x4>
}
 1ac:	08 95       	ret

000001ae <SleepMS>:

void SleepMS (double i)
{
	i *= 72000 ;
 1ae:	20 e0       	ldi	r18, 0x00	; 0
 1b0:	30 ea       	ldi	r19, 0xA0	; 160
 1b2:	4c e8       	ldi	r20, 0x8C	; 140
 1b4:	57 e4       	ldi	r21, 0x47	; 71
 1b6:	9c d3       	rcall	.+1848   	; 0x8f0 <__mulsf3>
	Sleep(i);
 1b8:	1e d3       	rcall	.+1596   	; 0x7f6 <__fixunssfsi>
 1ba:	86 2f       	mov	r24, r22
 1bc:	f1 df       	rcall	.-30     	; 0x1a0 <Sleep>
 1be:	08 95       	ret

000001c0 <setMotor>:
//----------------------------------------------------------------------------------------------------Ende main



void setMotor(char DirLeft,  char DirRight, unsigned char SpeedLeft, unsigned char SpeedRight)
{
 1c0:	cf 93       	push	r28
 1c2:	df 93       	push	r29
 1c4:	c4 2f       	mov	r28, r20
 1c6:	d2 2f       	mov	r29, r18
	
	IstSpeedLeft = constrain(IstSpeedLeft, 100, 255);
 1c8:	e0 91 97 00 	lds	r30, 0x0097
 1cc:	f0 91 98 00 	lds	r31, 0x0098
  
}

/*Limitiert eine Variable auf einen bestimmten Wertebereich*/
int constrain(int variable, int low_limit, int high_limit){
	if (variable < low_limit){
 1d0:	e4 36       	cpi	r30, 0x64	; 100
 1d2:	f1 05       	cpc	r31, r1
 1d4:	3c f0       	brlt	.+14     	; 0x1e4 <setMotor+0x24>
 1d6:	ef 3f       	cpi	r30, 0xFF	; 255
 1d8:	f1 05       	cpc	r31, r1
 1da:	31 f0       	breq	.+12     	; 0x1e8 <setMotor+0x28>
 1dc:	2c f0       	brlt	.+10     	; 0x1e8 <setMotor+0x28>
 1de:	ef ef       	ldi	r30, 0xFF	; 255
 1e0:	f0 e0       	ldi	r31, 0x00	; 0
 1e2:	02 c0       	rjmp	.+4      	; 0x1e8 <setMotor+0x28>
		return low_limit; 
 1e4:	e4 e6       	ldi	r30, 0x64	; 100
 1e6:	f0 e0       	ldi	r31, 0x00	; 0


void setMotor(char DirLeft,  char DirRight, unsigned char SpeedLeft, unsigned char SpeedRight)
{
	
	IstSpeedLeft = constrain(IstSpeedLeft, 100, 255);
 1e8:	f0 93 98 00 	sts	0x0098, r31
 1ec:	e0 93 97 00 	sts	0x0097, r30
	IstSpeedRight = constrain(IstSpeedRight, 100, 255);
 1f0:	e0 91 95 00 	lds	r30, 0x0095
 1f4:	f0 91 96 00 	lds	r31, 0x0096
  
}

/*Limitiert eine Variable auf einen bestimmten Wertebereich*/
int constrain(int variable, int low_limit, int high_limit){
	if (variable < low_limit){
 1f8:	e4 36       	cpi	r30, 0x64	; 100
 1fa:	f1 05       	cpc	r31, r1
 1fc:	3c f0       	brlt	.+14     	; 0x20c <setMotor+0x4c>
 1fe:	ef 3f       	cpi	r30, 0xFF	; 255
 200:	f1 05       	cpc	r31, r1
 202:	31 f0       	breq	.+12     	; 0x210 <setMotor+0x50>
 204:	2c f0       	brlt	.+10     	; 0x210 <setMotor+0x50>
 206:	ef ef       	ldi	r30, 0xFF	; 255
 208:	f0 e0       	ldi	r31, 0x00	; 0
 20a:	02 c0       	rjmp	.+4      	; 0x210 <setMotor+0x50>
		return low_limit; 
 20c:	e4 e6       	ldi	r30, 0x64	; 100
 20e:	f0 e0       	ldi	r31, 0x00	; 0

void setMotor(char DirLeft,  char DirRight, unsigned char SpeedLeft, unsigned char SpeedRight)
{
	
	IstSpeedLeft = constrain(IstSpeedLeft, 100, 255);
	IstSpeedRight = constrain(IstSpeedRight, 100, 255);
 210:	f0 93 96 00 	sts	0x0096, r31
 214:	e0 93 95 00 	sts	0x0095, r30
	/*usart_puts("setMotor");
	usart_putc('L');
	usart_puti((int) SpeedLeft, 3);
	usart_putc('R');
	usart_puti((int) SpeedRight, 3);*/
	MotorDir(DirLeft,DirRight);
 218:	3a df       	rcall	.-396    	; 0x8e <MotorDir>
	//usart_puts("\r\n");
	MotorSpeed(SpeedLeft, SpeedRight);
 21a:	6d 2f       	mov	r22, r29
 21c:	8c 2f       	mov	r24, r28
 21e:	30 df       	rcall	.-416    	; 0x80 <MotorSpeed>
	
	
	return;  
}
 220:	df 91       	pop	r29
 222:	cf 91       	pop	r28
 224:	08 95       	ret

00000226 <setMotorSpeed>:
void setMotorSpeed(unsigned char SpeedLeft, unsigned char SpeedRight){
	IstSpeedLeft = constrain(IstSpeedLeft, 100, 255);
 226:	20 91 97 00 	lds	r18, 0x0097
 22a:	30 91 98 00 	lds	r19, 0x0098
  
}

/*Limitiert eine Variable auf einen bestimmten Wertebereich*/
int constrain(int variable, int low_limit, int high_limit){
	if (variable < low_limit){
 22e:	24 36       	cpi	r18, 0x64	; 100
 230:	31 05       	cpc	r19, r1
 232:	3c f0       	brlt	.+14     	; 0x242 <setMotorSpeed+0x1c>
 234:	2f 3f       	cpi	r18, 0xFF	; 255
 236:	31 05       	cpc	r19, r1
 238:	31 f0       	breq	.+12     	; 0x246 <setMotorSpeed+0x20>
 23a:	2c f0       	brlt	.+10     	; 0x246 <setMotorSpeed+0x20>
 23c:	2f ef       	ldi	r18, 0xFF	; 255
 23e:	30 e0       	ldi	r19, 0x00	; 0
 240:	02 c0       	rjmp	.+4      	; 0x246 <setMotorSpeed+0x20>
		return low_limit; 
 242:	24 e6       	ldi	r18, 0x64	; 100
 244:	30 e0       	ldi	r19, 0x00	; 0
	
	
	return;  
}
void setMotorSpeed(unsigned char SpeedLeft, unsigned char SpeedRight){
	IstSpeedLeft = constrain(IstSpeedLeft, 100, 255);
 246:	30 93 98 00 	sts	0x0098, r19
 24a:	20 93 97 00 	sts	0x0097, r18
	IstSpeedRight = constrain(IstSpeedRight, 100, 255);
 24e:	20 91 95 00 	lds	r18, 0x0095
 252:	30 91 96 00 	lds	r19, 0x0096
  
}

/*Limitiert eine Variable auf einen bestimmten Wertebereich*/
int constrain(int variable, int low_limit, int high_limit){
	if (variable < low_limit){
 256:	24 36       	cpi	r18, 0x64	; 100
 258:	31 05       	cpc	r19, r1
 25a:	3c f0       	brlt	.+14     	; 0x26a <setMotorSpeed+0x44>
 25c:	2f 3f       	cpi	r18, 0xFF	; 255
 25e:	31 05       	cpc	r19, r1
 260:	31 f0       	breq	.+12     	; 0x26e <setMotorSpeed+0x48>
 262:	2c f0       	brlt	.+10     	; 0x26e <setMotorSpeed+0x48>
 264:	2f ef       	ldi	r18, 0xFF	; 255
 266:	30 e0       	ldi	r19, 0x00	; 0
 268:	02 c0       	rjmp	.+4      	; 0x26e <setMotorSpeed+0x48>
		return low_limit; 
 26a:	24 e6       	ldi	r18, 0x64	; 100
 26c:	30 e0       	ldi	r19, 0x00	; 0
	
	return;  
}
void setMotorSpeed(unsigned char SpeedLeft, unsigned char SpeedRight){
	IstSpeedLeft = constrain(IstSpeedLeft, 100, 255);
	IstSpeedRight = constrain(IstSpeedRight, 100, 255);
 26e:	30 93 96 00 	sts	0x0096, r19
 272:	20 93 95 00 	sts	0x0095, r18
	MotorSpeed(SpeedLeft, SpeedRight);
 276:	04 df       	rcall	.-504    	; 0x80 <MotorSpeed>
 278:	08 95       	ret

0000027a <checkData>:
	
}

void checkData() {
 27a:	0f 93       	push	r16
 27c:	1f 93       	push	r17
 27e:	cf 93       	push	r28
 280:	df 93       	push	r29
	//-----------------------------------------------vorwärts
	if(ReadData[0] == 'W')
 282:	80 91 9a 00 	lds	r24, 0x009A
 286:	87 35       	cpi	r24, 0x57	; 87
 288:	31 f4       	brne	.+12     	; 0x296 <checkData+0x1c>
	{
		DirLeft = FWD;
 28a:	80 e2       	ldi	r24, 0x20	; 32
 28c:	80 93 60 00 	sts	0x0060, r24
		DirRight = FWD;
 290:	80 93 61 00 	sts	0x0061, r24
 294:	8a c0       	rjmp	.+276    	; 0x3aa <checkData+0x130>
		//BackLED(ON,ON);
		//FrontLED(OFF);
		//usart_putc(ReadData[0]);
	}
	//----------------------------------------------rückwärts
	else if (ReadData[0] == 'S')
 296:	83 35       	cpi	r24, 0x53	; 83
 298:	31 f4       	brne	.+12     	; 0x2a6 <checkData+0x2c>
	{
		DirLeft = RWD;
 29a:	80 e1       	ldi	r24, 0x10	; 16
 29c:	80 93 60 00 	sts	0x0060, r24
		DirRight = RWD;
 2a0:	80 93 61 00 	sts	0x0061, r24
 2a4:	82 c0       	rjmp	.+260    	; 0x3aa <checkData+0x130>
		//BackLED(ON, ON);
		//FrontLED(ON);
		//usart_putc(ReadData[0]);
	}
	//-----------------------------------------------links
	else if (ReadData[0] == 'A')
 2a6:	81 34       	cpi	r24, 0x41	; 65
 2a8:	39 f4       	brne	.+14     	; 0x2b8 <checkData+0x3e>
	{
		DirLeft = RWD;
 2aa:	80 e1       	ldi	r24, 0x10	; 16
 2ac:	80 93 60 00 	sts	0x0060, r24
		DirRight = FWD;
 2b0:	80 e2       	ldi	r24, 0x20	; 32
 2b2:	80 93 61 00 	sts	0x0061, r24
 2b6:	79 c0       	rjmp	.+242    	; 0x3aa <checkData+0x130>
		/*usart_putc('L');
		usart_puti((int) SollSpeedLeft, 3);*/
		//usart_putc(ReadData[0]);
	}
	//-----------------------------------------------rechts
	else if (ReadData[0] == 'D')
 2b8:	84 34       	cpi	r24, 0x44	; 68
 2ba:	39 f4       	brne	.+14     	; 0x2ca <checkData+0x50>
	{
		DirLeft = FWD;
 2bc:	80 e2       	ldi	r24, 0x20	; 32
 2be:	80 93 60 00 	sts	0x0060, r24
		DirRight = RWD;
 2c2:	80 e1       	ldi	r24, 0x10	; 16
 2c4:	80 93 61 00 	sts	0x0061, r24
 2c8:	70 c0       	rjmp	.+224    	; 0x3aa <checkData+0x130>
		/*usart_putc('R');
		usart_puti((int) SollSpeedRight, 3);*/
		//usart_putc(ReadData[0]);
	}
	//-----------------------------------------------Speed
	else if (ReadData[0] == 'G')
 2ca:	87 34       	cpi	r24, 0x47	; 71
 2cc:	51 f5       	brne	.+84     	; 0x322 <checkData+0xa8>
	{
		SollSpeedLeft  = (char) atol(ReadData +1);
 2ce:	8b e9       	ldi	r24, 0x9B	; 155
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	93 d3       	rcall	.+1830   	; 0x9fa <atol>
 2d4:	c6 2f       	mov	r28, r22
 2d6:	d0 e0       	ldi	r29, 0x00	; 0
 2d8:	d0 93 65 00 	sts	0x0065, r29
 2dc:	c0 93 64 00 	sts	0x0064, r28
		int i=1;
		while (ReadData[i] != 'Z')
 2e0:	80 91 9b 00 	lds	r24, 0x009B
 2e4:	8a 35       	cpi	r24, 0x5A	; 90
 2e6:	49 f0       	breq	.+18     	; 0x2fa <checkData+0x80>
 2e8:	ec e9       	ldi	r30, 0x9C	; 156
 2ea:	f0 e0       	ldi	r31, 0x00	; 0
 2ec:	81 e0       	ldi	r24, 0x01	; 1
 2ee:	90 e0       	ldi	r25, 0x00	; 0
		{
			i++;
 2f0:	01 96       	adiw	r24, 0x01	; 1
	//-----------------------------------------------Speed
	else if (ReadData[0] == 'G')
	{
		SollSpeedLeft  = (char) atol(ReadData +1);
		int i=1;
		while (ReadData[i] != 'Z')
 2f2:	21 91       	ld	r18, Z+
 2f4:	2a 35       	cpi	r18, 0x5A	; 90
 2f6:	e1 f7       	brne	.-8      	; 0x2f0 <checkData+0x76>
 2f8:	02 c0       	rjmp	.+4      	; 0x2fe <checkData+0x84>
	}
	//-----------------------------------------------Speed
	else if (ReadData[0] == 'G')
	{
		SollSpeedLeft  = (char) atol(ReadData +1);
		int i=1;
 2fa:	81 e0       	ldi	r24, 0x01	; 1
 2fc:	90 e0       	ldi	r25, 0x00	; 0
		while (ReadData[i] != 'Z')
		{
			i++;
		}
		
		SollSpeedRight = (char) atol(ReadData +i+1);
 2fe:	85 56       	subi	r24, 0x65	; 101
 300:	9f 4f       	sbci	r25, 0xFF	; 255
 302:	7b d3       	rcall	.+1782   	; 0x9fa <atol>
 304:	86 2f       	mov	r24, r22
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	90 93 63 00 	sts	0x0063, r25
 30c:	80 93 62 00 	sts	0x0062, r24
		IstSpeedLeft = SollSpeedLeft; 
 310:	d0 93 98 00 	sts	0x0098, r29
 314:	c0 93 97 00 	sts	0x0097, r28
		IstSpeedRight = SollSpeedRight; 
 318:	90 93 96 00 	sts	0x0096, r25
 31c:	80 93 95 00 	sts	0x0095, r24
 320:	44 c0       	rjmp	.+136    	; 0x3aa <checkData+0x130>
		usart_puti((int) SollSpeedRight, 3);
		usart_puts("\r\n");*/

	}
	//-------------------------------------------------Regler
	else if (ReadData[0] == 'R')
 322:	82 35       	cpi	r24, 0x52	; 82
 324:	69 f5       	brne	.+90     	; 0x380 <checkData+0x106>
	{
		KP = (char) atol(ReadData +1);
 326:	8b e9       	ldi	r24, 0x9B	; 155
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	67 d3       	rcall	.+1742   	; 0x9fa <atol>
 32c:	60 93 84 00 	sts	0x0084, r22
		int i=1;
		while (ReadData[i] != 'Z')
 330:	80 91 9b 00 	lds	r24, 0x009B
 334:	8a 35       	cpi	r24, 0x5A	; 90
 336:	49 f0       	breq	.+18     	; 0x34a <checkData+0xd0>
 338:	ec e9       	ldi	r30, 0x9C	; 156
 33a:	f0 e0       	ldi	r31, 0x00	; 0
 33c:	c1 e0       	ldi	r28, 0x01	; 1
 33e:	d0 e0       	ldi	r29, 0x00	; 0
		{
			i++;
 340:	21 96       	adiw	r28, 0x01	; 1
	//-------------------------------------------------Regler
	else if (ReadData[0] == 'R')
	{
		KP = (char) atol(ReadData +1);
		int i=1;
		while (ReadData[i] != 'Z')
 342:	81 91       	ld	r24, Z+
 344:	8a 35       	cpi	r24, 0x5A	; 90
 346:	e1 f7       	brne	.-8      	; 0x340 <checkData+0xc6>
 348:	02 c0       	rjmp	.+4      	; 0x34e <checkData+0xd4>
	}
	//-------------------------------------------------Regler
	else if (ReadData[0] == 'R')
	{
		KP = (char) atol(ReadData +1);
		int i=1;
 34a:	c1 e0       	ldi	r28, 0x01	; 1
 34c:	d0 e0       	ldi	r29, 0x00	; 0
		while (ReadData[i] != 'Z')
		{
			i++;
		}
		KI = (char) atol(ReadData +i+1);
 34e:	8e 01       	movw	r16, r28
 350:	05 56       	subi	r16, 0x65	; 101
 352:	1f 4f       	sbci	r17, 0xFF	; 255
 354:	c8 01       	movw	r24, r16
 356:	51 d3       	rcall	.+1698   	; 0x9fa <atol>
 358:	60 93 83 00 	sts	0x0083, r22
		while (ReadData[i] != 'Y')
 35c:	fe 01       	movw	r30, r28
 35e:	e6 56       	subi	r30, 0x66	; 102
 360:	ff 4f       	sbci	r31, 0xFF	; 255
 362:	80 81       	ld	r24, Z
 364:	89 35       	cpi	r24, 0x59	; 89
 366:	29 f0       	breq	.+10     	; 0x372 <checkData+0xf8>
 368:	f8 01       	movw	r30, r16
		{
			i++;
 36a:	21 96       	adiw	r28, 0x01	; 1
		while (ReadData[i] != 'Z')
		{
			i++;
		}
		KI = (char) atol(ReadData +i+1);
		while (ReadData[i] != 'Y')
 36c:	81 91       	ld	r24, Z+
 36e:	89 35       	cpi	r24, 0x59	; 89
 370:	e1 f7       	brne	.-8      	; 0x36a <checkData+0xf0>
		{
			i++;
		}
		KD = (char) atol(ReadData +i+1);
 372:	ce 01       	movw	r24, r28
 374:	85 56       	subi	r24, 0x65	; 101
 376:	9f 4f       	sbci	r25, 0xFF	; 255
 378:	40 d3       	rcall	.+1664   	; 0x9fa <atol>
 37a:	60 93 82 00 	sts	0x0082, r22
 37e:	15 c0       	rjmp	.+42     	; 0x3aa <checkData+0x130>
		usart_puti((int) rpm_d, 3);
		usart_puts("\r\n");*/

	}
	//------------------------------------------------keine Zeichen empfangen
	else if (ReadData[0] == 'X')
 380:	88 35       	cpi	r24, 0x58	; 88
 382:	59 f4       	brne	.+22     	; 0x39a <checkData+0x120>
	{
		DirLeft = FREE;
 384:	80 e3       	ldi	r24, 0x30	; 48
 386:	80 93 60 00 	sts	0x0060, r24
		DirRight = FREE;
 38a:	80 93 61 00 	sts	0x0061, r24
		FrontLED(OFF);
 38e:	80 e0       	ldi	r24, 0x00	; 0
 390:	9b de       	rcall	.-714    	; 0xc8 <FrontLED>
		BackLED(OFF, OFF);
 392:	60 e0       	ldi	r22, 0x00	; 0
 394:	80 e0       	ldi	r24, 0x00	; 0
 396:	a1 de       	rcall	.-702    	; 0xda <BackLED>
 398:	08 c0       	rjmp	.+16     	; 0x3aa <checkData+0x130>
		//StatusLED(YELLOW);
	}
	//-----------------------------------------------Handshake
	else if (ReadData[0] == 'h')
 39a:	88 36       	cpi	r24, 0x68	; 104
 39c:	31 f4       	brne	.+12     	; 0x3aa <checkData+0x130>
	{
		usart_puts("Handshake \r\n");
 39e:	86 e6       	ldi	r24, 0x66	; 102
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	e0 d1       	rcall	.+960    	; 0x764 <usart_puts>
		usart_puts("\r\n");
 3a4:	80 e7       	ldi	r24, 0x70	; 112
 3a6:	90 e0       	ldi	r25, 0x00	; 0
 3a8:	dd d1       	rcall	.+954    	; 0x764 <usart_puts>
	}
}
 3aa:	df 91       	pop	r29
 3ac:	cf 91       	pop	r28
 3ae:	1f 91       	pop	r17
 3b0:	0f 91       	pop	r16
 3b2:	08 95       	ret

000003b4 <readData>:

void readData(){
 3b4:	cf 93       	push	r28
 3b6:	df 93       	push	r29
			if (usart_byte_avail_intr() == 1)
 3b8:	a0 d1       	rcall	.+832    	; 0x6fa <usart_byte_avail_intr>
 3ba:	81 30       	cpi	r24, 0x01	; 1
 3bc:	c1 f4       	brne	.+48     	; 0x3ee <readData+0x3a>
			{
				ReadData[0] = (unsigned char)usart_getc_intr();
 3be:	b0 d1       	rcall	.+864    	; 0x720 <usart_getc_intr>
 3c0:	80 93 9a 00 	sts	0x009A, r24
				//usart_putc(ReadData[0]);
				if ((ReadData[0] == 'G') /*&& (usart_string_avail_intr() == 1)*/)
 3c4:	87 34       	cpi	r24, 0x47	; 71
 3c6:	99 f4       	brne	.+38     	; 0x3ee <readData+0x3a>
				{
					StatusLED(OFF);
 3c8:	80 e0       	ldi	r24, 0x00	; 0
 3ca:	6a de       	rcall	.-812    	; 0xa0 <StatusLED>
					//usart_puts(" IF_G \r\n");
					//usart_putc(ReadData[0]);
					int i=1;
					while (ReadData[i] != 'E' && usart_byte_avail_intr() == 1)
 3cc:	80 91 9b 00 	lds	r24, 0x009B
 3d0:	85 34       	cpi	r24, 0x45	; 69
 3d2:	69 f0       	breq	.+26     	; 0x3ee <readData+0x3a>
 3d4:	cb e9       	ldi	r28, 0x9B	; 155
 3d6:	d0 e0       	ldi	r29, 0x00	; 0
 3d8:	07 c0       	rjmp	.+14     	; 0x3e8 <readData+0x34>
					{
						ReadData[i]=usart_getc_intr();
 3da:	a2 d1       	rcall	.+836    	; 0x720 <usart_getc_intr>
 3dc:	89 93       	st	Y+, r24
						//usart_putc(ReadData[i]);
						i++;
						StatusLED(GREEN);
 3de:	81 e0       	ldi	r24, 0x01	; 1
 3e0:	5f de       	rcall	.-834    	; 0xa0 <StatusLED>
				{
					StatusLED(OFF);
					//usart_puts(" IF_G \r\n");
					//usart_putc(ReadData[0]);
					int i=1;
					while (ReadData[i] != 'E' && usart_byte_avail_intr() == 1)
 3e2:	88 81       	ld	r24, Y
 3e4:	85 34       	cpi	r24, 0x45	; 69
 3e6:	19 f0       	breq	.+6      	; 0x3ee <readData+0x3a>
 3e8:	88 d1       	rcall	.+784    	; 0x6fa <usart_byte_avail_intr>
 3ea:	81 30       	cpi	r24, 0x01	; 1
 3ec:	b1 f3       	breq	.-20     	; 0x3da <readData+0x26>
					
					//usart_putc('N');
				}
				//usart_puts("Asuro: " + ReadData[0]);
			}
}
 3ee:	df 91       	pop	r29
 3f0:	cf 91       	pop	r28
 3f2:	08 95       	ret

000003f4 <__vector_9>:


ISR (TIMER0_OVF_vect)
{
 3f4:	1f 92       	push	r1
 3f6:	0f 92       	push	r0
 3f8:	0f b6       	in	r0, 0x3f	; 63
 3fa:	0f 92       	push	r0
 3fc:	11 24       	eor	r1, r1
 3fe:	0f 93       	push	r16
 400:	1f 93       	push	r17
 402:	2f 93       	push	r18
 404:	3f 93       	push	r19
 406:	4f 93       	push	r20
 408:	5f 93       	push	r21
 40a:	6f 93       	push	r22
 40c:	7f 93       	push	r23
 40e:	8f 93       	push	r24
 410:	9f 93       	push	r25
 412:	af 93       	push	r26
 414:	bf 93       	push	r27
 416:	cf 93       	push	r28
 418:	df 93       	push	r29
 41a:	ef 93       	push	r30
 41c:	ff 93       	push	r31
  bzw.
  1/488 s = 0,002 s  = 2 ms
  */
  //---------------------------------------------------------------------------------------------------------------Anfang Regelung
  
  OdometrieData(brightnessdata);
 41e:	81 e9       	ldi	r24, 0x91	; 145
 420:	90 e0       	ldi	r25, 0x00	; 0
 422:	9a de       	rcall	.-716    	; 0x158 <OdometrieData>

  if ((brightnessdata[LEFT] < 680) && (flag[LEFT] == BLACK)) {// WEISS
 424:	80 91 91 00 	lds	r24, 0x0091
 428:	90 91 92 00 	lds	r25, 0x0092
 42c:	88 3a       	cpi	r24, 0xA8	; 168
 42e:	02 e0       	ldi	r16, 0x02	; 2
 430:	90 07       	cpc	r25, r16
 432:	70 f4       	brcc	.+28     	; 0x450 <__vector_9+0x5c>
 434:	20 91 8f 00 	lds	r18, 0x008F
 438:	21 30       	cpi	r18, 0x01	; 1
 43a:	51 f4       	brne	.+20     	; 0x450 <__vector_9+0x5c>
	  flag[LEFT] = WHITE;
 43c:	10 92 8f 00 	sts	0x008F, r1
	  rpm[LEFT]++;
 440:	eb e8       	ldi	r30, 0x8B	; 139
 442:	f0 e0       	ldi	r31, 0x00	; 0
 444:	20 81       	ld	r18, Z
 446:	31 81       	ldd	r19, Z+1	; 0x01
 448:	2f 5f       	subi	r18, 0xFF	; 255
 44a:	3f 4f       	sbci	r19, 0xFF	; 255
 44c:	31 83       	std	Z+1, r19	; 0x01
 44e:	20 83       	st	Z, r18
	  
  }
  
  if ((brightnessdata[LEFT] > 720) && (flag[LEFT] == WHITE)) {// SCHWARZ
 450:	81 3d       	cpi	r24, 0xD1	; 209
 452:	92 40       	sbci	r25, 0x02	; 2
 454:	70 f0       	brcs	.+28     	; 0x472 <__stack+0x13>
 456:	80 91 8f 00 	lds	r24, 0x008F
 45a:	81 11       	cpse	r24, r1
 45c:	0a c0       	rjmp	.+20     	; 0x472 <__stack+0x13>
	  flag[LEFT] = BLACK;
 45e:	81 e0       	ldi	r24, 0x01	; 1
 460:	80 93 8f 00 	sts	0x008F, r24
	  rpm[LEFT]++; 
 464:	eb e8       	ldi	r30, 0x8B	; 139
 466:	f0 e0       	ldi	r31, 0x00	; 0
 468:	80 81       	ld	r24, Z
 46a:	91 81       	ldd	r25, Z+1	; 0x01
 46c:	01 96       	adiw	r24, 0x01	; 1
 46e:	91 83       	std	Z+1, r25	; 0x01
 470:	80 83       	st	Z, r24
	  
  }
  
  if ((brightnessdata[RIGHT] < 680) && (flag[RIGHT] == BLACK)) {// WEISS
 472:	80 91 93 00 	lds	r24, 0x0093
 476:	90 91 94 00 	lds	r25, 0x0094
 47a:	88 3a       	cpi	r24, 0xA8	; 168
 47c:	22 e0       	ldi	r18, 0x02	; 2
 47e:	92 07       	cpc	r25, r18
 480:	70 f4       	brcc	.+28     	; 0x49e <__stack+0x3f>
 482:	20 91 90 00 	lds	r18, 0x0090
 486:	21 30       	cpi	r18, 0x01	; 1
 488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
	  flag[RIGHT] = WHITE;
 48a:	10 92 90 00 	sts	0x0090, r1
	  rpm[RIGHT]++;
 48e:	eb e8       	ldi	r30, 0x8B	; 139
 490:	f0 e0       	ldi	r31, 0x00	; 0
 492:	22 81       	ldd	r18, Z+2	; 0x02
 494:	33 81       	ldd	r19, Z+3	; 0x03
 496:	2f 5f       	subi	r18, 0xFF	; 255
 498:	3f 4f       	sbci	r19, 0xFF	; 255
 49a:	33 83       	std	Z+3, r19	; 0x03
 49c:	22 83       	std	Z+2, r18	; 0x02
	  
  }
  
  if ((brightnessdata[RIGHT] > 720) && (flag[RIGHT] == WHITE)) {// SCHWARZ
 49e:	81 3d       	cpi	r24, 0xD1	; 209
 4a0:	92 40       	sbci	r25, 0x02	; 2
 4a2:	70 f0       	brcs	.+28     	; 0x4c0 <__stack+0x61>
 4a4:	80 91 90 00 	lds	r24, 0x0090
 4a8:	81 11       	cpse	r24, r1
 4aa:	0a c0       	rjmp	.+20     	; 0x4c0 <__stack+0x61>
	  flag[RIGHT] = BLACK;
 4ac:	81 e0       	ldi	r24, 0x01	; 1
 4ae:	80 93 90 00 	sts	0x0090, r24
	  rpm[RIGHT]++;
 4b2:	eb e8       	ldi	r30, 0x8B	; 139
 4b4:	f0 e0       	ldi	r31, 0x00	; 0
 4b6:	82 81       	ldd	r24, Z+2	; 0x02
 4b8:	93 81       	ldd	r25, Z+3	; 0x03
 4ba:	01 96       	adiw	r24, 0x01	; 1
 4bc:	93 83       	std	Z+3, r25	; 0x03
 4be:	82 83       	std	Z+2, r24	; 0x02
	  
  }
  counter++; 
 4c0:	80 91 87 00 	lds	r24, 0x0087
 4c4:	90 91 88 00 	lds	r25, 0x0088
 4c8:	01 96       	adiw	r24, 0x01	; 1
  if (counter >= 200) // 400 ms 
 4ca:	88 3c       	cpi	r24, 0xC8	; 200
 4cc:	91 05       	cpc	r25, r1
 4ce:	28 f4       	brcc	.+10     	; 0x4da <__stack+0x7b>
  if ((brightnessdata[RIGHT] > 720) && (flag[RIGHT] == WHITE)) {// SCHWARZ
	  flag[RIGHT] = BLACK;
	  rpm[RIGHT]++;
	  
  }
  counter++; 
 4d0:	90 93 88 00 	sts	0x0088, r25
 4d4:	80 93 87 00 	sts	0x0087, r24
 4d8:	5d c0       	rjmp	.+186    	; 0x594 <__stack+0x135>
  if (counter >= 200) // 400 ms 
  {	
	counter = 0; 
 4da:	10 92 88 00 	sts	0x0088, r1
 4de:	10 92 87 00 	sts	0x0087, r1
	curr_error = rpm[LEFT] - rpm[RIGHT];
 4e2:	eb e8       	ldi	r30, 0x8B	; 139
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	40 81       	ld	r20, Z
 4e8:	51 81       	ldd	r21, Z+1	; 0x01
 4ea:	82 81       	ldd	r24, Z+2	; 0x02
 4ec:	93 81       	ldd	r25, Z+3	; 0x03
 4ee:	48 1b       	sub	r20, r24
 4f0:	59 0b       	sbc	r21, r25
 4f2:	50 93 8a 00 	sts	0x008A, r21
 4f6:	40 93 89 00 	sts	0x0089, r20
	rpm[LEFT]= 0;
 4fa:	11 82       	std	Z+1, r1	; 0x01
 4fc:	10 82       	st	Z, r1
	rpm[RIGHT] = 0; 
 4fe:	13 82       	std	Z+3, r1	; 0x03
 500:	12 82       	std	Z+2, r1	; 0x02
   
	//---------------P
	rpm_p = (curr_error * KP);
 502:	20 91 84 00 	lds	r18, 0x0084
 506:	24 03       	mulsu	r18, r20
 508:	f0 01       	movw	r30, r0
 50a:	25 9f       	mul	r18, r21
 50c:	f0 0d       	add	r31, r0
 50e:	11 24       	eor	r1, r1
 510:	f0 93 81 00 	sts	0x0081, r31
 514:	e0 93 80 00 	sts	0x0080, r30
	//---------------I
	rpm_i_prev = rpm_i; 
 518:	20 91 85 00 	lds	r18, 0x0085
 51c:	30 91 86 00 	lds	r19, 0x0086
 520:	30 93 7b 00 	sts	0x007B, r19
 524:	20 93 7a 00 	sts	0x007A, r18
	rpm_i = KI* curr_error + rpm_i_prev; 
 528:	60 91 83 00 	lds	r22, 0x0083
 52c:	64 03       	mulsu	r22, r20
 52e:	c0 01       	movw	r24, r0
 530:	65 9f       	mul	r22, r21
 532:	90 0d       	add	r25, r0
 534:	11 24       	eor	r1, r1
 536:	e9 01       	movw	r28, r18
 538:	c8 0f       	add	r28, r24
 53a:	d9 1f       	adc	r29, r25
 53c:	d0 93 86 00 	sts	0x0086, r29
 540:	c0 93 85 00 	sts	0x0085, r28
	//---------------D
	rpm_d = ((curr_error - prev_error)* KD);
 544:	80 91 7e 00 	lds	r24, 0x007E
 548:	90 91 7f 00 	lds	r25, 0x007F
 54c:	da 01       	movw	r26, r20
 54e:	a8 1b       	sub	r26, r24
 550:	b9 0b       	sbc	r27, r25
 552:	80 91 82 00 	lds	r24, 0x0082
 556:	28 2f       	mov	r18, r24
 558:	8d 01       	movw	r16, r26
 55a:	20 03       	mulsu	r18, r16
 55c:	b0 01       	movw	r22, r0
 55e:	21 9f       	mul	r18, r17
 560:	70 0d       	add	r23, r0
 562:	11 24       	eor	r1, r1
 564:	70 93 7d 00 	sts	0x007D, r23
 568:	60 93 7c 00 	sts	0x007C, r22
	prev_error = curr_error; 
 56c:	50 93 7f 00 	sts	0x007F, r21
 570:	40 93 7e 00 	sts	0x007E, r20
  
  
	IstSpeedRight = IstSpeedLeft + (rpm_i + rpm_p + rpm_d);
 574:	80 91 97 00 	lds	r24, 0x0097
 578:	90 91 98 00 	lds	r25, 0x0098
 57c:	9e 01       	movw	r18, r28
 57e:	2e 0f       	add	r18, r30
 580:	3f 1f       	adc	r19, r31
 582:	62 0f       	add	r22, r18
 584:	73 1f       	adc	r23, r19
 586:	68 0f       	add	r22, r24
 588:	79 1f       	adc	r23, r25
 58a:	70 93 96 00 	sts	0x0096, r23
 58e:	60 93 95 00 	sts	0x0095, r22
	
	setMotorSpeed(IstSpeedLeft, IstSpeedRight);
 592:	49 de       	rcall	.-878    	; 0x226 <setMotorSpeed>
  }
  
  //-----------------------------------------------------------------------------------Ende Regelung
  
}
 594:	ff 91       	pop	r31
 596:	ef 91       	pop	r30
 598:	df 91       	pop	r29
 59a:	cf 91       	pop	r28
 59c:	bf 91       	pop	r27
 59e:	af 91       	pop	r26
 5a0:	9f 91       	pop	r25
 5a2:	8f 91       	pop	r24
 5a4:	7f 91       	pop	r23
 5a6:	6f 91       	pop	r22
 5a8:	5f 91       	pop	r21
 5aa:	4f 91       	pop	r20
 5ac:	3f 91       	pop	r19
 5ae:	2f 91       	pop	r18
 5b0:	1f 91       	pop	r17
 5b2:	0f 91       	pop	r16
 5b4:	0f 90       	pop	r0
 5b6:	0f be       	out	0x3f, r0	; 63
 5b8:	0f 90       	pop	r0
 5ba:	1f 90       	pop	r1
 5bc:	18 95       	reti

000005be <KeyPressed>:
/*Wertet zuverlässig die Taster aus*/
uint8_t KeyPressed(void)
{
	uint8_t flag;

	DDRD &= ~SWITCHES; // High Impedance ( Input )
 5be:	8b 98       	cbi	0x11, 3	; 17
	DDRC |= (1<<PC4); // ADC-Switch-Pin to Output
 5c0:	a4 9a       	sbi	0x14, 4	; 20
	PORTC |= (1<<PC4); // load capacitor / Pull up
 5c2:	ac 9a       	sbi	0x15, 4	; 21
	SleepMS(1);
 5c4:	60 e0       	ldi	r22, 0x00	; 0
 5c6:	70 e0       	ldi	r23, 0x00	; 0
 5c8:	80 e8       	ldi	r24, 0x80	; 128
 5ca:	9f e3       	ldi	r25, 0x3F	; 63
 5cc:	f0 dd       	rcall	.-1056   	; 0x1ae <SleepMS>
	DDRC &= ~(1<<PC4); // Set ACD-Switch to Input
 5ce:	a4 98       	cbi	0x14, 4	; 20
	PORTC &= ~(1<<PC4); // High Impedance
 5d0:	ac 98       	cbi	0x15, 4	; 21

	SleepMS(1);
 5d2:	60 e0       	ldi	r22, 0x00	; 0
 5d4:	70 e0       	ldi	r23, 0x00	; 0
 5d6:	80 e8       	ldi	r24, 0x80	; 128
 5d8:	9f e3       	ldi	r25, 0x3F	; 63
 5da:	e9 dd       	rcall	.-1070   	; 0x1ae <SleepMS>

	if(PIND&SWITCHES) flag=FALSE;
 5dc:	80 b3       	in	r24, 0x10	; 16
 5de:	83 fb       	bst	r24, 3
 5e0:	88 27       	eor	r24, r24
 5e2:	80 f9       	bld	r24, 0
	else flag=TRUE;

	return flag;
 5e4:	91 e0       	ldi	r25, 0x01	; 1
 5e6:	89 27       	eor	r24, r25
 5e8:	08 95       	ret

000005ea <main>:
uint8_t KeyPressed(void); 


int main(void)
{
	Init();
 5ea:	91 dd       	rcall	.-1246   	; 0x10e <Init>

	usart_init_intr(9600);
 5ec:	80 e8       	ldi	r24, 0x80	; 128
 5ee:	95 e2       	ldi	r25, 0x25	; 37
 5f0:	27 d0       	rcall	.+78     	; 0x640 <usart_init_intr>
	// Timer 0 konfigurieren
	TCCR0 = (1<<CS01); //Prescaler 8 | (1<<CS00); // Prescaler 64
 5f2:	82 e0       	ldi	r24, 0x02	; 2
 5f4:	83 bf       	out	0x33, r24	; 51
	
	// Overflow Interrupt erlauben
	TIMSK |= (1<<TOIE0);
 5f6:	89 b7       	in	r24, 0x39	; 57
 5f8:	81 60       	ori	r24, 0x01	; 1
 5fa:	89 bf       	out	0x39, r24	; 57
	
	// Global Interrupts aktivieren
	sei();
 5fc:	78 94       	sei
		usart_putc('E');
		usart_puti(curr_error, 3);
		usart_puts("\r\n");
	
//-----------------------------------------------------------------Minimal/Maximalwerte
		setMotor(DirLeft, DirRight, IstSpeedLeft, IstSpeedRight);
 5fe:	05 e9       	ldi	r16, 0x95	; 149
 600:	10 e0       	ldi	r17, 0x00	; 0
 602:	c7 e9       	ldi	r28, 0x97	; 151
 604:	d0 e0       	ldi	r29, 0x00	; 0
	
	
    while(1)
    {
//-----------------------------------------------------------------Einlesen
		readData(); 
 606:	d6 de       	rcall	.-596    	; 0x3b4 <readData>
//-----------------------------------------------------------------WASD Steuerung
		checkData(); 
 608:	38 de       	rcall	.-912    	; 0x27a <checkData>
//-----------------------------------------------------------------Regelung
		
		
		usart_putc('E');
 60a:	85 e4       	ldi	r24, 0x45	; 69
 60c:	a7 d0       	rcall	.+334    	; 0x75c <usart_putc>
		usart_puti(curr_error, 3);
 60e:	63 e0       	ldi	r22, 0x03	; 3
 610:	70 e0       	ldi	r23, 0x00	; 0
 612:	80 91 89 00 	lds	r24, 0x0089
 616:	90 91 8a 00 	lds	r25, 0x008A
 61a:	b2 d0       	rcall	.+356    	; 0x780 <usart_puti>
		usart_puts("\r\n");
 61c:	80 e7       	ldi	r24, 0x70	; 112
 61e:	90 e0       	ldi	r25, 0x00	; 0
 620:	a1 d0       	rcall	.+322    	; 0x764 <usart_puts>
	
//-----------------------------------------------------------------Minimal/Maximalwerte
		setMotor(DirLeft, DirRight, IstSpeedLeft, IstSpeedRight);
 622:	f8 01       	movw	r30, r16
 624:	20 81       	ld	r18, Z
 626:	48 81       	ld	r20, Y
 628:	60 91 61 00 	lds	r22, 0x0061
 62c:	80 91 60 00 	lds	r24, 0x0060
 630:	c7 dd       	rcall	.-1138   	; 0x1c0 <setMotor>
		
		if (KeyPressed() != 0){
 632:	c5 df       	rcall	.-118    	; 0x5be <KeyPressed>
 634:	88 23       	and	r24, r24
 636:	39 f3       	breq	.-50     	; 0x606 <main+0x1c>
			usart_puts("Taster"); 			
 638:	83 e7       	ldi	r24, 0x73	; 115
 63a:	90 e0       	ldi	r25, 0x00	; 0
 63c:	93 d0       	rcall	.+294    	; 0x764 <usart_puts>
 63e:	e3 cf       	rjmp	.-58     	; 0x606 <main+0x1c>

00000640 <usart_init_intr>:

//=======================================================================
//Serielle Schnittstelle mit 8 Bit, no parity, 1 Stoppbit  initialisieren
//Den Datenempfang erledigt eine Interrupt-Service-Routine.
//=======================================================================
void usart_init_intr(uint16_t baud){
 640:	9c 01       	movw	r18, r24
	const uint32_t fosz=8000000L;
	uint16_t baud_wert;

	lesezeiger=puffer;
 642:	8d ea       	ldi	r24, 0xAD	; 173
 644:	90 e0       	ldi	r25, 0x00	; 0
 646:	90 93 ac 00 	sts	0x00AC, r25
 64a:	80 93 ab 00 	sts	0x00AB, r24
	schreibzeiger=puffer;
 64e:	90 93 aa 00 	sts	0x00AA, r25
 652:	80 93 a9 00 	sts	0x00A9, r24



	//Baudrate einstellen
	baud_wert=fosz/(baud*16L)-1;
 656:	c9 01       	movw	r24, r18
 658:	a0 e0       	ldi	r26, 0x00	; 0
 65a:	b0 e0       	ldi	r27, 0x00	; 0
 65c:	88 0f       	add	r24, r24
 65e:	99 1f       	adc	r25, r25
 660:	aa 1f       	adc	r26, r26
 662:	bb 1f       	adc	r27, r27
 664:	88 0f       	add	r24, r24
 666:	99 1f       	adc	r25, r25
 668:	aa 1f       	adc	r26, r26
 66a:	bb 1f       	adc	r27, r27
 66c:	9c 01       	movw	r18, r24
 66e:	ad 01       	movw	r20, r26
 670:	22 0f       	add	r18, r18
 672:	33 1f       	adc	r19, r19
 674:	44 1f       	adc	r20, r20
 676:	55 1f       	adc	r21, r21
 678:	22 0f       	add	r18, r18
 67a:	33 1f       	adc	r19, r19
 67c:	44 1f       	adc	r20, r20
 67e:	55 1f       	adc	r21, r21
 680:	60 e0       	ldi	r22, 0x00	; 0
 682:	72 e1       	ldi	r23, 0x12	; 18
 684:	8a e7       	ldi	r24, 0x7A	; 122
 686:	90 e0       	ldi	r25, 0x00	; 0
 688:	96 d1       	rcall	.+812    	; 0x9b6 <__udivmodsi4>
 68a:	21 50       	subi	r18, 0x01	; 1
 68c:	31 09       	sbc	r19, r1
	UBRRH=(uint8_t)(baud_wert>>8);
 68e:	30 bd       	out	0x20, r19	; 32
	UBRRL=(uint8_t)baud_wert;
 690:	29 b9       	out	0x09, r18	; 9

	//8N1 Daten
	UCSRC|=(1<<URSEL)|(3<<UCSZ0);
 692:	80 b5       	in	r24, 0x20	; 32
 694:	86 68       	ori	r24, 0x86	; 134
 696:	80 bd       	out	0x20, r24	; 32
	//Empfangen und Senden und Empfangsinterrupt aktivieren
	UCSRB=(1<<RXEN)|(1<<TXEN)|(1<<RXCIE);
 698:	88 e9       	ldi	r24, 0x98	; 152
 69a:	8a b9       	out	0x0a, r24	; 10
 69c:	08 95       	ret

0000069e <__vector_11>:
}

//=============================================================
// Interrupt-Service-Routine
//=============================================================
ISR (USART_RXC_vect){
 69e:	1f 92       	push	r1
 6a0:	0f 92       	push	r0
 6a2:	0f b6       	in	r0, 0x3f	; 63
 6a4:	0f 92       	push	r0
 6a6:	11 24       	eor	r1, r1
 6a8:	2f 93       	push	r18
 6aa:	8f 93       	push	r24
 6ac:	9f 93       	push	r25
 6ae:	ef 93       	push	r30
 6b0:	ff 93       	push	r31

	//Automatisch empfangene Daten in den Puffer schreiben:

	*schreibzeiger=UDR;
 6b2:	e0 91 a9 00 	lds	r30, 0x00A9
 6b6:	f0 91 aa 00 	lds	r31, 0x00AA
 6ba:	8c b1       	in	r24, 0x0c	; 12
 6bc:	80 83       	st	Z, r24
	schreibzeiger++;
 6be:	80 91 a9 00 	lds	r24, 0x00A9
 6c2:	90 91 aa 00 	lds	r25, 0x00AA
 6c6:	01 96       	adiw	r24, 0x01	; 1
	if(schreibzeiger==puffer+PUFFER_GROESSE) 
 6c8:	21 e0       	ldi	r18, 0x01	; 1
 6ca:	8d 32       	cpi	r24, 0x2D	; 45
 6cc:	92 07       	cpc	r25, r18
 6ce:	29 f0       	breq	.+10     	; 0x6da <__vector_11+0x3c>
ISR (USART_RXC_vect){

	//Automatisch empfangene Daten in den Puffer schreiben:

	*schreibzeiger=UDR;
	schreibzeiger++;
 6d0:	90 93 aa 00 	sts	0x00AA, r25
 6d4:	80 93 a9 00 	sts	0x00A9, r24
 6d8:	06 c0       	rjmp	.+12     	; 0x6e6 <__vector_11+0x48>
	if(schreibzeiger==puffer+PUFFER_GROESSE) 
	schreibzeiger=puffer;
 6da:	8d ea       	ldi	r24, 0xAD	; 173
 6dc:	90 e0       	ldi	r25, 0x00	; 0
 6de:	90 93 aa 00 	sts	0x00AA, r25
 6e2:	80 93 a9 00 	sts	0x00A9, r24

}
 6e6:	ff 91       	pop	r31
 6e8:	ef 91       	pop	r30
 6ea:	9f 91       	pop	r25
 6ec:	8f 91       	pop	r24
 6ee:	2f 91       	pop	r18
 6f0:	0f 90       	pop	r0
 6f2:	0f be       	out	0x3f, r0	; 63
 6f4:	0f 90       	pop	r0
 6f6:	1f 90       	pop	r1
 6f8:	18 95       	reti

000006fa <usart_byte_avail_intr>:
//Funktionen für den interrupt-gesteuerten Datenempfang
//=============================================================
uint8_t usart_byte_avail_intr(void){
	//Prüft, ob ein Datenbyte im Puffer vorhanden ist
	// 1 = vorhanden, 0 = nicht vorhanden
	SleepMS(10); 
 6fa:	60 e0       	ldi	r22, 0x00	; 0
 6fc:	70 e0       	ldi	r23, 0x00	; 0
 6fe:	80 e2       	ldi	r24, 0x20	; 32
 700:	91 e4       	ldi	r25, 0x41	; 65
 702:	55 dd       	rcall	.-1366   	; 0x1ae <SleepMS>
	if(schreibzeiger!=lesezeiger)
 704:	81 e0       	ldi	r24, 0x01	; 1
 706:	40 91 a9 00 	lds	r20, 0x00A9
 70a:	50 91 aa 00 	lds	r21, 0x00AA
 70e:	20 91 ab 00 	lds	r18, 0x00AB
 712:	30 91 ac 00 	lds	r19, 0x00AC
 716:	42 17       	cp	r20, r18
 718:	53 07       	cpc	r21, r19
 71a:	09 f4       	brne	.+2      	; 0x71e <usart_byte_avail_intr+0x24>
 71c:	80 e0       	ldi	r24, 0x00	; 0
	return 1;
	else return 0;
}
 71e:	08 95       	ret

00000720 <usart_getc_intr>:
	//Liest ein Byte aus dem Puffer
	//Nur aufrufen, wenn usart_byte_avail_intr() vorher aufgerufen wurde und
	//eine 1 lieferte.
	uint8_t datenbyte=0;

	if(schreibzeiger!=lesezeiger){
 720:	e0 91 ab 00 	lds	r30, 0x00AB
 724:	f0 91 ac 00 	lds	r31, 0x00AC
 728:	80 91 a9 00 	lds	r24, 0x00A9
 72c:	90 91 aa 00 	lds	r25, 0x00AA
 730:	8e 17       	cp	r24, r30
 732:	9f 07       	cpc	r25, r31
 734:	89 f0       	breq	.+34     	; 0x758 <usart_getc_intr+0x38>

		datenbyte=*lesezeiger;
 736:	81 91       	ld	r24, Z+
		lesezeiger++;
		if(lesezeiger==puffer+PUFFER_GROESSE) lesezeiger=puffer;
 738:	91 e0       	ldi	r25, 0x01	; 1
 73a:	ed 32       	cpi	r30, 0x2D	; 45
 73c:	f9 07       	cpc	r31, r25
 73e:	29 f0       	breq	.+10     	; 0x74a <usart_getc_intr+0x2a>
	uint8_t datenbyte=0;

	if(schreibzeiger!=lesezeiger){

		datenbyte=*lesezeiger;
		lesezeiger++;
 740:	f0 93 ac 00 	sts	0x00AC, r31
 744:	e0 93 ab 00 	sts	0x00AB, r30
 748:	08 95       	ret
		if(lesezeiger==puffer+PUFFER_GROESSE) lesezeiger=puffer;
 74a:	2d ea       	ldi	r18, 0xAD	; 173
 74c:	30 e0       	ldi	r19, 0x00	; 0
 74e:	30 93 ac 00 	sts	0x00AC, r19
 752:	20 93 ab 00 	sts	0x00AB, r18
 756:	08 95       	ret
//--------------------------------------------------------------
uint8_t usart_getc_intr(void){
	//Liest ein Byte aus dem Puffer
	//Nur aufrufen, wenn usart_byte_avail_intr() vorher aufgerufen wurde und
	//eine 1 lieferte.
	uint8_t datenbyte=0;
 758:	80 e0       	ldi	r24, 0x00	; 0
		lesezeiger++;
		if(lesezeiger==puffer+PUFFER_GROESSE) lesezeiger=puffer;
		
	}
	return datenbyte;
}
 75a:	08 95       	ret

0000075c <usart_putc>:
//=============================================================
//Die nachfolgenden Sendefunktionen sind nicht interrupt-gesteuert
//=============================================================
void usart_putc(uint8_t byte){
	//Ein Byte senden
	while(!(UCSRA&(1<<UDRE)));//warten auf Datenregister empty
 75c:	5d 9b       	sbis	0x0b, 5	; 11
 75e:	fe cf       	rjmp	.-4      	; 0x75c <usart_putc>
	UDR=byte;
 760:	8c b9       	out	0x0c, r24	; 12
 762:	08 95       	ret

00000764 <usart_puts>:
}
//--------------------------------------------------------------
void usart_puts(char *s)
//Einen String mit Endmarke 0 senden
{
 764:	cf 93       	push	r28
 766:	df 93       	push	r29
 768:	ec 01       	movw	r28, r24

	while (*s != 0) {
 76a:	88 81       	ld	r24, Y
 76c:	88 23       	and	r24, r24
 76e:	29 f0       	breq	.+10     	; 0x77a <usart_puts+0x16>
 770:	21 96       	adiw	r28, 0x01	; 1
		usart_putc(*s);
 772:	f4 df       	rcall	.-24     	; 0x75c <usart_putc>
//--------------------------------------------------------------
void usart_puts(char *s)
//Einen String mit Endmarke 0 senden
{

	while (*s != 0) {
 774:	89 91       	ld	r24, Y+
 776:	81 11       	cpse	r24, r1
 778:	fc cf       	rjmp	.-8      	; 0x772 <usart_puts+0xe>
		usart_putc(*s);
		s++;
	}
	//usart_putc(0); //Endmarke 0 wird übertragen!
}
 77a:	df 91       	pop	r29
 77c:	cf 91       	pop	r28
 77e:	08 95       	ret

00000780 <usart_puti>:
		s++; 
	}
	//usart_putc(0); //Endmarke 0 wird übertragen!
}
//---------------------------------------------------------------
void usart_puti(int zahl, int sges){
 780:	ef 92       	push	r14
 782:	ff 92       	push	r15
 784:	1f 93       	push	r17
 786:	cf 93       	push	r28
 788:	df 93       	push	r29
 78a:	cd b7       	in	r28, 0x3d	; 61
 78c:	de b7       	in	r29, 0x3e	; 62
 78e:	60 97       	sbiw	r28, 0x10	; 16
 790:	0f b6       	in	r0, 0x3f	; 63
 792:	f8 94       	cli
 794:	de bf       	out	0x3e, r29	; 62
 796:	0f be       	out	0x3f, r0	; 63
 798:	cd bf       	out	0x3d, r28	; 61
 79a:	7b 01       	movw	r14, r22
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 79c:	4a e0       	ldi	r20, 0x0A	; 10
 79e:	be 01       	movw	r22, r28
 7a0:	6f 5f       	subi	r22, 0xFF	; 255
 7a2:	7f 4f       	sbci	r23, 0xFF	; 255
 7a4:	50 d1       	rcall	.+672    	; 0xa46 <__itoa_ncheck>
	//als Zeichenkette
	char buffer[16];
	uint8_t l=0,n;
	char *z=buffer;
	itoa(zahl,buffer,10);
	while(*z!=0){l++; z++;}//Bufferlänge l
 7a6:	89 81       	ldd	r24, Y+1	; 0x01
 7a8:	88 23       	and	r24, r24
 7aa:	41 f0       	breq	.+16     	; 0x7bc <usart_puti+0x3c>
 7ac:	fe 01       	movw	r30, r28
 7ae:	32 96       	adiw	r30, 0x02	; 2
 7b0:	10 e0       	ldi	r17, 0x00	; 0
 7b2:	1f 5f       	subi	r17, 0xFF	; 255
 7b4:	81 91       	ld	r24, Z+
 7b6:	81 11       	cpse	r24, r1
 7b8:	fc cf       	rjmp	.-8      	; 0x7b2 <usart_puti+0x32>
 7ba:	01 c0       	rjmp	.+2      	; 0x7be <usart_puti+0x3e>
//---------------------------------------------------------------
void usart_puti(int zahl, int sges){
	//Senden der Integerzahl zahl als Zeichenkette formatiert  mit sges Stellen
	//als Zeichenkette
	char buffer[16];
	uint8_t l=0,n;
 7bc:	10 e0       	ldi	r17, 0x00	; 0
	char *z=buffer;
	itoa(zahl,buffer,10);
	while(*z!=0){l++; z++;}//Bufferlänge l
	for(n=l;n<sges;n++) usart_putc(' ');
 7be:	81 2f       	mov	r24, r17
 7c0:	90 e0       	ldi	r25, 0x00	; 0
 7c2:	8e 15       	cp	r24, r14
 7c4:	9f 05       	cpc	r25, r15
 7c6:	44 f4       	brge	.+16     	; 0x7d8 <usart_puti+0x58>
 7c8:	80 e2       	ldi	r24, 0x20	; 32
 7ca:	c8 df       	rcall	.-112    	; 0x75c <usart_putc>
 7cc:	1f 5f       	subi	r17, 0xFF	; 255
 7ce:	81 2f       	mov	r24, r17
 7d0:	90 e0       	ldi	r25, 0x00	; 0
 7d2:	8e 15       	cp	r24, r14
 7d4:	9f 05       	cpc	r25, r15
 7d6:	c4 f3       	brlt	.-16     	; 0x7c8 <usart_puti+0x48>
	usart_puts(buffer);
 7d8:	ce 01       	movw	r24, r28
 7da:	01 96       	adiw	r24, 0x01	; 1
 7dc:	c3 df       	rcall	.-122    	; 0x764 <usart_puts>
}
 7de:	60 96       	adiw	r28, 0x10	; 16
 7e0:	0f b6       	in	r0, 0x3f	; 63
 7e2:	f8 94       	cli
 7e4:	de bf       	out	0x3e, r29	; 62
 7e6:	0f be       	out	0x3f, r0	; 63
 7e8:	cd bf       	out	0x3d, r28	; 61
 7ea:	df 91       	pop	r29
 7ec:	cf 91       	pop	r28
 7ee:	1f 91       	pop	r17
 7f0:	ff 90       	pop	r15
 7f2:	ef 90       	pop	r14
 7f4:	08 95       	ret

000007f6 <__fixunssfsi>:
 7f6:	5b d0       	rcall	.+182    	; 0x8ae <__fp_splitA>
 7f8:	88 f0       	brcs	.+34     	; 0x81c <__fixunssfsi+0x26>
 7fa:	9f 57       	subi	r25, 0x7F	; 127
 7fc:	90 f0       	brcs	.+36     	; 0x822 <__fixunssfsi+0x2c>
 7fe:	b9 2f       	mov	r27, r25
 800:	99 27       	eor	r25, r25
 802:	b7 51       	subi	r27, 0x17	; 23
 804:	a0 f0       	brcs	.+40     	; 0x82e <__fixunssfsi+0x38>
 806:	d1 f0       	breq	.+52     	; 0x83c <__fixunssfsi+0x46>
 808:	66 0f       	add	r22, r22
 80a:	77 1f       	adc	r23, r23
 80c:	88 1f       	adc	r24, r24
 80e:	99 1f       	adc	r25, r25
 810:	1a f0       	brmi	.+6      	; 0x818 <__fixunssfsi+0x22>
 812:	ba 95       	dec	r27
 814:	c9 f7       	brne	.-14     	; 0x808 <__fixunssfsi+0x12>
 816:	12 c0       	rjmp	.+36     	; 0x83c <__fixunssfsi+0x46>
 818:	b1 30       	cpi	r27, 0x01	; 1
 81a:	81 f0       	breq	.+32     	; 0x83c <__fixunssfsi+0x46>
 81c:	62 d0       	rcall	.+196    	; 0x8e2 <__fp_zero>
 81e:	b1 e0       	ldi	r27, 0x01	; 1
 820:	08 95       	ret
 822:	5f c0       	rjmp	.+190    	; 0x8e2 <__fp_zero>
 824:	67 2f       	mov	r22, r23
 826:	78 2f       	mov	r23, r24
 828:	88 27       	eor	r24, r24
 82a:	b8 5f       	subi	r27, 0xF8	; 248
 82c:	39 f0       	breq	.+14     	; 0x83c <__fixunssfsi+0x46>
 82e:	b9 3f       	cpi	r27, 0xF9	; 249
 830:	cc f3       	brlt	.-14     	; 0x824 <__fixunssfsi+0x2e>
 832:	86 95       	lsr	r24
 834:	77 95       	ror	r23
 836:	67 95       	ror	r22
 838:	b3 95       	inc	r27
 83a:	d9 f7       	brne	.-10     	; 0x832 <__fixunssfsi+0x3c>
 83c:	3e f4       	brtc	.+14     	; 0x84c <__fixunssfsi+0x56>
 83e:	90 95       	com	r25
 840:	80 95       	com	r24
 842:	70 95       	com	r23
 844:	61 95       	neg	r22
 846:	7f 4f       	sbci	r23, 0xFF	; 255
 848:	8f 4f       	sbci	r24, 0xFF	; 255
 84a:	9f 4f       	sbci	r25, 0xFF	; 255
 84c:	08 95       	ret

0000084e <__fp_inf>:
 84e:	97 f9       	bld	r25, 7
 850:	9f 67       	ori	r25, 0x7F	; 127
 852:	80 e8       	ldi	r24, 0x80	; 128
 854:	70 e0       	ldi	r23, 0x00	; 0
 856:	60 e0       	ldi	r22, 0x00	; 0
 858:	08 95       	ret

0000085a <__fp_nan>:
 85a:	9f ef       	ldi	r25, 0xFF	; 255
 85c:	80 ec       	ldi	r24, 0xC0	; 192
 85e:	08 95       	ret

00000860 <__fp_pscA>:
 860:	00 24       	eor	r0, r0
 862:	0a 94       	dec	r0
 864:	16 16       	cp	r1, r22
 866:	17 06       	cpc	r1, r23
 868:	18 06       	cpc	r1, r24
 86a:	09 06       	cpc	r0, r25
 86c:	08 95       	ret

0000086e <__fp_pscB>:
 86e:	00 24       	eor	r0, r0
 870:	0a 94       	dec	r0
 872:	12 16       	cp	r1, r18
 874:	13 06       	cpc	r1, r19
 876:	14 06       	cpc	r1, r20
 878:	05 06       	cpc	r0, r21
 87a:	08 95       	ret

0000087c <__fp_round>:
 87c:	09 2e       	mov	r0, r25
 87e:	03 94       	inc	r0
 880:	00 0c       	add	r0, r0
 882:	11 f4       	brne	.+4      	; 0x888 <__fp_round+0xc>
 884:	88 23       	and	r24, r24
 886:	52 f0       	brmi	.+20     	; 0x89c <__fp_round+0x20>
 888:	bb 0f       	add	r27, r27
 88a:	40 f4       	brcc	.+16     	; 0x89c <__fp_round+0x20>
 88c:	bf 2b       	or	r27, r31
 88e:	11 f4       	brne	.+4      	; 0x894 <__fp_round+0x18>
 890:	60 ff       	sbrs	r22, 0
 892:	04 c0       	rjmp	.+8      	; 0x89c <__fp_round+0x20>
 894:	6f 5f       	subi	r22, 0xFF	; 255
 896:	7f 4f       	sbci	r23, 0xFF	; 255
 898:	8f 4f       	sbci	r24, 0xFF	; 255
 89a:	9f 4f       	sbci	r25, 0xFF	; 255
 89c:	08 95       	ret

0000089e <__fp_split3>:
 89e:	57 fd       	sbrc	r21, 7
 8a0:	90 58       	subi	r25, 0x80	; 128
 8a2:	44 0f       	add	r20, r20
 8a4:	55 1f       	adc	r21, r21
 8a6:	59 f0       	breq	.+22     	; 0x8be <__fp_splitA+0x10>
 8a8:	5f 3f       	cpi	r21, 0xFF	; 255
 8aa:	71 f0       	breq	.+28     	; 0x8c8 <__fp_splitA+0x1a>
 8ac:	47 95       	ror	r20

000008ae <__fp_splitA>:
 8ae:	88 0f       	add	r24, r24
 8b0:	97 fb       	bst	r25, 7
 8b2:	99 1f       	adc	r25, r25
 8b4:	61 f0       	breq	.+24     	; 0x8ce <__fp_splitA+0x20>
 8b6:	9f 3f       	cpi	r25, 0xFF	; 255
 8b8:	79 f0       	breq	.+30     	; 0x8d8 <__fp_splitA+0x2a>
 8ba:	87 95       	ror	r24
 8bc:	08 95       	ret
 8be:	12 16       	cp	r1, r18
 8c0:	13 06       	cpc	r1, r19
 8c2:	14 06       	cpc	r1, r20
 8c4:	55 1f       	adc	r21, r21
 8c6:	f2 cf       	rjmp	.-28     	; 0x8ac <__fp_split3+0xe>
 8c8:	46 95       	lsr	r20
 8ca:	f1 df       	rcall	.-30     	; 0x8ae <__fp_splitA>
 8cc:	08 c0       	rjmp	.+16     	; 0x8de <__fp_splitA+0x30>
 8ce:	16 16       	cp	r1, r22
 8d0:	17 06       	cpc	r1, r23
 8d2:	18 06       	cpc	r1, r24
 8d4:	99 1f       	adc	r25, r25
 8d6:	f1 cf       	rjmp	.-30     	; 0x8ba <__fp_splitA+0xc>
 8d8:	86 95       	lsr	r24
 8da:	71 05       	cpc	r23, r1
 8dc:	61 05       	cpc	r22, r1
 8de:	08 94       	sec
 8e0:	08 95       	ret

000008e2 <__fp_zero>:
 8e2:	e8 94       	clt

000008e4 <__fp_szero>:
 8e4:	bb 27       	eor	r27, r27
 8e6:	66 27       	eor	r22, r22
 8e8:	77 27       	eor	r23, r23
 8ea:	cb 01       	movw	r24, r22
 8ec:	97 f9       	bld	r25, 7
 8ee:	08 95       	ret

000008f0 <__mulsf3>:
 8f0:	0b d0       	rcall	.+22     	; 0x908 <__mulsf3x>
 8f2:	c4 cf       	rjmp	.-120    	; 0x87c <__fp_round>
 8f4:	b5 df       	rcall	.-150    	; 0x860 <__fp_pscA>
 8f6:	28 f0       	brcs	.+10     	; 0x902 <__mulsf3+0x12>
 8f8:	ba df       	rcall	.-140    	; 0x86e <__fp_pscB>
 8fa:	18 f0       	brcs	.+6      	; 0x902 <__mulsf3+0x12>
 8fc:	95 23       	and	r25, r21
 8fe:	09 f0       	breq	.+2      	; 0x902 <__mulsf3+0x12>
 900:	a6 cf       	rjmp	.-180    	; 0x84e <__fp_inf>
 902:	ab cf       	rjmp	.-170    	; 0x85a <__fp_nan>
 904:	11 24       	eor	r1, r1
 906:	ee cf       	rjmp	.-36     	; 0x8e4 <__fp_szero>

00000908 <__mulsf3x>:
 908:	ca df       	rcall	.-108    	; 0x89e <__fp_split3>
 90a:	a0 f3       	brcs	.-24     	; 0x8f4 <__mulsf3+0x4>

0000090c <__mulsf3_pse>:
 90c:	95 9f       	mul	r25, r21
 90e:	d1 f3       	breq	.-12     	; 0x904 <__mulsf3+0x14>
 910:	95 0f       	add	r25, r21
 912:	50 e0       	ldi	r21, 0x00	; 0
 914:	55 1f       	adc	r21, r21
 916:	62 9f       	mul	r22, r18
 918:	f0 01       	movw	r30, r0
 91a:	72 9f       	mul	r23, r18
 91c:	bb 27       	eor	r27, r27
 91e:	f0 0d       	add	r31, r0
 920:	b1 1d       	adc	r27, r1
 922:	63 9f       	mul	r22, r19
 924:	aa 27       	eor	r26, r26
 926:	f0 0d       	add	r31, r0
 928:	b1 1d       	adc	r27, r1
 92a:	aa 1f       	adc	r26, r26
 92c:	64 9f       	mul	r22, r20
 92e:	66 27       	eor	r22, r22
 930:	b0 0d       	add	r27, r0
 932:	a1 1d       	adc	r26, r1
 934:	66 1f       	adc	r22, r22
 936:	82 9f       	mul	r24, r18
 938:	22 27       	eor	r18, r18
 93a:	b0 0d       	add	r27, r0
 93c:	a1 1d       	adc	r26, r1
 93e:	62 1f       	adc	r22, r18
 940:	73 9f       	mul	r23, r19
 942:	b0 0d       	add	r27, r0
 944:	a1 1d       	adc	r26, r1
 946:	62 1f       	adc	r22, r18
 948:	83 9f       	mul	r24, r19
 94a:	a0 0d       	add	r26, r0
 94c:	61 1d       	adc	r22, r1
 94e:	22 1f       	adc	r18, r18
 950:	74 9f       	mul	r23, r20
 952:	33 27       	eor	r19, r19
 954:	a0 0d       	add	r26, r0
 956:	61 1d       	adc	r22, r1
 958:	23 1f       	adc	r18, r19
 95a:	84 9f       	mul	r24, r20
 95c:	60 0d       	add	r22, r0
 95e:	21 1d       	adc	r18, r1
 960:	82 2f       	mov	r24, r18
 962:	76 2f       	mov	r23, r22
 964:	6a 2f       	mov	r22, r26
 966:	11 24       	eor	r1, r1
 968:	9f 57       	subi	r25, 0x7F	; 127
 96a:	50 40       	sbci	r21, 0x00	; 0
 96c:	8a f0       	brmi	.+34     	; 0x990 <__mulsf3_pse+0x84>
 96e:	e1 f0       	breq	.+56     	; 0x9a8 <__mulsf3_pse+0x9c>
 970:	88 23       	and	r24, r24
 972:	4a f0       	brmi	.+18     	; 0x986 <__mulsf3_pse+0x7a>
 974:	ee 0f       	add	r30, r30
 976:	ff 1f       	adc	r31, r31
 978:	bb 1f       	adc	r27, r27
 97a:	66 1f       	adc	r22, r22
 97c:	77 1f       	adc	r23, r23
 97e:	88 1f       	adc	r24, r24
 980:	91 50       	subi	r25, 0x01	; 1
 982:	50 40       	sbci	r21, 0x00	; 0
 984:	a9 f7       	brne	.-22     	; 0x970 <__mulsf3_pse+0x64>
 986:	9e 3f       	cpi	r25, 0xFE	; 254
 988:	51 05       	cpc	r21, r1
 98a:	70 f0       	brcs	.+28     	; 0x9a8 <__mulsf3_pse+0x9c>
 98c:	60 cf       	rjmp	.-320    	; 0x84e <__fp_inf>
 98e:	aa cf       	rjmp	.-172    	; 0x8e4 <__fp_szero>
 990:	5f 3f       	cpi	r21, 0xFF	; 255
 992:	ec f3       	brlt	.-6      	; 0x98e <__mulsf3_pse+0x82>
 994:	98 3e       	cpi	r25, 0xE8	; 232
 996:	dc f3       	brlt	.-10     	; 0x98e <__mulsf3_pse+0x82>
 998:	86 95       	lsr	r24
 99a:	77 95       	ror	r23
 99c:	67 95       	ror	r22
 99e:	b7 95       	ror	r27
 9a0:	f7 95       	ror	r31
 9a2:	e7 95       	ror	r30
 9a4:	9f 5f       	subi	r25, 0xFF	; 255
 9a6:	c1 f7       	brne	.-16     	; 0x998 <__mulsf3_pse+0x8c>
 9a8:	fe 2b       	or	r31, r30
 9aa:	88 0f       	add	r24, r24
 9ac:	91 1d       	adc	r25, r1
 9ae:	96 95       	lsr	r25
 9b0:	87 95       	ror	r24
 9b2:	97 f9       	bld	r25, 7
 9b4:	08 95       	ret

000009b6 <__udivmodsi4>:
 9b6:	a1 e2       	ldi	r26, 0x21	; 33
 9b8:	1a 2e       	mov	r1, r26
 9ba:	aa 1b       	sub	r26, r26
 9bc:	bb 1b       	sub	r27, r27
 9be:	fd 01       	movw	r30, r26
 9c0:	0d c0       	rjmp	.+26     	; 0x9dc <__udivmodsi4_ep>

000009c2 <__udivmodsi4_loop>:
 9c2:	aa 1f       	adc	r26, r26
 9c4:	bb 1f       	adc	r27, r27
 9c6:	ee 1f       	adc	r30, r30
 9c8:	ff 1f       	adc	r31, r31
 9ca:	a2 17       	cp	r26, r18
 9cc:	b3 07       	cpc	r27, r19
 9ce:	e4 07       	cpc	r30, r20
 9d0:	f5 07       	cpc	r31, r21
 9d2:	20 f0       	brcs	.+8      	; 0x9dc <__udivmodsi4_ep>
 9d4:	a2 1b       	sub	r26, r18
 9d6:	b3 0b       	sbc	r27, r19
 9d8:	e4 0b       	sbc	r30, r20
 9da:	f5 0b       	sbc	r31, r21

000009dc <__udivmodsi4_ep>:
 9dc:	66 1f       	adc	r22, r22
 9de:	77 1f       	adc	r23, r23
 9e0:	88 1f       	adc	r24, r24
 9e2:	99 1f       	adc	r25, r25
 9e4:	1a 94       	dec	r1
 9e6:	69 f7       	brne	.-38     	; 0x9c2 <__udivmodsi4_loop>
 9e8:	60 95       	com	r22
 9ea:	70 95       	com	r23
 9ec:	80 95       	com	r24
 9ee:	90 95       	com	r25
 9f0:	9b 01       	movw	r18, r22
 9f2:	ac 01       	movw	r20, r24
 9f4:	bd 01       	movw	r22, r26
 9f6:	cf 01       	movw	r24, r30
 9f8:	08 95       	ret

000009fa <atol>:
 9fa:	1f 93       	push	r17
 9fc:	fc 01       	movw	r30, r24
 9fe:	99 27       	eor	r25, r25
 a00:	88 27       	eor	r24, r24
 a02:	bc 01       	movw	r22, r24
 a04:	e8 94       	clt
 a06:	11 91       	ld	r17, Z+
 a08:	10 32       	cpi	r17, 0x20	; 32
 a0a:	e9 f3       	breq	.-6      	; 0xa06 <atol+0xc>
 a0c:	19 30       	cpi	r17, 0x09	; 9
 a0e:	10 f0       	brcs	.+4      	; 0xa14 <atol+0x1a>
 a10:	1e 30       	cpi	r17, 0x0E	; 14
 a12:	c8 f3       	brcs	.-14     	; 0xa06 <atol+0xc>
 a14:	1b 32       	cpi	r17, 0x2B	; 43
 a16:	49 f0       	breq	.+18     	; 0xa2a <atol+0x30>
 a18:	1d 32       	cpi	r17, 0x2D	; 45
 a1a:	41 f4       	brne	.+16     	; 0xa2c <atol+0x32>
 a1c:	68 94       	set
 a1e:	05 c0       	rjmp	.+10     	; 0xa2a <atol+0x30>
 a20:	1c d0       	rcall	.+56     	; 0xa5a <__mulsi_const_10>
 a22:	61 0f       	add	r22, r17
 a24:	71 1d       	adc	r23, r1
 a26:	81 1d       	adc	r24, r1
 a28:	91 1d       	adc	r25, r1
 a2a:	11 91       	ld	r17, Z+
 a2c:	10 53       	subi	r17, 0x30	; 48
 a2e:	1a 30       	cpi	r17, 0x0A	; 10
 a30:	b8 f3       	brcs	.-18     	; 0xa20 <atol+0x26>
 a32:	3e f4       	brtc	.+14     	; 0xa42 <atol+0x48>
 a34:	90 95       	com	r25
 a36:	80 95       	com	r24
 a38:	70 95       	com	r23
 a3a:	61 95       	neg	r22
 a3c:	7f 4f       	sbci	r23, 0xFF	; 255
 a3e:	8f 4f       	sbci	r24, 0xFF	; 255
 a40:	9f 4f       	sbci	r25, 0xFF	; 255
 a42:	1f 91       	pop	r17
 a44:	08 95       	ret

00000a46 <__itoa_ncheck>:
 a46:	bb 27       	eor	r27, r27
 a48:	4a 30       	cpi	r20, 0x0A	; 10
 a4a:	31 f4       	brne	.+12     	; 0xa58 <__itoa_ncheck+0x12>
 a4c:	99 23       	and	r25, r25
 a4e:	22 f4       	brpl	.+8      	; 0xa58 <__itoa_ncheck+0x12>
 a50:	bd e2       	ldi	r27, 0x2D	; 45
 a52:	90 95       	com	r25
 a54:	81 95       	neg	r24
 a56:	9f 4f       	sbci	r25, 0xFF	; 255
 a58:	16 c0       	rjmp	.+44     	; 0xa86 <__utoa_common>

00000a5a <__mulsi_const_10>:
 a5a:	59 2f       	mov	r21, r25
 a5c:	48 2f       	mov	r20, r24
 a5e:	37 2f       	mov	r19, r23
 a60:	26 2f       	mov	r18, r22
 a62:	66 0f       	add	r22, r22
 a64:	77 1f       	adc	r23, r23
 a66:	88 1f       	adc	r24, r24
 a68:	99 1f       	adc	r25, r25
 a6a:	66 0f       	add	r22, r22
 a6c:	77 1f       	adc	r23, r23
 a6e:	88 1f       	adc	r24, r24
 a70:	99 1f       	adc	r25, r25
 a72:	62 0f       	add	r22, r18
 a74:	73 1f       	adc	r23, r19
 a76:	84 1f       	adc	r24, r20
 a78:	95 1f       	adc	r25, r21
 a7a:	66 0f       	add	r22, r22
 a7c:	77 1f       	adc	r23, r23
 a7e:	88 1f       	adc	r24, r24
 a80:	99 1f       	adc	r25, r25
 a82:	08 95       	ret

00000a84 <__utoa_ncheck>:
 a84:	bb 27       	eor	r27, r27

00000a86 <__utoa_common>:
 a86:	fb 01       	movw	r30, r22
 a88:	55 27       	eor	r21, r21
 a8a:	aa 27       	eor	r26, r26
 a8c:	88 0f       	add	r24, r24
 a8e:	99 1f       	adc	r25, r25
 a90:	aa 1f       	adc	r26, r26
 a92:	a4 17       	cp	r26, r20
 a94:	10 f0       	brcs	.+4      	; 0xa9a <__utoa_common+0x14>
 a96:	a4 1b       	sub	r26, r20
 a98:	83 95       	inc	r24
 a9a:	50 51       	subi	r21, 0x10	; 16
 a9c:	b9 f7       	brne	.-18     	; 0xa8c <__utoa_common+0x6>
 a9e:	a0 5d       	subi	r26, 0xD0	; 208
 aa0:	aa 33       	cpi	r26, 0x3A	; 58
 aa2:	08 f0       	brcs	.+2      	; 0xaa6 <__utoa_common+0x20>
 aa4:	a9 5d       	subi	r26, 0xD9	; 217
 aa6:	a1 93       	st	Z+, r26
 aa8:	00 97       	sbiw	r24, 0x00	; 0
 aaa:	79 f7       	brne	.-34     	; 0xa8a <__utoa_common+0x4>
 aac:	b1 11       	cpse	r27, r1
 aae:	b1 93       	st	Z+, r27
 ab0:	11 92       	st	Z+, r1
 ab2:	cb 01       	movw	r24, r22
 ab4:	00 c0       	rjmp	.+0      	; 0xab6 <strrev>

00000ab6 <strrev>:
 ab6:	dc 01       	movw	r26, r24
 ab8:	fc 01       	movw	r30, r24
 aba:	67 2f       	mov	r22, r23
 abc:	71 91       	ld	r23, Z+
 abe:	77 23       	and	r23, r23
 ac0:	e1 f7       	brne	.-8      	; 0xaba <strrev+0x4>
 ac2:	32 97       	sbiw	r30, 0x02	; 2
 ac4:	04 c0       	rjmp	.+8      	; 0xace <strrev+0x18>
 ac6:	7c 91       	ld	r23, X
 ac8:	6d 93       	st	X+, r22
 aca:	70 83       	st	Z, r23
 acc:	62 91       	ld	r22, -Z
 ace:	ae 17       	cp	r26, r30
 ad0:	bf 07       	cpc	r27, r31
 ad2:	c8 f3       	brcs	.-14     	; 0xac6 <strrev+0x10>
 ad4:	08 95       	ret

00000ad6 <_exit>:
 ad6:	f8 94       	cli

00000ad8 <__stop_program>:
 ad8:	ff cf       	rjmp	.-2      	; 0xad8 <__stop_program>
