Kiran Bondalapati , Viktor K. Prasanna, Dynamic Precision Management for Loop Computations on Reconfigurable Architectures, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.249, April 21-23, 1999
Brase, C. H. and Brase, C. P. 2001. Understanding Basic Statistics, 2nd Ed. Houghton Mifflin, Boston, MA.
Budiu, M., Sakr, M., Walker, K., and Goldstein, S. C. 2000. BitValue inference: Detecting and exploiting narrow bitwidth computations. In Proceedings of the 6th International Euro-Par Conference (Aug.), Munich, Germany.
Celoxica 2002. Handel-C Language Reference Manual, Version 3.1, 2002.
Yun Cao , Hiroto Yasuura, Quality-driven design by bitwidth optimization for video applications, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119883]
D. C. Cronquist , P. Franklin , S. G. Berg , C. Ebeling, Specifying and Compiling Applications for RaPiD, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.116, April 15-17, 1998
Bruce A. Draper , A. P. Wim Böhm , Jeffrey Hammes , Walid A. Najjar , J. Ross Beveridge , Charlie Ross , Monica Chawathe , Mitesh Desai , José Bins, Compiling SA-C Programs to FPGAs: Performance Results, Proceedings of the Second International Workshop on Computer Vision Systems, p.220-235, July 07-08, 2001
Claire F. Fang , Rob A. Rutenbar , Tsuhan Chen, Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.275, November 09-13, 2003[doi>10.1109/ICCAD.2003.68]
Claire Fang Fang , Rob A. Rutenbar , Markus Püschel , Tsuhan Chen, Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775960]
Jan Frigo , Maya Gokhale , Dominique Lavenier, Evaluation of the streams-C C-to-FPGA compiler: an applications perspective, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.134-140, February 2001, Monterey, California, USA[doi>10.1145/360276.360326]
Altaf Abdul Gaffar , Oskar Mencer , Wayne Luk , Peter Y. K. Cheung, Unifying Bit-Width Optimisation for Fixed-Point and Floating-Point Designs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.79-88, April 20-23, 2004
Rajiv Gupta , Eduard Mehofer , Youtao Zhang, A Representation for Bit Section Based Analysis and Optimization, Proceedings of the 11th International Conference on Compiler Construction, p.62-77, April 08-12, 2002
W. H. Harrison, Compiler Analysis of the Value Ranges for Variables, IEEE Transactions on Software Engineering, v.3 n.3, p.243-250, May 1977[doi>10.1109/TSE.1977.231133]
Holloway, G. and Young, C. 2002. The flow analysis and transformation libraries of machine SUIF. In Proceedings of 2nd SUIF Compiler Workshop (Aug.), Stanford University, Stanford, CA.
Kim, S., Kum, K., and Sung, W. 1998. Fixed-point optimization utility for C and C&plus;&plus; based digital signal processing programs. IEEE Trans. Circuits Syst. 45, 11 (Nov.).
Kinnison, R. R. 1985. Applied Extreme Value Statistics. Macmillan, New York.
Averill M. Law , David M. Kelton, Simulation Modeling and Analysis, McGraw-Hill Higher Education, 1999
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Mahlke, S., Ravindran, R., Schlansker, M., Schreiber, R., and Sherwood, T. 2001. Bitwidth cognizant architecture synthesis of custom hardware accelerators, HPL-2001-209 Technical Rep. (Aug.).
A. Nayak , M. Haldar , A. Choudhary , P. Banerjee, Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs, Proceedings of the conference on Design, automation and test in Europe, p.722-728, March 2001, Munich, Germany
OPEN SYSTEMC INITIATIVE 2003. SystemC 2.0.1 Language Reference Manual Revision 1.0, 2003.
Özer, E., Nisbet, A. P., and Gregg, D. 2004. Stochastic bit-width approximation using extreme value theory for customizable processors. In Proceedings 13th International Conference on Compiler Construction (CC) (Mar.), LNCS 2985, Barcelona, Spain.
Jason R. C. Patterson, Accurate static branch prediction by value range propagation, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.67-78, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207117]
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
Rolf-Dieter Reiss , Michael Thomas, Statistical analysis of extreme values, Birkhauser Verlag, Basel, Switzerland, 1997
Stefanović, D. and Martonosi, M. 2000. On availability of bit-narrow operations in General-purpose applications. In 10<sup>th</sup> International Conference on Field Programmable Logic and Applications (Aug.).
Mark Stephenson , Jonathan Babb , Saman Amarasinghe, Bidwidth analysis with application to silicon compilation, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.108-120, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349317]
Markus Willems , Volker Bürsgens , Holger Keding , Thorsten Grötker , Heinrich Meyr, System level fixed-point design based on an interpolative approach, Proceedings of the 34th annual Design Automation Conference, p.293-298, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266105]
Wilson, R. P., French, R. S., Wilson, C. S., Amarasinghe, S., Anderson, J. M., Tjiang, S. W. K., Liao, S. W., Tseng, C. W., Hall, M. W., Lam, M. S., and Hennessy, J. L. 1994. SUIF: An infrastructure for research on parallelizing and optimizing compilers, Technical. Rep. Computer Systems Laboratory, Stanford University, CA.
XILINX 2002, Xilinx Virtex-II Architecture Manual, Sep. 2002.
H. Yamashita , H. Yasnura , F. N. Eko , Cao Yun, Variable size analysis and validation of computation quality, Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00), p.95, November 08-10, 2000
