<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element BMM_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element BMM_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element BMM_test
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element mgc_axi_master_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <module name="BMM_0" kind="BMM" version="1.0" enabled="1" />
 <module name="clk" kind="clock_source" version="17.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module
   name="mgc_axi_master_0"
   kind="mgc_axi_master"
   version="10.4.3.0"
   enabled="1">
  <parameter name="AXI_ADDRESS_WIDTH" value="30" />
  <parameter name="AXI_ID_WIDTH" value="12" />
  <parameter name="AXI_RDATA_WIDTH" value="128" />
  <parameter name="AXI_WDATA_WIDTH" value="128" />
  <parameter name="COMBINED_ISSUING_CAPABILITY" value="16" />
  <parameter name="READ_ISSUING_CAPABILITY" value="16" />
  <parameter name="WRITE_ISSUING_CAPABILITY" value="16" />
  <parameter name="index" value="0" />
 </module>
 <connection
   kind="avalon"
   version="17.0"
   start="mgc_axi_master_0.altera_axi_master"
   end="BMM_0.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="17.0"
   start="clk.clk"
   end="mgc_axi_master_0.clock_sink" />
 <connection kind="clock" version="17.0" start="clk.clk" end="BMM_0.clock_sink" />
 <connection
   kind="reset"
   version="17.0"
   start="clk.clk_reset"
   end="mgc_axi_master_0.reset_sink" />
 <connection
   kind="reset"
   version="17.0"
   start="clk.clk_reset"
   end="BMM_0.reset_sink" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
