// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 100ps/100ps
`define DLY 1

module TopPL_printdouble (
        ap_clk,
        ap_rst,
        ap_ce,
        fmt,
        v
);

input   wire ap_clk;
input   wire ap_rst;
input   wire ap_ce;
input  wire [31:0] fmt;
input  wire [63:0] v;
real d;

// Avoids error during impl
reg [31:0] dummy;
always @(*) begin
    dummy = fmt;
end

// synthesis translate_off
string msg;
`include "ap_display.vh"

always @ (posedge ap_clk) begin
    if (fmt !== 'bx && ap_rst == 1'b0 && ap_ce == 1'b1) begin
        d = $bitstoreal(v);
        $write("HLS_PRINT: %0t ", $time);
        $sformat(msg, _ap_formats[fmt], d);
        $write(msg);
    end
end
// synthesis translate_on

endmodule 


