INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:41:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            load3/data_tehb/dataReg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.871ns (21.345%)  route 6.895ns (78.655%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1457, unset)         0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X30Y84         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=125, routed)         0.830     1.536    mem_controller2/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I2_O)        0.129     1.665 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[1]_i_1/O
                         net (fo=6, routed)           0.389     2.055    mem_controller2/read_arbiter/data/A_loadData[31][0]
    SLICE_X31Y77         LUT4 (Prop_lut4_I1_O)        0.137     2.192 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.357     2.549    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I4_O)        0.138     2.687 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.338     3.025    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.131     3.156 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.514     3.670    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.053     3.723 f  mem_controller2/read_arbiter/data/g0_b2__8_i_2/O
                         net (fo=50, routed)          0.526     4.248    mem_controller2/read_arbiter/data/A_loadData_12_sn_1
    SLICE_X31Y75         LUT3 (Prop_lut3_I1_O)        0.131     4.379 r  mem_controller2/read_arbiter/data/eqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.379    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1_0[0]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.630 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.630    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.737 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=1, routed)           0.212     4.950    mem_controller2/read_arbiter/data/dataReg_reg[0][0]
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.123     5.073 r  mem_controller2/read_arbiter/data/A_storeData[0]_INST_0_i_5/O
                         net (fo=13, routed)          0.395     5.468    control_merge2/tehb/control/cmpf0_result
    SLICE_X28Y85         LUT6 (Prop_lut6_I0_O)        0.043     5.511 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_2/O
                         net (fo=39, routed)          0.400     5.910    control_merge2/tehb/control/fullReg_reg_3
    SLICE_X26Y81         LUT3 (Prop_lut3_I0_O)        0.043     5.953 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.447     6.400    control_merge2/tehb/control/oehb_ready_1
    SLICE_X28Y82         LUT4 (Prop_lut4_I0_O)        0.043     6.443 f  control_merge2/tehb/control/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.253     6.697    control_merge2/tehb/control/mulf2_result_ready
    SLICE_X31Y82         LUT2 (Prop_lut2_I0_O)        0.043     6.740 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.225     6.965    control_merge2/tehb/control/oehb_ready_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I0_O)        0.043     7.008 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.225     7.233    fork7/control/generateBlocks[1].regblock/oehb_ready_2
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.043     7.276 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_3__2/O
                         net (fo=1, routed)           0.219     7.495    fork7/control/generateBlocks[1].regblock/transmitValue_i_3__2_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     7.538 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_2__6/O
                         net (fo=8, routed)           0.270     7.807    mem_controller2/read_arbiter/data/transmitValue_reg_0
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.043     7.850 r  mem_controller2/read_arbiter/data/transmitValue_i_2__5/O
                         net (fo=2, routed)           0.173     8.023    fork6/control/generateBlocks[3].regblock/transmitValue_reg_16
    SLICE_X30Y85         LUT6 (Prop_lut6_I5_O)        0.043     8.066 f  fork6/control/generateBlocks[3].regblock/transmitValue_i_2__1/O
                         net (fo=7, routed)           0.259     8.325    fork5/control/generateBlocks[0].regblock/cmpf0_result_ready
    SLICE_X33Y83         LUT5 (Prop_lut5_I1_O)        0.043     8.368 r  fork5/control/generateBlocks[0].regblock/fullReg_i_2__0/O
                         net (fo=4, routed)           0.335     8.703    fork5/control/generateBlocks[0].regblock/fullReg_i_2__0_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.043     8.746 r  fork5/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.528     9.274    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X31Y72         FDRE                                         r  load3/data_tehb/dataReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=1457, unset)         0.483    13.183    load3/data_tehb/clk
    SLICE_X31Y72         FDRE                                         r  load3/data_tehb/dataReg_reg[30]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.194    12.953    load3/data_tehb/dataReg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  3.680    




