git clone --depth 1 --no-tags https://github.com/A-suozhang/Cordic-xilinx-ip-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196498244
git clone --depth 1 --no-tags https://github.com/shanakaprageeth/controlsys_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194007311
git clone --depth 1 --no-tags https://github.com/akkagao/v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193216254
git clone --depth 1 --no-tags https://github.com/HandSomeLEEw/My_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193658198
git clone --depth 1 --no-tags https://github.com/MRdudu156/5-stages-pipelined-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193666304
git clone --depth 1 --no-tags https://github.com/7uner/CSCB58_bomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196086094
git clone --depth 1 --no-tags https://github.com/BlaskoEric/CSE401-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192427535
git clone --depth 1 --no-tags https://github.com/AnthonyKenny98/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192445303
git clone --depth 1 --no-tags https://github.com/BBwanaz/tictactoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192691665
git clone --depth 1 --no-tags https://github.com/arghavan-kpm/MIPS-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192095312
git clone --depth 1 --no-tags https://github.com/edburke16/Verilog_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191995358
git clone --depth 1 --no-tags https://github.com/XGsombra/Tank-Battle-1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193958801
git clone --depth 1 --no-tags https://github.com/eecheng87/Image-convolutional-circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195954545
git clone --depth 1 --no-tags https://github.com/davechan813/CS-M51A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194372937
git clone --depth 1 --no-tags https://github.com/shuji-oh/Tapped_Delay_TDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193637806
git clone --depth 1 --no-tags https://github.com/wisam-m/AMazing-CSCB58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196447165
git clone --depth 1 --no-tags https://github.com/elijahlorden/Verilog-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196476048
git clone --depth 1 --no-tags https://github.com/nsluhrs/i2s_mic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193373379
git clone --depth 1 --no-tags https://github.com/qycss/Design-of-5-level-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195604320
git clone --depth 1 --no-tags https://github.com/Ryushane/SPI-with-PINGPONG-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195522395
git clone --depth 1 --no-tags https://github.com/mcavoya/uart_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192241640
git clone --depth 1 --no-tags https://github.com/allendomar/SDRAMController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192435384
git clone --depth 1 --no-tags https://github.com/Verdvana/System_Index.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195809941
git clone --depth 1 --no-tags https://github.com/Ametoki/FPGA_Xilinx-Spartan-6_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191954366
git clone --depth 1 --no-tags https://github.com/xxzzll11111/softmax_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194662557
git clone --depth 1 --no-tags https://github.com/jeangeorge/semaphore-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193100829
git clone --depth 1 --no-tags https://github.com/qiankun214/FFT_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194367787
git clone --depth 1 --no-tags https://github.com/Jorgeortiz97/lenet5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191811344
git clone --depth 1 --no-tags https://github.com/miladHakimi/Calculator_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192474886
git clone --depth 1 --no-tags https://github.com/BharathS11/avmm_sha3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193294904
git clone --depth 1 --no-tags https://github.com/ngoductuanlhp/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195382387
git clone --depth 1 --no-tags https://github.com/fayzanx/FPGA-VerilogHDL-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193790231
git clone --depth 1 --no-tags https://github.com/xuesongjun/RX_LVCMOS2TX_LVDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196386677
git clone --depth 1 --no-tags https://github.com/spurserh/self_timed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193363530
git clone --depth 1 --no-tags https://github.com/sty61010/2019HDL_FinalProject_106034061.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193373828
git clone --depth 1 --no-tags https://github.com/vidor-libraries/DVI_OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193860215
git clone --depth 1 --no-tags https://github.com/penn-qel/real-time-nv-charge-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194329571
git clone --depth 1 --no-tags https://github.com/sjsong08/fpga_ml.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194028079
git clone --depth 1 --no-tags https://github.com/athmahi/Simplified-Augmented-Reality-application.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194209235
git clone --depth 1 --no-tags https://github.com/davewoo999/Atom_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195882506
git clone --depth 1 --no-tags https://github.com/sheep-sleep/CPLD_20MHz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195913423
git clone --depth 1 --no-tags https://github.com/flyeagle0/NaiveMIPS-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196666913
git clone --depth 1 --no-tags https://github.com/sysuloongson/yxm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196413883
git clone --depth 1 --no-tags https://github.com/wyu0725/Si5345_VIO_Config.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192276289
git clone --depth 1 --no-tags https://github.com/priyanka-raina/Hybrid-RRAM-NEMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193555627
git clone --depth 1 --no-tags https://github.com/michaeldin/cubehash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194224225
git clone --depth 1 --no-tags https://github.com/Omar-Emad/PCI-Bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193913934
git clone --depth 1 --no-tags https://github.com/ChenPanXYZ/CSC258-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195710446
git clone --depth 1 --no-tags https://github.com/andrewsil1/SevenSegController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196656520
git clone --depth 1 --no-tags https://github.com/tomverbeure/yosys_deconstructed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195092098
git clone --depth 1 --no-tags https://github.com/vidor-libraries/SDRAM_ARBITER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193879760
git clone --depth 1 --no-tags https://github.com/halesahinn/Microprocessor-Implementation-for-FPGA-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196383246
git clone --depth 1 --no-tags https://github.com/mibrahimfm/tp_isl_semaforos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192575953
git clone --depth 1 --no-tags https://github.com/jose9706/ProyectoDigitalesII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192621244
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8SPISRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193122728
git clone --depth 1 --no-tags https://github.com/ThisWasntTaken/SAP1Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192283781
git clone --depth 1 --no-tags https://github.com/godxiang/FPFA_EXC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193466287
git clone --depth 1 --no-tags https://github.com/sysuloongson/Dual_Issue_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195921588
git clone --depth 1 --no-tags https://github.com/sysuloongson/ex_stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195921518
git clone --depth 1 --no-tags https://github.com/sot-k/ce430_digital_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193765309
git clone --depth 1 --no-tags https://github.com/Crazy-Cao/Test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196344052
git clone --depth 1 --no-tags https://github.com/bxbhhh/csprj05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196752565
git clone --depth 1 --no-tags https://github.com/yvsgnaneswar/Functional-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196926915
git clone --depth 1 --no-tags https://github.com/pnad0911/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196919393
git clone --depth 1 --no-tags https://github.com/vjtagaltera/bt656-de0nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196911545
git clone --depth 1 --no-tags https://github.com/YZ775/My32bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195222414
git clone --depth 1 --no-tags https://github.com/boradenis9/VuMeter-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195992889
git clone --depth 1 --no-tags https://github.com/ArmeriaWang/HitLec-electronic-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196146304
git clone --depth 1 --no-tags https://github.com/cryptosoumya/OneForConsecutiveOnes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194046077
git clone --depth 1 --no-tags https://github.com/Abhinav-Git19/DFT-optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196705942
git clone --depth 1 --no-tags https://github.com/Clockfix/FPGA-Mandelbrot-Set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196539859
git clone --depth 1 --no-tags https://github.com/kromych/fpga-tut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194183025
git clone --depth 1 --no-tags https://github.com/Sobuto/CustomCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192863898
git clone --depth 1 --no-tags https://github.com/ma48/v_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192852195
git clone --depth 1 --no-tags https://github.com/xaero-coder/multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194435254
git clone --depth 1 --no-tags https://github.com/watawuwu/datec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193724171
git clone --depth 1 --no-tags https://github.com/giow-ufmg/TP-ISL-Semaforo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192237584
git clone --depth 1 --no-tags https://github.com/baru64/rpn-calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191378718
git clone --depth 1 --no-tags https://github.com/justinhafling0/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192546369
git clone --depth 1 --no-tags https://github.com/surendharkodaikal/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192626427
git clone --depth 1 --no-tags https://github.com/mingfengwan/learning-rps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195916764
git clone --depth 1 --no-tags https://github.com/agohof/MIPS_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192955345
git clone --depth 1 --no-tags https://github.com/bgdmo99/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196774574
git clone --depth 1 --no-tags https://github.com/vidor-libraries/SYSTEM_PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193880079
git clone --depth 1 --no-tags https://github.com/huangchink/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193352667
git clone --depth 1 --no-tags https://github.com/FCostaS/YouseiProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193697945
git clone --depth 1 --no-tags https://github.com/nikhilashaji/fp-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194090846
git clone --depth 1 --no-tags https://github.com/10611anil/16-bit-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194733235
git clone --depth 1 --no-tags https://github.com/nakano57/lchika_kadai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194495671
git clone --depth 1 --no-tags https://github.com/mahajan-apoorv/Exponential_function_verilog_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195697280
git clone --depth 1 --no-tags https://github.com/teann/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195929749
git clone --depth 1 --no-tags https://github.com/ArisCruz0117/Tarea-11-Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195927497
git clone --depth 1 --no-tags https://github.com/andresinsel/Tarea11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195693551
git clone --depth 1 --no-tags https://github.com/ramondcsilva/Microarchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195592829
git clone --depth 1 --no-tags https://github.com/xdkxsquirrel/FPGA_CPU_Synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196289954
git clone --depth 1 --no-tags https://github.com/scopp1598/ARM-Processor-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192420036
git clone --depth 1 --no-tags https://github.com/wwxn/Phase-difference-measurement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192176808
