Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 26 16:35:07 2023
| Host         : PC-628 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.481        0.000                      0                  245        0.176        0.000                      0                  245        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.481        0.000                      0                  245        0.176        0.000                      0                  245        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.828ns (20.422%)  route 3.227ns (79.578%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.242    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[24]/C
                         clock pessimism              0.297    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.723    stopwatch2/clk_en0/sig_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.828ns (20.422%)  route 3.227ns (79.578%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.242    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[25]/C
                         clock pessimism              0.297    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.723    stopwatch2/clk_en0/sig_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.828ns (20.422%)  route 3.227ns (79.578%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.242    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
                         clock pessimism              0.297    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.723    stopwatch2/clk_en0/sig_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.828ns (20.422%)  route 3.227ns (79.578%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.242    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[27]/C
                         clock pessimism              0.297    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.723    stopwatch2/clk_en0/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.828ns (21.933%)  route 2.947ns (78.067%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.820     8.963    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch2/clk_en0/CLK
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[16]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    14.697    stopwatch2/clk_en0/sig_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.828ns (21.933%)  route 2.947ns (78.067%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.820     8.963    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch2/clk_en0/CLK
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[17]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    14.697    stopwatch2/clk_en0/sig_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.828ns (21.933%)  route 2.947ns (78.067%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.820     8.963    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch2/clk_en0/CLK
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[18]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    14.697    stopwatch2/clk_en0/sig_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.828ns (21.933%)  route 2.947ns (78.067%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.820     8.963    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch2/clk_en0/CLK
    SLICE_X7Y39          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[19]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    14.697    stopwatch2/clk_en0/sig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.828ns (22.474%)  route 2.856ns (77.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.729     8.872    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y42          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch2/clk_en0/CLK
    SLICE_X7Y42          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[28]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    stopwatch2/clk_en0/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 stopwatch2/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch2/clk_en0/sig_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.828ns (22.474%)  route 2.856ns (77.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch2/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.931     6.575    stopwatch2/clk_en0/sig_cnt_reg[26]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  stopwatch2/clk_en0/ce_i_7__0/O
                         net (fo=1, routed)           0.452     7.151    stopwatch2/clk_en0/ce_i_7__0_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  stopwatch2/clk_en0/ce_i_4__0/O
                         net (fo=2, routed)           0.745     8.020    stopwatch2/clk_en0/ce_i_4__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.144 r  stopwatch2/clk_en0/sig_cnt[0]_i_1__0/O
                         net (fo=31, routed)          0.729     8.872    stopwatch2/clk_en0/sig_cnt[0]_i_1__0_n_0
    SLICE_X7Y42          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch2/clk_en0/CLK
    SLICE_X7Y42          FDRE                                         r  stopwatch2/clk_en0/sig_cnt_reg[29]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    stopwatch2/clk_en0/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 edge_detect/s_input_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/d_ff0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.597     1.510    edge_detect/CLK
    SLICE_X0Y44          FDRE                                         r  edge_detect/s_input_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  edge_detect/s_input_i_reg/Q
                         net (fo=1, routed)           0.120     1.771    edge_detect/d_ff0/s_input_i
    SLICE_X1Y42          FDRE                                         r  edge_detect/d_ff0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    edge_detect/d_ff0/CLK
    SLICE_X1Y42          FDRE                                         r  edge_detect/d_ff0/q_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.070     1.595    edge_detect/d_ff0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 morse_to8bit/data_int_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to8bit/data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.508    morse_to8bit/CLK
    SLICE_X2Y39          FDCE                                         r  morse_to8bit/data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.148     1.656 r  morse_to8bit/data_int_reg[7]/Q
                         net (fo=1, routed)           0.059     1.716    morse_to8bit/data_int[7]
    SLICE_X3Y39          FDPE                                         r  morse_to8bit/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    morse_to8bit/CLK
    SLICE_X3Y39          FDPE                                         r  morse_to8bit/data_reg[7]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X3Y39          FDPE (Hold_fdpe_C_D)         0.018     1.539    morse_to8bit/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 edge_detect/d_ff0/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/d_ff1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.596     1.509    edge_detect/d_ff0/CLK
    SLICE_X1Y42          FDRE                                         r  edge_detect/d_ff0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  edge_detect/d_ff0/q_reg/Q
                         net (fo=15, routed)          0.111     1.762    edge_detect/d_ff1/q_reg_3
    SLICE_X2Y41          FDRE                                         r  edge_detect/d_ff1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    edge_detect/d_ff1/CLK
    SLICE_X2Y41          FDRE                                         r  edge_detect/d_ff1/q_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.059     1.584    edge_detect/d_ff1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 stopwatch/cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_1/enbl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.017%)  route 0.158ns (45.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    stopwatch/CLK
    SLICE_X4Y39          FDRE                                         r  stopwatch/cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  stopwatch/cnt2_reg[1]/Q
                         net (fo=7, routed)           0.158     1.806    stopwatch/s_seconds_l[1]
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  stopwatch/enbl_i_1/O
                         net (fo=1, routed)           0.000     1.851    decoder_1/enbl_reg_0
    SLICE_X2Y40          FDRE                                         r  decoder_1/enbl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    decoder_1/CLK
    SLICE_X2Y40          FDRE                                         r  decoder_1/enbl_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.667    decoder_1/enbl_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 stopwatch/cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_1/dot_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.705%)  route 0.160ns (46.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    stopwatch/CLK
    SLICE_X4Y39          FDRE                                         r  stopwatch/cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  stopwatch/cnt2_reg[1]/Q
                         net (fo=7, routed)           0.160     1.808    stopwatch/s_seconds_l[1]
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  stopwatch/dot_i_1/O
                         net (fo=1, routed)           0.000     1.853    decoder_1/dot_reg_0
    SLICE_X2Y40          FDRE                                         r  decoder_1/dot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    decoder_1/CLK
    SLICE_X2Y40          FDRE                                         r  decoder_1/dot_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.667    decoder_1/dot_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 stopwatch/cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_1/dash_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    stopwatch/CLK
    SLICE_X4Y39          FDRE                                         r  stopwatch/cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  stopwatch/cnt2_reg[1]/Q
                         net (fo=7, routed)           0.162     1.810    stopwatch/s_seconds_l[1]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  stopwatch/dash_i_1/O
                         net (fo=1, routed)           0.000     1.855    decoder_1/dash_reg_0
    SLICE_X2Y40          FDRE                                         r  decoder_1/dash_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    decoder_1/CLK
    SLICE_X2Y40          FDRE                                         r  decoder_1/dash_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.666    decoder_1/dash_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 morse_to8bit/data_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to8bit/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.508    morse_to8bit/CLK
    SLICE_X2Y38          FDCE                                         r  morse_to8bit/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     1.656 r  morse_to8bit/data_int_reg[3]/Q
                         net (fo=2, routed)           0.075     1.731    morse_to8bit/data_int[3]
    SLICE_X3Y38          FDCE                                         r  morse_to8bit/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    morse_to8bit/CLK
    SLICE_X3Y38          FDCE                                         r  morse_to8bit/data_reg[3]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.017     1.538    morse_to8bit/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 morse_to8bit/data_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to8bit/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.508    morse_to8bit/CLK
    SLICE_X2Y38          FDCE                                         r  morse_to8bit/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  morse_to8bit/data_int_reg[4]/Q
                         net (fo=2, routed)           0.121     1.793    morse_to8bit/data_int[4]
    SLICE_X3Y38          FDCE                                         r  morse_to8bit/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    morse_to8bit/CLK
    SLICE_X3Y38          FDCE                                         r  morse_to8bit/data_reg[4]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.072     1.593    morse_to8bit/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 morse_to8bit/data_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to8bit/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.334%)  route 0.122ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.508    morse_to8bit/CLK
    SLICE_X2Y38          FDCE                                         r  morse_to8bit/data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  morse_to8bit/data_int_reg[1]/Q
                         net (fo=2, routed)           0.122     1.794    morse_to8bit/data_int[1]
    SLICE_X3Y38          FDCE                                         r  morse_to8bit/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    morse_to8bit/CLK
    SLICE_X3Y38          FDCE                                         r  morse_to8bit/data_reg[1]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.070     1.591    morse_to8bit/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 stopwatch2/cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_2/char_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.501%)  route 0.155ns (45.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.507    stopwatch2/CLK
    SLICE_X4Y41          FDRE                                         r  stopwatch2/cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  stopwatch2/cnt3_reg[0]/Q
                         net (fo=7, routed)           0.155     1.804    stopwatch2/cnt3[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  stopwatch2/char_i_1/O
                         net (fo=1, routed)           0.000     1.849    decoder_2/char_reg_0
    SLICE_X3Y41          FDRE                                         r  decoder_2/char_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    decoder_2/CLK
    SLICE_X3Y41          FDRE                                         r  decoder_2/char_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.092     1.638    decoder_2/char_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     decoder_1/dash_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     decoder_1/dot_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     decoder_1/enbl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41     decoder_2/char_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41     decoder_2/enbl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     edge_detect/s_input_i_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39     morse_to8bit/data_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     morse_to8bit/data_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     morse_to8bit/data_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     edge_detect/s_input_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     stopwatch/clk_en0/sig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     stopwatch/clk_en0/sig_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     stopwatch/clk_en0/sig_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     stopwatch/clk_en0/sig_cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     stopwatch/clk_en0/sig_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     stopwatch/clk_en0/sig_cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     stopwatch/clk_en0/sig_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37     stopwatch2/clk_en0/sig_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37     stopwatch2/clk_en0/sig_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     decoder_1/dash_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     decoder_1/dot_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     decoder_1/enbl_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41     decoder_2/char_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41     decoder_2/enbl_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     edge_detect/s_input_i_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     morse_to8bit/data_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     morse_to8bit/data_int_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     morse_to8bit/data_int_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     morse_to8bit/data_int_reg[3]/C



