V3 15
FL G:/GitHub/makeacomputer/clkcon.vhd 2013/12/01.00:43:35 P.20131013
EN work/clkcon 1417780708 FL G:/GitHub/makeacomputer/clkcon.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/clkcon/v1 1417780709 \
      FL G:/GitHub/makeacomputer/clkcon.vhd EN work/clkcon 1417780708
FL G:/GitHub/makeacomputer/rcvr.vhd 2014/12/05.00:57:39 P.20131013
EN work/rcvr 1417780706 FL G:/GitHub/makeacomputer/rcvr.vhd PB ieee/std_logic_1164 1381692176 \
      PB ieee/std_logic_arith 1381692177
AR work/rcvr/v1 1417780707 \
      FL G:/GitHub/makeacomputer/rcvr.vhd EN work/rcvr 1417780706
FL G:/GitHub/makeacomputer/txmit.vhd 2013/12/01.00:43:25 P.20131013
EN work/txmit 1417780704 FL G:/GitHub/makeacomputer/txmit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177
AR work/txmit/v1 1417780705 \
      FL G:/GitHub/makeacomputer/txmit.vhd EN work/txmit 1417780704
FL G:/GitHub/makeacomputer/uart2.vhd 2013/12/01.00:43:09 P.20131013
EN work/uart2 1417780710 FL G:/GitHub/makeacomputer/uart2.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/uart2/v1 1417780711 \
      FL G:/GitHub/makeacomputer/uart2.vhd EN work/uart2 1417780710 CP txmit \
      CP rcvr CP clkcon
