CAPI=1
[main]
description = "Synchronous (single clock) FIFO with NoC port naming"
name = optimsoc:fifo:fifo_singleclock_noc
depend = optimsoc:fifo:fifo_singleclock_fwft

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/fifo_singleclock_noc.sv

