
test_lowpower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a70  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08002b7c  08002b7c  00012b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d2c  08002d2c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002d2c  08002d2c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d2c  08002d2c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d30  08002d30  00012d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  08002d9c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08002d9c  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009065  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c32  00000000  00000000  00029139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a78  00000000  00000000  0002ad70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007fd  00000000  00000000  0002b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001839f  00000000  00000000  0002bfe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ce6a  00000000  00000000  00044384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087a8c  00000000  00000000  000511ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000031f0  00000000  00000000  000d8c7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000dbe6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b64 	.word	0x08002b64

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002b64 	.word	0x08002b64

0800014c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000154:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000158:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800015c:	f003 0301 	and.w	r3, r3, #1
 8000160:	2b00      	cmp	r3, #0
 8000162:	d013      	beq.n	800018c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000164:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000168:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800016c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000170:	2b00      	cmp	r3, #0
 8000172:	d00b      	beq.n	800018c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000174:	e000      	b.n	8000178 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000176:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000178:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d0f9      	beq.n	8000176 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000182:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000186:	687a      	ldr	r2, [r7, #4]
 8000188:	b2d2      	uxtb	r2, r2
 800018a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800018c:	687b      	ldr	r3, [r7, #4]
}
 800018e:	4618      	mov	r0, r3
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b086      	sub	sp, #24
 800019c:	af00      	add	r7, sp, #0
 800019e:	60f8      	str	r0, [r7, #12]
 80001a0:	60b9      	str	r1, [r7, #8]
 80001a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80001a4:	2300      	movs	r3, #0
 80001a6:	617b      	str	r3, [r7, #20]
 80001a8:	e009      	b.n	80001be <_write+0x26>
	{
//		__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80001aa:	68bb      	ldr	r3, [r7, #8]
 80001ac:	1c5a      	adds	r2, r3, #1
 80001ae:	60ba      	str	r2, [r7, #8]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	4618      	mov	r0, r3
 80001b4:	f7ff ffca 	bl	800014c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80001b8:	697b      	ldr	r3, [r7, #20]
 80001ba:	3301      	adds	r3, #1
 80001bc:	617b      	str	r3, [r7, #20]
 80001be:	697a      	ldr	r2, [r7, #20]
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	429a      	cmp	r2, r3
 80001c4:	dbf1      	blt.n	80001aa <_write+0x12>
	}
	return len;
 80001c6:	687b      	ldr	r3, [r7, #4]
}
 80001c8:	4618      	mov	r0, r3
 80001ca:	3718      	adds	r7, #24
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bd80      	pop	{r7, pc}

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 fba4 	bl	8000920 <HAL_Init>
  /* USER CODE BEGIN Init */
//  PinInit();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f820 	bl	800021c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001dc:	f000 f8e0 	bl	80003a0 <MX_GPIO_Init>
  MX_I2C2_Init();
 80001e0:	f000 f87a 	bl	80002d8 <MX_I2C2_Init>
  MX_SPI1_Init();
 80001e4:	f000 f8a6 	bl	8000334 <MX_SPI1_Init>
//  MX_RTC_Init();
  /* USER CODE BEGIN 2 */

//  PinInit();
//  MuaLed();
  RTC_Init();
 80001e8:	f000 f938 	bl	800045c <RTC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	printf("RUN MODE\n");
 80001ec:	4809      	ldr	r0, [pc, #36]	; (8000214 <main+0x44>)
 80001ee:	f001 fe49 	bl	8001e84 <puts>
	HAL_Delay(1000);
 80001f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001f6:	f000 fbf5 	bl	80009e4 <HAL_Delay>
//	MuaLed();
//	SET_BIT(PWR->CR, PWR_CR_CSBF);
	SET_BIT(PWR->CR, PWR_CR_CWUF); //Quan trong bit này, vì sau khi nhận được sự kiện wakup thì phải tắt,
 80001fa:	4b07      	ldr	r3, [pc, #28]	; (8000218 <main+0x48>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a06      	ldr	r2, [pc, #24]	; (8000218 <main+0x48>)
 8000200:	f043 0304 	orr.w	r3, r3, #4
 8000204:	6013      	str	r3, [r2, #0]
	//Sự kiện WAKUP đo sđi, nếu không nó thấy rằng
//	SetAlarm();
	EnterStandBy();
 8000206:	f000 f919 	bl	800043c <EnterStandBy>
	HAL_Delay(1000);
 800020a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800020e:	f000 fbe9 	bl	80009e4 <HAL_Delay>
	printf("RUN MODE\n");
 8000212:	e7eb      	b.n	80001ec <main+0x1c>
 8000214:	08002ba0 	.word	0x08002ba0
 8000218:	40007000 	.word	0x40007000

0800021c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b094      	sub	sp, #80	; 0x50
 8000220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000222:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000226:	2228      	movs	r2, #40	; 0x28
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f001 ff0a 	bl	8002044 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000230:	f107 0314 	add.w	r3, r7, #20
 8000234:	2200      	movs	r2, #0
 8000236:	601a      	str	r2, [r3, #0]
 8000238:	605a      	str	r2, [r3, #4]
 800023a:	609a      	str	r2, [r3, #8]
 800023c:	60da      	str	r2, [r3, #12]
 800023e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
 8000246:	605a      	str	r2, [r3, #4]
 8000248:	609a      	str	r2, [r3, #8]
 800024a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800024c:	2305      	movs	r3, #5
 800024e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000254:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025e:	2301      	movs	r3, #1
 8000260:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000262:	2302      	movs	r3, #2
 8000264:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000266:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800026a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800026c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000270:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000272:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000276:	4618      	mov	r0, r3
 8000278:	f000 ffb8 	bl	80011ec <HAL_RCC_OscConfig>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000282:	f000 f9b5 	bl	80005f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000286:	230f      	movs	r3, #15
 8000288:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800028a:	2302      	movs	r3, #2
 800028c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000296:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800029c:	f107 0314 	add.w	r3, r7, #20
 80002a0:	2102      	movs	r1, #2
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fa24 	bl	80016f0 <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80002ae:	f000 f99f 	bl	80005f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80002b2:	2301      	movs	r3, #1
 80002b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80002b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002ba:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002bc:	1d3b      	adds	r3, r7, #4
 80002be:	4618      	mov	r0, r3
 80002c0:	f001 fb90 	bl	80019e4 <HAL_RCCEx_PeriphCLKConfig>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80002ca:	f000 f991 	bl	80005f0 <Error_Handler>
  }
}
 80002ce:	bf00      	nop
 80002d0:	3750      	adds	r7, #80	; 0x50
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
	...

080002d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002dc:	4b12      	ldr	r3, [pc, #72]	; (8000328 <MX_I2C2_Init+0x50>)
 80002de:	4a13      	ldr	r2, [pc, #76]	; (800032c <MX_I2C2_Init+0x54>)
 80002e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80002e2:	4b11      	ldr	r3, [pc, #68]	; (8000328 <MX_I2C2_Init+0x50>)
 80002e4:	4a12      	ldr	r2, [pc, #72]	; (8000330 <MX_I2C2_Init+0x58>)
 80002e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002e8:	4b0f      	ldr	r3, [pc, #60]	; (8000328 <MX_I2C2_Init+0x50>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80002ee:	4b0e      	ldr	r3, [pc, #56]	; (8000328 <MX_I2C2_Init+0x50>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002f4:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <MX_I2C2_Init+0x50>)
 80002f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002fc:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <MX_I2C2_Init+0x50>)
 80002fe:	2200      	movs	r2, #0
 8000300:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <MX_I2C2_Init+0x50>)
 8000304:	2200      	movs	r2, #0
 8000306:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000308:	4b07      	ldr	r3, [pc, #28]	; (8000328 <MX_I2C2_Init+0x50>)
 800030a:	2200      	movs	r2, #0
 800030c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800030e:	4b06      	ldr	r3, [pc, #24]	; (8000328 <MX_I2C2_Init+0x50>)
 8000310:	2200      	movs	r2, #0
 8000312:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000314:	4804      	ldr	r0, [pc, #16]	; (8000328 <MX_I2C2_Init+0x50>)
 8000316:	f000 fdf1 	bl	8000efc <HAL_I2C_Init>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000320:	f000 f966 	bl	80005f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000084 	.word	0x20000084
 800032c:	40005800 	.word	0x40005800
 8000330:	000186a0 	.word	0x000186a0

08000334 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000338:	4b17      	ldr	r3, [pc, #92]	; (8000398 <MX_SPI1_Init+0x64>)
 800033a:	4a18      	ldr	r2, [pc, #96]	; (800039c <MX_SPI1_Init+0x68>)
 800033c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800033e:	4b16      	ldr	r3, [pc, #88]	; (8000398 <MX_SPI1_Init+0x64>)
 8000340:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000344:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000346:	4b14      	ldr	r3, [pc, #80]	; (8000398 <MX_SPI1_Init+0x64>)
 8000348:	2200      	movs	r2, #0
 800034a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800034c:	4b12      	ldr	r3, [pc, #72]	; (8000398 <MX_SPI1_Init+0x64>)
 800034e:	2200      	movs	r2, #0
 8000350:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000352:	4b11      	ldr	r3, [pc, #68]	; (8000398 <MX_SPI1_Init+0x64>)
 8000354:	2200      	movs	r2, #0
 8000356:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000358:	4b0f      	ldr	r3, [pc, #60]	; (8000398 <MX_SPI1_Init+0x64>)
 800035a:	2200      	movs	r2, #0
 800035c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800035e:	4b0e      	ldr	r3, [pc, #56]	; (8000398 <MX_SPI1_Init+0x64>)
 8000360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000364:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000366:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <MX_SPI1_Init+0x64>)
 8000368:	2210      	movs	r2, #16
 800036a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800036c:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <MX_SPI1_Init+0x64>)
 800036e:	2200      	movs	r2, #0
 8000370:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <MX_SPI1_Init+0x64>)
 8000374:	2200      	movs	r2, #0
 8000376:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000378:	4b07      	ldr	r3, [pc, #28]	; (8000398 <MX_SPI1_Init+0x64>)
 800037a:	2200      	movs	r2, #0
 800037c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800037e:	4b06      	ldr	r3, [pc, #24]	; (8000398 <MX_SPI1_Init+0x64>)
 8000380:	220a      	movs	r2, #10
 8000382:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000384:	4804      	ldr	r0, [pc, #16]	; (8000398 <MX_SPI1_Init+0x64>)
 8000386:	f001 fbe3 	bl	8001b50 <HAL_SPI_Init>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000390:	f000 f92e 	bl	80005f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000394:	bf00      	nop
 8000396:	bd80      	pop	{r7, pc}
 8000398:	200000d8 	.word	0x200000d8
 800039c:	40013000 	.word	0x40013000

080003a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b088      	sub	sp, #32
 80003a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	f107 0310 	add.w	r3, r7, #16
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b4:	4b1f      	ldr	r3, [pc, #124]	; (8000434 <MX_GPIO_Init+0x94>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a1e      	ldr	r2, [pc, #120]	; (8000434 <MX_GPIO_Init+0x94>)
 80003ba:	f043 0310 	orr.w	r3, r3, #16
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b1c      	ldr	r3, [pc, #112]	; (8000434 <MX_GPIO_Init+0x94>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0310 	and.w	r3, r3, #16
 80003c8:	60fb      	str	r3, [r7, #12]
 80003ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003cc:	4b19      	ldr	r3, [pc, #100]	; (8000434 <MX_GPIO_Init+0x94>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a18      	ldr	r2, [pc, #96]	; (8000434 <MX_GPIO_Init+0x94>)
 80003d2:	f043 0320 	orr.w	r3, r3, #32
 80003d6:	6193      	str	r3, [r2, #24]
 80003d8:	4b16      	ldr	r3, [pc, #88]	; (8000434 <MX_GPIO_Init+0x94>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	f003 0320 	and.w	r3, r3, #32
 80003e0:	60bb      	str	r3, [r7, #8]
 80003e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e4:	4b13      	ldr	r3, [pc, #76]	; (8000434 <MX_GPIO_Init+0x94>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a12      	ldr	r2, [pc, #72]	; (8000434 <MX_GPIO_Init+0x94>)
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b10      	ldr	r3, [pc, #64]	; (8000434 <MX_GPIO_Init+0x94>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0304 	and.w	r3, r3, #4
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fc:	4b0d      	ldr	r3, [pc, #52]	; (8000434 <MX_GPIO_Init+0x94>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a0c      	ldr	r2, [pc, #48]	; (8000434 <MX_GPIO_Init+0x94>)
 8000402:	f043 0308 	orr.w	r3, r3, #8
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b0a      	ldr	r3, [pc, #40]	; (8000434 <MX_GPIO_Init+0x94>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0308 	and.w	r3, r3, #8
 8000410:	603b      	str	r3, [r7, #0]
 8000412:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000414:	2301      	movs	r3, #1
 8000416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800041c:	2302      	movs	r3, #2
 800041e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000420:	f107 0310 	add.w	r3, r7, #16
 8000424:	4619      	mov	r1, r3
 8000426:	4804      	ldr	r0, [pc, #16]	; (8000438 <MX_GPIO_Init+0x98>)
 8000428:	f000 fbe4 	bl	8000bf4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800042c:	bf00      	nop
 800042e:	3720      	adds	r7, #32
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40021000 	.word	0x40021000
 8000438:	40010800 	.word	0x40010800

0800043c <EnterStandBy>:
		GPIOB->BSRR = (GPIOB->BSRR&~(0b1<<(i)))|(0<<(i));
		GPIOB->BSRR = (GPIOB->BSRR&~(0b1<<(i+16)))|(1<<(i+16));
	}
}

void EnterStandBy() {
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
	printf("Entering StandBy");
 8000440:	4805      	ldr	r0, [pc, #20]	; (8000458 <EnterStandBy+0x1c>)
 8000442:	f001 fcb9 	bl	8001db8 <iprintf>
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000446:	f44f 7080 	mov.w	r0, #256	; 0x100
 800044a:	f000 fe9b 	bl	8001184 <HAL_PWR_EnableWakeUpPin>
	HAL_PWR_EnterSTANDBYMode();
 800044e:	f000 feb5 	bl	80011bc <HAL_PWR_EnterSTANDBYMode>
}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	08002bb4 	.word	0x08002bb4

0800045c <RTC_Init>:
//	a.AlarmTime.Seconds = 10;
//	hrtc.Instance = RTC;
//	HAL_RTC_SetAlarm(&hrtc, &a, RTC_FORMAT_BIN);
//}

void RTC_Init(){
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
	/** @note */
	/* PWREN: Power interface clock enable
	 * Set and cleared by software.
	 * 0: Power interface clock disabled
	 * 1: Power interface clock enabl*/
	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);
 8000462:	4b25      	ldr	r3, [pc, #148]	; (80004f8 <RTC_Init+0x9c>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	4a24      	ldr	r2, [pc, #144]	; (80004f8 <RTC_Init+0x9c>)
 8000468:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800046c:	61d3      	str	r3, [r2, #28]
	/* BKPEN: Backup interface clock enable
	 * Set and cleared by software.
	 * 0: Backup interface clock disabled
	 * 1: Backup interface clock enabled*/
	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);
 800046e:	4b22      	ldr	r3, [pc, #136]	; (80004f8 <RTC_Init+0x9c>)
 8000470:	69db      	ldr	r3, [r3, #28]
 8000472:	4a21      	ldr	r2, [pc, #132]	; (80004f8 <RTC_Init+0x9c>)
 8000474:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000478:	61d3      	str	r3, [r2, #28]
	 * In reset state, the RTC and backup registers are protected against parasitic write access.
	 * This bit must be set to enable write access to these registers.
	 * 0: Access to RTC and Backup registers disabled
	 * 1: Access to RTC and Backup registers enabled
	 * Note: If the HSE divided by 128 is used as the RTC clock, this bit must remain set to 1.*/
	SET_BIT(PWR->CR, PWR_CR_DBP);
 800047a:	4b20      	ldr	r3, [pc, #128]	; (80004fc <RTC_Init+0xa0>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a1f      	ldr	r2, [pc, #124]	; (80004fc <RTC_Init+0xa0>)
 8000480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000484:	6013      	str	r3, [r2, #0]
	/*RTCEN: RTC clock enable
	 * Set and cleared by software.
	 * 0: RTC clock disabled
	 * 1: RTC clock enabled
	 * */
	printf("CHEKC POINT -1: %d\n", READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY));
 8000486:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <RTC_Init+0x9c>)
 8000488:	6a1b      	ldr	r3, [r3, #32]
 800048a:	f003 0302 	and.w	r3, r3, #2
 800048e:	4619      	mov	r1, r3
 8000490:	481b      	ldr	r0, [pc, #108]	; (8000500 <RTC_Init+0xa4>)
 8000492:	f001 fc91 	bl	8001db8 <iprintf>
	SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000496:	4b18      	ldr	r3, [pc, #96]	; (80004f8 <RTC_Init+0x9c>)
 8000498:	6a1b      	ldr	r3, [r3, #32]
 800049a:	4a17      	ldr	r2, [pc, #92]	; (80004f8 <RTC_Init+0x9c>)
 800049c:	f043 0301 	orr.w	r3, r3, #1
 80004a0:	6213      	str	r3, [r2, #32]
	 * Set and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After
	 * the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles.
	 * 0: External 32 kHz oscillator not ready
	 * 1: External 32 kHz oscillator ready*/
//	printf("BIT %d: \n", RCC_BDCR_LSEBYP);
	uint8_t count = 0;
 80004a2:	2300      	movs	r3, #0
 80004a4:	71fb      	strb	r3, [r7, #7]

	while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)==0) {
 80004a6:	e009      	b.n	80004bc <RTC_Init+0x60>
		count++;
 80004a8:	79fb      	ldrb	r3, [r7, #7]
 80004aa:	3301      	adds	r3, #1
 80004ac:	71fb      	strb	r3, [r7, #7]
		if (count>100) {
 80004ae:	79fb      	ldrb	r3, [r7, #7]
 80004b0:	2b64      	cmp	r3, #100	; 0x64
 80004b2:	d903      	bls.n	80004bc <RTC_Init+0x60>
			printf("Have a problem for connecting the External Crystal Clock!");
 80004b4:	4813      	ldr	r0, [pc, #76]	; (8000504 <RTC_Init+0xa8>)
 80004b6:	f001 fc7f 	bl	8001db8 <iprintf>
			break;
 80004ba:	e005      	b.n	80004c8 <RTC_Init+0x6c>
	while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)==0) {
 80004bc:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <RTC_Init+0x9c>)
 80004be:	6a1b      	ldr	r3, [r3, #32]
 80004c0:	f003 0302 	and.w	r3, r3, #2
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d0ef      	beq.n	80004a8 <RTC_Init+0x4c>
		} else;
	}
//	printf("BDCR: %d\n", RCC->BDCR);

	SET_BIT(RCC->BDCR, 9);
 80004c8:	4b0b      	ldr	r3, [pc, #44]	; (80004f8 <RTC_Init+0x9c>)
 80004ca:	6a1b      	ldr	r3, [r3, #32]
 80004cc:	4a0a      	ldr	r2, [pc, #40]	; (80004f8 <RTC_Init+0x9c>)
 80004ce:	f043 0309 	orr.w	r3, r3, #9
 80004d2:	6213      	str	r3, [r2, #32]

	SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80004d4:	4b08      	ldr	r3, [pc, #32]	; (80004f8 <RTC_Init+0x9c>)
 80004d6:	6a1b      	ldr	r3, [r3, #32]
 80004d8:	4a07      	ldr	r2, [pc, #28]	; (80004f8 <RTC_Init+0x9c>)
 80004da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004de:	6213      	str	r3, [r2, #32]
	printf("CHEKC POINT -1: %d\n", RCC->BDCR);
 80004e0:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <RTC_Init+0x9c>)
 80004e2:	6a1b      	ldr	r3, [r3, #32]
 80004e4:	4619      	mov	r1, r3
 80004e6:	4806      	ldr	r0, [pc, #24]	; (8000500 <RTC_Init+0xa4>)
 80004e8:	f001 fc66 	bl	8001db8 <iprintf>
	/* Bit 0 LSEON: External low-speed oscillator enable (Low speed external)
	 * Set and cleared by software.
	 * 0: External 32 kHz oscillator OFF
	 * 1: External 32 kHz oscillator ON*/

	KIET_configure_rtc_register();
 80004ec:	f000 f80c 	bl	8000508 <KIET_configure_rtc_register>
}
 80004f0:	bf00      	nop
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40007000 	.word	0x40007000
 8000500:	08002bc8 	.word	0x08002bc8
 8000504:	08002bdc 	.word	0x08002bdc

08000508 <KIET_configure_rtc_register>:



void KIET_configure_rtc_register() {
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
	/* 1. Poll RTOFF, wait until its value goes to ‘1
	 * 2. Set the CNF bit to enter configuration mode
	 * 3. Write to one or more RTC registers
	 * 4. Clear the CNF bit to exit configuration mode
	 * 5. Poll RTOFF, wait until its value goes to ‘1’ to check the end of the write operation*/
	printf("CHEKC POINT 0: %d\n", READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY)); //OKEE ==> VẤn đ�? ở CLOK chưa được kết nối vào
 800050c:	4b2e      	ldr	r3, [pc, #184]	; (80005c8 <KIET_configure_rtc_register+0xc0>)
 800050e:	6a1b      	ldr	r3, [r3, #32]
 8000510:	f003 0302 	and.w	r3, r3, #2
 8000514:	4619      	mov	r1, r3
 8000516:	482d      	ldr	r0, [pc, #180]	; (80005cc <KIET_configure_rtc_register+0xc4>)
 8000518:	f001 fc4e 	bl	8001db8 <iprintf>
	while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L1_Check RTOFF\n");}
 800051c:	e002      	b.n	8000524 <KIET_configure_rtc_register+0x1c>
 800051e:	482c      	ldr	r0, [pc, #176]	; (80005d0 <KIET_configure_rtc_register+0xc8>)
 8000520:	f001 fcb0 	bl	8001e84 <puts>
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	f003 0320 	and.w	r3, r3, #32
 800052c:	2b00      	cmp	r3, #0
 800052e:	d0f6      	beq.n	800051e <KIET_configure_rtc_register+0x16>
	 * This bit must be set by software to enter in configuration mode so as to allow new values to
	 * be written in the RTC_CNT, RTC_ALR or RTC_PRL registers. The write operation is only
	 * executed when the CNF bit is reset by software after has been set.
	 * 0: Exit configuration mode (start update of RTC registers).
	 * 1: Enter configuration mode.*/
	SET_BIT(RTC->CRL, RTC_CRL_CNF);
 8000530:	4b28      	ldr	r3, [pc, #160]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	4a27      	ldr	r2, [pc, #156]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000536:	f043 0310 	orr.w	r3, r3, #16
 800053a:	6053      	str	r3, [r2, #4]
	printf("CHEKC POINT 1: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 800053c:	4b25      	ldr	r3, [pc, #148]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	f003 0320 	and.w	r3, r3, #32
 8000544:	4619      	mov	r1, r3
 8000546:	4824      	ldr	r0, [pc, #144]	; (80005d8 <KIET_configure_rtc_register+0xd0>)
 8000548:	f001 fc36 	bl	8001db8 <iprintf>
	/*Begin for writing to RTC Register - Write one or more RTC register*/
//	RTC->PRLH = 0U;
	RTC->PRLL = 0x7FFFU;
 800054c:	4b21      	ldr	r3, [pc, #132]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 800054e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8000552:	60da      	str	r2, [r3, #12]
	printf("CHEKC POINT 2: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 8000554:	4b1f      	ldr	r3, [pc, #124]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000556:	685b      	ldr	r3, [r3, #4]
 8000558:	f003 0320 	and.w	r3, r3, #32
 800055c:	4619      	mov	r1, r3
 800055e:	481f      	ldr	r0, [pc, #124]	; (80005dc <KIET_configure_rtc_register+0xd4>)
 8000560:	f001 fc2a 	bl	8001db8 <iprintf>
	RTC->DIVH = 0x0000U;
 8000564:	4b1b      	ldr	r3, [pc, #108]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000566:	2200      	movs	r2, #0
 8000568:	611a      	str	r2, [r3, #16]
	RTC->DIVL = 0x8000U;
 800056a:	4b1a      	ldr	r3, [pc, #104]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 800056c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000570:	615a      	str	r2, [r3, #20]
	printf("CHEKC POINT 3: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 8000572:	4b18      	ldr	r3, [pc, #96]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	f003 0320 	and.w	r3, r3, #32
 800057a:	4619      	mov	r1, r3
 800057c:	4818      	ldr	r0, [pc, #96]	; (80005e0 <KIET_configure_rtc_register+0xd8>)
 800057e:	f001 fc1b 	bl	8001db8 <iprintf>
	 * read the current value of the prescaler counter, stored in the RTC_DIV register, without
	 * stopping it. This register is read-only and it is reloaded by hardware after any change in the
	 * RTC_PRL or RTC_CNT registers.*/

	/*End of writing to RTC register*/
	CLEAR_BIT(RTC->CRL, RTC_CRL_CNF);
 8000582:	4b14      	ldr	r3, [pc, #80]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	4a13      	ldr	r2, [pc, #76]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000588:	f023 0310 	bic.w	r3, r3, #16
 800058c:	6053      	str	r3, [r2, #4]
	printf("CHEKC POINT 4: %d\n", READ_BIT(RTC->CRL, RTC_CRL_RTOFF));
 800058e:	4b11      	ldr	r3, [pc, #68]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 8000590:	685b      	ldr	r3, [r3, #4]
 8000592:	f003 0320 	and.w	r3, r3, #32
 8000596:	4619      	mov	r1, r3
 8000598:	4812      	ldr	r0, [pc, #72]	; (80005e4 <KIET_configure_rtc_register+0xdc>)
 800059a:	f001 fc0d 	bl	8001db8 <iprintf>
	/* Bit 5 RTOFF: RTC operation OFF With this bit the RTC reports the status of the last write operation performed on its registers,
	 * indicating if it has been completed or not. If its value is ‘0’ then it is not possible to write to any
	 * of the RTC registers. This bit is read only.
	 * 0: Last write operation on RTC registers is still ongoing.
	 * 1: Last write operation on RTC registers terminated.*/
	while (READ_BIT(RTC->CRL, RTC_CRL_RTOFF)==0) {printf("HAL_L2_Ongoing in other command\n %d",READ_BIT(RTC->CRL, RTC_CRL_RTOFF) );}
 800059e:	e007      	b.n	80005b0 <KIET_configure_rtc_register+0xa8>
 80005a0:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	f003 0320 	and.w	r3, r3, #32
 80005a8:	4619      	mov	r1, r3
 80005aa:	480f      	ldr	r0, [pc, #60]	; (80005e8 <KIET_configure_rtc_register+0xe0>)
 80005ac:	f001 fc04 	bl	8001db8 <iprintf>
 80005b0:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <KIET_configure_rtc_register+0xcc>)
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	f003 0320 	and.w	r3, r3, #32
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0f1      	beq.n	80005a0 <KIET_configure_rtc_register+0x98>
	printf("Done configuration RTC\n");
 80005bc:	480b      	ldr	r0, [pc, #44]	; (80005ec <KIET_configure_rtc_register+0xe4>)
 80005be:	f001 fc61 	bl	8001e84 <puts>

}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40021000 	.word	0x40021000
 80005cc:	08002c18 	.word	0x08002c18
 80005d0:	08002c2c 	.word	0x08002c2c
 80005d4:	40002800 	.word	0x40002800
 80005d8:	08002c40 	.word	0x08002c40
 80005dc:	08002c54 	.word	0x08002c54
 80005e0:	08002c68 	.word	0x08002c68
 80005e4:	08002c7c 	.word	0x08002c7c
 80005e8:	08002c90 	.word	0x08002c90
 80005ec:	08002cb4 	.word	0x08002cb4

080005f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f4:	b672      	cpsid	i
}
 80005f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <Error_Handler+0x8>
	...

080005fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000602:	4b15      	ldr	r3, [pc, #84]	; (8000658 <HAL_MspInit+0x5c>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	4a14      	ldr	r2, [pc, #80]	; (8000658 <HAL_MspInit+0x5c>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	6193      	str	r3, [r2, #24]
 800060e:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_MspInit+0x5c>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061a:	4b0f      	ldr	r3, [pc, #60]	; (8000658 <HAL_MspInit+0x5c>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	4a0e      	ldr	r2, [pc, #56]	; (8000658 <HAL_MspInit+0x5c>)
 8000620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000624:	61d3      	str	r3, [r2, #28]
 8000626:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <HAL_MspInit+0x5c>)
 8000628:	69db      	ldr	r3, [r3, #28]
 800062a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000632:	4b0a      	ldr	r3, [pc, #40]	; (800065c <HAL_MspInit+0x60>)
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	4a04      	ldr	r2, [pc, #16]	; (800065c <HAL_MspInit+0x60>)
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	40021000 	.word	0x40021000
 800065c:	40010000 	.word	0x40010000

08000660 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b088      	sub	sp, #32
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000668:	f107 0310 	add.w	r3, r7, #16
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a16      	ldr	r2, [pc, #88]	; (80006d4 <HAL_I2C_MspInit+0x74>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d124      	bne.n	80006ca <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000680:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <HAL_I2C_MspInit+0x78>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	4a14      	ldr	r2, [pc, #80]	; (80006d8 <HAL_I2C_MspInit+0x78>)
 8000686:	f043 0308 	orr.w	r3, r3, #8
 800068a:	6193      	str	r3, [r2, #24]
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_I2C_MspInit+0x78>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f003 0308 	and.w	r3, r3, #8
 8000694:	60fb      	str	r3, [r7, #12]
 8000696:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000698:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800069c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800069e:	2312      	movs	r3, #18
 80006a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a2:	2303      	movs	r3, #3
 80006a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a6:	f107 0310 	add.w	r3, r7, #16
 80006aa:	4619      	mov	r1, r3
 80006ac:	480b      	ldr	r0, [pc, #44]	; (80006dc <HAL_I2C_MspInit+0x7c>)
 80006ae:	f000 faa1 	bl	8000bf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80006b2:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <HAL_I2C_MspInit+0x78>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	4a08      	ldr	r2, [pc, #32]	; (80006d8 <HAL_I2C_MspInit+0x78>)
 80006b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006bc:	61d3      	str	r3, [r2, #28]
 80006be:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <HAL_I2C_MspInit+0x78>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006c6:	60bb      	str	r3, [r7, #8]
 80006c8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80006ca:	bf00      	nop
 80006cc:	3720      	adds	r7, #32
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40005800 	.word	0x40005800
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010c00 	.word	0x40010c00

080006e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b088      	sub	sp, #32
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0310 	add.w	r3, r7, #16
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a1b      	ldr	r2, [pc, #108]	; (8000768 <HAL_SPI_MspInit+0x88>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d12f      	bne.n	8000760 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000700:	4b1a      	ldr	r3, [pc, #104]	; (800076c <HAL_SPI_MspInit+0x8c>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	4a19      	ldr	r2, [pc, #100]	; (800076c <HAL_SPI_MspInit+0x8c>)
 8000706:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800070a:	6193      	str	r3, [r2, #24]
 800070c:	4b17      	ldr	r3, [pc, #92]	; (800076c <HAL_SPI_MspInit+0x8c>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000718:	4b14      	ldr	r3, [pc, #80]	; (800076c <HAL_SPI_MspInit+0x8c>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	4a13      	ldr	r2, [pc, #76]	; (800076c <HAL_SPI_MspInit+0x8c>)
 800071e:	f043 0304 	orr.w	r3, r3, #4
 8000722:	6193      	str	r3, [r2, #24]
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <HAL_SPI_MspInit+0x8c>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f003 0304 	and.w	r3, r3, #4
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000730:	23a0      	movs	r3, #160	; 0xa0
 8000732:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000734:	2302      	movs	r3, #2
 8000736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000738:	2303      	movs	r3, #3
 800073a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	4619      	mov	r1, r3
 8000742:	480b      	ldr	r0, [pc, #44]	; (8000770 <HAL_SPI_MspInit+0x90>)
 8000744:	f000 fa56 	bl	8000bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000748:	2340      	movs	r3, #64	; 0x40
 800074a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	4619      	mov	r1, r3
 800075a:	4805      	ldr	r0, [pc, #20]	; (8000770 <HAL_SPI_MspInit+0x90>)
 800075c:	f000 fa4a 	bl	8000bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000760:	bf00      	nop
 8000762:	3720      	adds	r7, #32
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40013000 	.word	0x40013000
 800076c:	40021000 	.word	0x40021000
 8000770:	40010800 	.word	0x40010800

08000774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000778:	e7fe      	b.n	8000778 <NMI_Handler+0x4>

0800077a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077e:	e7fe      	b.n	800077e <HardFault_Handler+0x4>

08000780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000784:	e7fe      	b.n	8000784 <MemManage_Handler+0x4>

08000786 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000786:	b480      	push	{r7}
 8000788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800078a:	e7fe      	b.n	800078a <BusFault_Handler+0x4>

0800078c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000790:	e7fe      	b.n	8000790 <UsageFault_Handler+0x4>

08000792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr

0800079e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr

080007aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr

080007b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ba:	f000 f8f7 	bl	80009ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b086      	sub	sp, #24
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	60f8      	str	r0, [r7, #12]
 80007ca:	60b9      	str	r1, [r7, #8]
 80007cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
 80007d2:	e00a      	b.n	80007ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007d4:	f3af 8000 	nop.w
 80007d8:	4601      	mov	r1, r0
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	1c5a      	adds	r2, r3, #1
 80007de:	60ba      	str	r2, [r7, #8]
 80007e0:	b2ca      	uxtb	r2, r1
 80007e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	3301      	adds	r3, #1
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697a      	ldr	r2, [r7, #20]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	dbf0      	blt.n	80007d4 <_read+0x12>
  }

  return len;
 80007f2:	687b      	ldr	r3, [r7, #4]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}

080007fc <_close>:
  }
  return len;
}

int _close(int file)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000808:	4618      	mov	r0, r3
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr

08000812 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000812:	b480      	push	{r7}
 8000814:	b083      	sub	sp, #12
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
 800081a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000822:	605a      	str	r2, [r3, #4]
  return 0;
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr

08000830 <_isatty>:

int _isatty(int file)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000838:	2301      	movs	r3, #1
}
 800083a:	4618      	mov	r0, r3
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr

08000844 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000850:	2300      	movs	r3, #0
}
 8000852:	4618      	mov	r0, r3
 8000854:	3714      	adds	r7, #20
 8000856:	46bd      	mov	sp, r7
 8000858:	bc80      	pop	{r7}
 800085a:	4770      	bx	lr

0800085c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000864:	4a14      	ldr	r2, [pc, #80]	; (80008b8 <_sbrk+0x5c>)
 8000866:	4b15      	ldr	r3, [pc, #84]	; (80008bc <_sbrk+0x60>)
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000870:	4b13      	ldr	r3, [pc, #76]	; (80008c0 <_sbrk+0x64>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d102      	bne.n	800087e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000878:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <_sbrk+0x64>)
 800087a:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <_sbrk+0x68>)
 800087c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800087e:	4b10      	ldr	r3, [pc, #64]	; (80008c0 <_sbrk+0x64>)
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	4413      	add	r3, r2
 8000886:	693a      	ldr	r2, [r7, #16]
 8000888:	429a      	cmp	r2, r3
 800088a:	d207      	bcs.n	800089c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800088c:	f001 fc28 	bl	80020e0 <__errno>
 8000890:	4603      	mov	r3, r0
 8000892:	220c      	movs	r2, #12
 8000894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000896:	f04f 33ff 	mov.w	r3, #4294967295
 800089a:	e009      	b.n	80008b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <_sbrk+0x64>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008a2:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <_sbrk+0x64>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4413      	add	r3, r2
 80008aa:	4a05      	ldr	r2, [pc, #20]	; (80008c0 <_sbrk+0x64>)
 80008ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008ae:	68fb      	ldr	r3, [r7, #12]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3718      	adds	r7, #24
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20005000 	.word	0x20005000
 80008bc:	00000400 	.word	0x00000400
 80008c0:	20000130 	.word	0x20000130
 80008c4:	20000288 	.word	0x20000288

080008c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008d4:	f7ff fff8 	bl	80008c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008d8:	480b      	ldr	r0, [pc, #44]	; (8000908 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008da:	490c      	ldr	r1, [pc, #48]	; (800090c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008dc:	4a0c      	ldr	r2, [pc, #48]	; (8000910 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e0:	e002      	b.n	80008e8 <LoopCopyDataInit>

080008e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008e6:	3304      	adds	r3, #4

080008e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008ec:	d3f9      	bcc.n	80008e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ee:	4a09      	ldr	r2, [pc, #36]	; (8000914 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008f0:	4c09      	ldr	r4, [pc, #36]	; (8000918 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f4:	e001      	b.n	80008fa <LoopFillZerobss>

080008f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f8:	3204      	adds	r2, #4

080008fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008fc:	d3fb      	bcc.n	80008f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008fe:	f001 fbf5 	bl	80020ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000902:	f7ff fc65 	bl	80001d0 <main>
  bx lr
 8000906:	4770      	bx	lr
  ldr r0, =_sdata
 8000908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800090c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000910:	08002d34 	.word	0x08002d34
  ldr r2, =_sbss
 8000914:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000918:	20000284 	.word	0x20000284

0800091c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800091c:	e7fe      	b.n	800091c <ADC1_2_IRQHandler>
	...

08000920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <HAL_Init+0x28>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a07      	ldr	r2, [pc, #28]	; (8000948 <HAL_Init+0x28>)
 800092a:	f043 0310 	orr.w	r3, r3, #16
 800092e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000930:	2003      	movs	r0, #3
 8000932:	f000 f92b 	bl	8000b8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000936:	200f      	movs	r0, #15
 8000938:	f000 f808 	bl	800094c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800093c:	f7ff fe5e 	bl	80005fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000940:	2300      	movs	r3, #0
}
 8000942:	4618      	mov	r0, r3
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40022000 	.word	0x40022000

0800094c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <HAL_InitTick+0x54>)
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <HAL_InitTick+0x58>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	4619      	mov	r1, r3
 800095e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000962:	fbb3 f3f1 	udiv	r3, r3, r1
 8000966:	fbb2 f3f3 	udiv	r3, r2, r3
 800096a:	4618      	mov	r0, r3
 800096c:	f000 f935 	bl	8000bda <HAL_SYSTICK_Config>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000976:	2301      	movs	r3, #1
 8000978:	e00e      	b.n	8000998 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2b0f      	cmp	r3, #15
 800097e:	d80a      	bhi.n	8000996 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000980:	2200      	movs	r2, #0
 8000982:	6879      	ldr	r1, [r7, #4]
 8000984:	f04f 30ff 	mov.w	r0, #4294967295
 8000988:	f000 f90b 	bl	8000ba2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800098c:	4a06      	ldr	r2, [pc, #24]	; (80009a8 <HAL_InitTick+0x5c>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000992:	2300      	movs	r3, #0
 8000994:	e000      	b.n	8000998 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000996:	2301      	movs	r3, #1
}
 8000998:	4618      	mov	r0, r3
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000000 	.word	0x20000000
 80009a4:	20000008 	.word	0x20000008
 80009a8:	20000004 	.word	0x20000004

080009ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009b0:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <HAL_IncTick+0x1c>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b05      	ldr	r3, [pc, #20]	; (80009cc <HAL_IncTick+0x20>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4413      	add	r3, r2
 80009bc:	4a03      	ldr	r2, [pc, #12]	; (80009cc <HAL_IncTick+0x20>)
 80009be:	6013      	str	r3, [r2, #0]
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bc80      	pop	{r7}
 80009c6:	4770      	bx	lr
 80009c8:	20000008 	.word	0x20000008
 80009cc:	20000134 	.word	0x20000134

080009d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  return uwTick;
 80009d4:	4b02      	ldr	r3, [pc, #8]	; (80009e0 <HAL_GetTick+0x10>)
 80009d6:	681b      	ldr	r3, [r3, #0]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr
 80009e0:	20000134 	.word	0x20000134

080009e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009ec:	f7ff fff0 	bl	80009d0 <HAL_GetTick>
 80009f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009fc:	d005      	beq.n	8000a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009fe:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <HAL_Delay+0x44>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	461a      	mov	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	4413      	add	r3, r2
 8000a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a0a:	bf00      	nop
 8000a0c:	f7ff ffe0 	bl	80009d0 <HAL_GetTick>
 8000a10:	4602      	mov	r2, r0
 8000a12:	68bb      	ldr	r3, [r7, #8]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	68fa      	ldr	r2, [r7, #12]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d8f7      	bhi.n	8000a0c <HAL_Delay+0x28>
  {
  }
}
 8000a1c:	bf00      	nop
 8000a1e:	bf00      	nop
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000008 	.word	0x20000008

08000a2c <__NVIC_SetPriorityGrouping>:
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f003 0307 	and.w	r3, r3, #7
 8000a3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <__NVIC_SetPriorityGrouping+0x44>)
 8000a3e:	68db      	ldr	r3, [r3, #12]
 8000a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a42:	68ba      	ldr	r2, [r7, #8]
 8000a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a5e:	4a04      	ldr	r2, [pc, #16]	; (8000a70 <__NVIC_SetPriorityGrouping+0x44>)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	60d3      	str	r3, [r2, #12]
}
 8000a64:	bf00      	nop
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bc80      	pop	{r7}
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <__NVIC_GetPriorityGrouping>:
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a78:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <__NVIC_GetPriorityGrouping+0x18>)
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	0a1b      	lsrs	r3, r3, #8
 8000a7e:	f003 0307 	and.w	r3, r3, #7
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <__NVIC_SetPriority>:
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	6039      	str	r1, [r7, #0]
 8000a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	db0a      	blt.n	8000aba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	490c      	ldr	r1, [pc, #48]	; (8000adc <__NVIC_SetPriority+0x4c>)
 8000aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aae:	0112      	lsls	r2, r2, #4
 8000ab0:	b2d2      	uxtb	r2, r2
 8000ab2:	440b      	add	r3, r1
 8000ab4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ab8:	e00a      	b.n	8000ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	4908      	ldr	r1, [pc, #32]	; (8000ae0 <__NVIC_SetPriority+0x50>)
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	f003 030f 	and.w	r3, r3, #15
 8000ac6:	3b04      	subs	r3, #4
 8000ac8:	0112      	lsls	r2, r2, #4
 8000aca:	b2d2      	uxtb	r2, r2
 8000acc:	440b      	add	r3, r1
 8000ace:	761a      	strb	r2, [r3, #24]
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	e000e100 	.word	0xe000e100
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <NVIC_EncodePriority>:
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b089      	sub	sp, #36	; 0x24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	f1c3 0307 	rsb	r3, r3, #7
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	bf28      	it	cs
 8000b02:	2304      	movcs	r3, #4
 8000b04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	3304      	adds	r3, #4
 8000b0a:	2b06      	cmp	r3, #6
 8000b0c:	d902      	bls.n	8000b14 <NVIC_EncodePriority+0x30>
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	3b03      	subs	r3, #3
 8000b12:	e000      	b.n	8000b16 <NVIC_EncodePriority+0x32>
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b18:	f04f 32ff 	mov.w	r2, #4294967295
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43da      	mvns	r2, r3
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	401a      	ands	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	fa01 f303 	lsl.w	r3, r1, r3
 8000b36:	43d9      	mvns	r1, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b3c:	4313      	orrs	r3, r2
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3724      	adds	r7, #36	; 0x24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr

08000b48 <SysTick_Config>:
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	3b01      	subs	r3, #1
 8000b54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b58:	d301      	bcc.n	8000b5e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00f      	b.n	8000b7e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b5e:	4a0a      	ldr	r2, [pc, #40]	; (8000b88 <SysTick_Config+0x40>)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b66:	210f      	movs	r1, #15
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f7ff ff90 	bl	8000a90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <SysTick_Config+0x40>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b76:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <SysTick_Config+0x40>)
 8000b78:	2207      	movs	r2, #7
 8000b7a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	e000e010 	.word	0xe000e010

08000b8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff ff49 	bl	8000a2c <__NVIC_SetPriorityGrouping>
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b086      	sub	sp, #24
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	4603      	mov	r3, r0
 8000baa:	60b9      	str	r1, [r7, #8]
 8000bac:	607a      	str	r2, [r7, #4]
 8000bae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bb4:	f7ff ff5e 	bl	8000a74 <__NVIC_GetPriorityGrouping>
 8000bb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	68b9      	ldr	r1, [r7, #8]
 8000bbe:	6978      	ldr	r0, [r7, #20]
 8000bc0:	f7ff ff90 	bl	8000ae4 <NVIC_EncodePriority>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bca:	4611      	mov	r1, r2
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff ff5f 	bl	8000a90 <__NVIC_SetPriority>
}
 8000bd2:	bf00      	nop
 8000bd4:	3718      	adds	r7, #24
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b082      	sub	sp, #8
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f7ff ffb0 	bl	8000b48 <SysTick_Config>
 8000be8:	4603      	mov	r3, r0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
	...

08000bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b08b      	sub	sp, #44	; 0x2c
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c02:	2300      	movs	r3, #0
 8000c04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c06:	e169      	b.n	8000edc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	69fa      	ldr	r2, [r7, #28]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c1c:	69ba      	ldr	r2, [r7, #24]
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	f040 8158 	bne.w	8000ed6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	4a9a      	ldr	r2, [pc, #616]	; (8000e94 <HAL_GPIO_Init+0x2a0>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d05e      	beq.n	8000cee <HAL_GPIO_Init+0xfa>
 8000c30:	4a98      	ldr	r2, [pc, #608]	; (8000e94 <HAL_GPIO_Init+0x2a0>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d875      	bhi.n	8000d22 <HAL_GPIO_Init+0x12e>
 8000c36:	4a98      	ldr	r2, [pc, #608]	; (8000e98 <HAL_GPIO_Init+0x2a4>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d058      	beq.n	8000cee <HAL_GPIO_Init+0xfa>
 8000c3c:	4a96      	ldr	r2, [pc, #600]	; (8000e98 <HAL_GPIO_Init+0x2a4>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d86f      	bhi.n	8000d22 <HAL_GPIO_Init+0x12e>
 8000c42:	4a96      	ldr	r2, [pc, #600]	; (8000e9c <HAL_GPIO_Init+0x2a8>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d052      	beq.n	8000cee <HAL_GPIO_Init+0xfa>
 8000c48:	4a94      	ldr	r2, [pc, #592]	; (8000e9c <HAL_GPIO_Init+0x2a8>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d869      	bhi.n	8000d22 <HAL_GPIO_Init+0x12e>
 8000c4e:	4a94      	ldr	r2, [pc, #592]	; (8000ea0 <HAL_GPIO_Init+0x2ac>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d04c      	beq.n	8000cee <HAL_GPIO_Init+0xfa>
 8000c54:	4a92      	ldr	r2, [pc, #584]	; (8000ea0 <HAL_GPIO_Init+0x2ac>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d863      	bhi.n	8000d22 <HAL_GPIO_Init+0x12e>
 8000c5a:	4a92      	ldr	r2, [pc, #584]	; (8000ea4 <HAL_GPIO_Init+0x2b0>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d046      	beq.n	8000cee <HAL_GPIO_Init+0xfa>
 8000c60:	4a90      	ldr	r2, [pc, #576]	; (8000ea4 <HAL_GPIO_Init+0x2b0>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d85d      	bhi.n	8000d22 <HAL_GPIO_Init+0x12e>
 8000c66:	2b12      	cmp	r3, #18
 8000c68:	d82a      	bhi.n	8000cc0 <HAL_GPIO_Init+0xcc>
 8000c6a:	2b12      	cmp	r3, #18
 8000c6c:	d859      	bhi.n	8000d22 <HAL_GPIO_Init+0x12e>
 8000c6e:	a201      	add	r2, pc, #4	; (adr r2, 8000c74 <HAL_GPIO_Init+0x80>)
 8000c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c74:	08000cef 	.word	0x08000cef
 8000c78:	08000cc9 	.word	0x08000cc9
 8000c7c:	08000cdb 	.word	0x08000cdb
 8000c80:	08000d1d 	.word	0x08000d1d
 8000c84:	08000d23 	.word	0x08000d23
 8000c88:	08000d23 	.word	0x08000d23
 8000c8c:	08000d23 	.word	0x08000d23
 8000c90:	08000d23 	.word	0x08000d23
 8000c94:	08000d23 	.word	0x08000d23
 8000c98:	08000d23 	.word	0x08000d23
 8000c9c:	08000d23 	.word	0x08000d23
 8000ca0:	08000d23 	.word	0x08000d23
 8000ca4:	08000d23 	.word	0x08000d23
 8000ca8:	08000d23 	.word	0x08000d23
 8000cac:	08000d23 	.word	0x08000d23
 8000cb0:	08000d23 	.word	0x08000d23
 8000cb4:	08000d23 	.word	0x08000d23
 8000cb8:	08000cd1 	.word	0x08000cd1
 8000cbc:	08000ce5 	.word	0x08000ce5
 8000cc0:	4a79      	ldr	r2, [pc, #484]	; (8000ea8 <HAL_GPIO_Init+0x2b4>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d013      	beq.n	8000cee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cc6:	e02c      	b.n	8000d22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	623b      	str	r3, [r7, #32]
          break;
 8000cce:	e029      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	623b      	str	r3, [r7, #32]
          break;
 8000cd8:	e024      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	3308      	adds	r3, #8
 8000ce0:	623b      	str	r3, [r7, #32]
          break;
 8000ce2:	e01f      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	330c      	adds	r3, #12
 8000cea:	623b      	str	r3, [r7, #32]
          break;
 8000cec:	e01a      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d102      	bne.n	8000cfc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cf6:	2304      	movs	r3, #4
 8000cf8:	623b      	str	r3, [r7, #32]
          break;
 8000cfa:	e013      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d105      	bne.n	8000d10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d04:	2308      	movs	r3, #8
 8000d06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	69fa      	ldr	r2, [r7, #28]
 8000d0c:	611a      	str	r2, [r3, #16]
          break;
 8000d0e:	e009      	b.n	8000d24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d10:	2308      	movs	r3, #8
 8000d12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	69fa      	ldr	r2, [r7, #28]
 8000d18:	615a      	str	r2, [r3, #20]
          break;
 8000d1a:	e003      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	623b      	str	r3, [r7, #32]
          break;
 8000d20:	e000      	b.n	8000d24 <HAL_GPIO_Init+0x130>
          break;
 8000d22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	2bff      	cmp	r3, #255	; 0xff
 8000d28:	d801      	bhi.n	8000d2e <HAL_GPIO_Init+0x13a>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	e001      	b.n	8000d32 <HAL_GPIO_Init+0x13e>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	3304      	adds	r3, #4
 8000d32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	2bff      	cmp	r3, #255	; 0xff
 8000d38:	d802      	bhi.n	8000d40 <HAL_GPIO_Init+0x14c>
 8000d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	e002      	b.n	8000d46 <HAL_GPIO_Init+0x152>
 8000d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d42:	3b08      	subs	r3, #8
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	210f      	movs	r1, #15
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	fa01 f303 	lsl.w	r3, r1, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	401a      	ands	r2, r3
 8000d58:	6a39      	ldr	r1, [r7, #32]
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d60:	431a      	orrs	r2, r3
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f000 80b1 	beq.w	8000ed6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d74:	4b4d      	ldr	r3, [pc, #308]	; (8000eac <HAL_GPIO_Init+0x2b8>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	4a4c      	ldr	r2, [pc, #304]	; (8000eac <HAL_GPIO_Init+0x2b8>)
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	6193      	str	r3, [r2, #24]
 8000d80:	4b4a      	ldr	r3, [pc, #296]	; (8000eac <HAL_GPIO_Init+0x2b8>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	f003 0301 	and.w	r3, r3, #1
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d8c:	4a48      	ldr	r2, [pc, #288]	; (8000eb0 <HAL_GPIO_Init+0x2bc>)
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	089b      	lsrs	r3, r3, #2
 8000d92:	3302      	adds	r3, #2
 8000d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9c:	f003 0303 	and.w	r3, r3, #3
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	220f      	movs	r2, #15
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	43db      	mvns	r3, r3
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	4013      	ands	r3, r2
 8000dae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a40      	ldr	r2, [pc, #256]	; (8000eb4 <HAL_GPIO_Init+0x2c0>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d013      	beq.n	8000de0 <HAL_GPIO_Init+0x1ec>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a3f      	ldr	r2, [pc, #252]	; (8000eb8 <HAL_GPIO_Init+0x2c4>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d00d      	beq.n	8000ddc <HAL_GPIO_Init+0x1e8>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a3e      	ldr	r2, [pc, #248]	; (8000ebc <HAL_GPIO_Init+0x2c8>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d007      	beq.n	8000dd8 <HAL_GPIO_Init+0x1e4>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a3d      	ldr	r2, [pc, #244]	; (8000ec0 <HAL_GPIO_Init+0x2cc>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d101      	bne.n	8000dd4 <HAL_GPIO_Init+0x1e0>
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	e006      	b.n	8000de2 <HAL_GPIO_Init+0x1ee>
 8000dd4:	2304      	movs	r3, #4
 8000dd6:	e004      	b.n	8000de2 <HAL_GPIO_Init+0x1ee>
 8000dd8:	2302      	movs	r3, #2
 8000dda:	e002      	b.n	8000de2 <HAL_GPIO_Init+0x1ee>
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e000      	b.n	8000de2 <HAL_GPIO_Init+0x1ee>
 8000de0:	2300      	movs	r3, #0
 8000de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000de4:	f002 0203 	and.w	r2, r2, #3
 8000de8:	0092      	lsls	r2, r2, #2
 8000dea:	4093      	lsls	r3, r2
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000df2:	492f      	ldr	r1, [pc, #188]	; (8000eb0 <HAL_GPIO_Init+0x2bc>)
 8000df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df6:	089b      	lsrs	r3, r3, #2
 8000df8:	3302      	adds	r3, #2
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d006      	beq.n	8000e1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e0e:	689a      	ldr	r2, [r3, #8]
 8000e10:	492c      	ldr	r1, [pc, #176]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	608b      	str	r3, [r1, #8]
 8000e18:	e006      	b.n	8000e28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e1c:	689a      	ldr	r2, [r3, #8]
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	43db      	mvns	r3, r3
 8000e22:	4928      	ldr	r1, [pc, #160]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e24:	4013      	ands	r3, r2
 8000e26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d006      	beq.n	8000e42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e34:	4b23      	ldr	r3, [pc, #140]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	4922      	ldr	r1, [pc, #136]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e3a:	69bb      	ldr	r3, [r7, #24]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	60cb      	str	r3, [r1, #12]
 8000e40:	e006      	b.n	8000e50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e42:	4b20      	ldr	r3, [pc, #128]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e44:	68da      	ldr	r2, [r3, #12]
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	43db      	mvns	r3, r3
 8000e4a:	491e      	ldr	r1, [pc, #120]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d006      	beq.n	8000e6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e5e:	685a      	ldr	r2, [r3, #4]
 8000e60:	4918      	ldr	r1, [pc, #96]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	604b      	str	r3, [r1, #4]
 8000e68:	e006      	b.n	8000e78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e6c:	685a      	ldr	r2, [r3, #4]
 8000e6e:	69bb      	ldr	r3, [r7, #24]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	4914      	ldr	r1, [pc, #80]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e74:	4013      	ands	r3, r2
 8000e76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d021      	beq.n	8000ec8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e84:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	490e      	ldr	r1, [pc, #56]	; (8000ec4 <HAL_GPIO_Init+0x2d0>)
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	600b      	str	r3, [r1, #0]
 8000e90:	e021      	b.n	8000ed6 <HAL_GPIO_Init+0x2e2>
 8000e92:	bf00      	nop
 8000e94:	10320000 	.word	0x10320000
 8000e98:	10310000 	.word	0x10310000
 8000e9c:	10220000 	.word	0x10220000
 8000ea0:	10210000 	.word	0x10210000
 8000ea4:	10120000 	.word	0x10120000
 8000ea8:	10110000 	.word	0x10110000
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	40010000 	.word	0x40010000
 8000eb4:	40010800 	.word	0x40010800
 8000eb8:	40010c00 	.word	0x40010c00
 8000ebc:	40011000 	.word	0x40011000
 8000ec0:	40011400 	.word	0x40011400
 8000ec4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_GPIO_Init+0x304>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	4909      	ldr	r1, [pc, #36]	; (8000ef8 <HAL_GPIO_Init+0x304>)
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed8:	3301      	adds	r3, #1
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f47f ae8e 	bne.w	8000c08 <HAL_GPIO_Init+0x14>
  }
}
 8000eec:	bf00      	nop
 8000eee:	bf00      	nop
 8000ef0:	372c      	adds	r7, #44	; 0x2c
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr
 8000ef8:	40010400 	.word	0x40010400

08000efc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d101      	bne.n	8000f0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e12b      	b.n	8001166 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d106      	bne.n	8000f28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f7ff fb9c 	bl	8000660 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2224      	movs	r2, #36	; 0x24
 8000f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f022 0201 	bic.w	r2, r2, #1
 8000f3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000f60:	f000 fd0e 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8000f64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	4a81      	ldr	r2, [pc, #516]	; (8001170 <HAL_I2C_Init+0x274>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d807      	bhi.n	8000f80 <HAL_I2C_Init+0x84>
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	4a80      	ldr	r2, [pc, #512]	; (8001174 <HAL_I2C_Init+0x278>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	bf94      	ite	ls
 8000f78:	2301      	movls	r3, #1
 8000f7a:	2300      	movhi	r3, #0
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	e006      	b.n	8000f8e <HAL_I2C_Init+0x92>
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	4a7d      	ldr	r2, [pc, #500]	; (8001178 <HAL_I2C_Init+0x27c>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	bf94      	ite	ls
 8000f88:	2301      	movls	r3, #1
 8000f8a:	2300      	movhi	r3, #0
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e0e7      	b.n	8001166 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4a78      	ldr	r2, [pc, #480]	; (800117c <HAL_I2C_Init+0x280>)
 8000f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f9e:	0c9b      	lsrs	r3, r3, #18
 8000fa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	68ba      	ldr	r2, [r7, #8]
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	6a1b      	ldr	r3, [r3, #32]
 8000fbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	4a6a      	ldr	r2, [pc, #424]	; (8001170 <HAL_I2C_Init+0x274>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d802      	bhi.n	8000fd0 <HAL_I2C_Init+0xd4>
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	e009      	b.n	8000fe4 <HAL_I2C_Init+0xe8>
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000fd6:	fb02 f303 	mul.w	r3, r2, r3
 8000fda:	4a69      	ldr	r2, [pc, #420]	; (8001180 <HAL_I2C_Init+0x284>)
 8000fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe0:	099b      	lsrs	r3, r3, #6
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	6812      	ldr	r2, [r2, #0]
 8000fe8:	430b      	orrs	r3, r1
 8000fea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000ff6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	495c      	ldr	r1, [pc, #368]	; (8001170 <HAL_I2C_Init+0x274>)
 8001000:	428b      	cmp	r3, r1
 8001002:	d819      	bhi.n	8001038 <HAL_I2C_Init+0x13c>
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	1e59      	subs	r1, r3, #1
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001012:	1c59      	adds	r1, r3, #1
 8001014:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001018:	400b      	ands	r3, r1
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00a      	beq.n	8001034 <HAL_I2C_Init+0x138>
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	1e59      	subs	r1, r3, #1
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	fbb1 f3f3 	udiv	r3, r1, r3
 800102c:	3301      	adds	r3, #1
 800102e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001032:	e051      	b.n	80010d8 <HAL_I2C_Init+0x1dc>
 8001034:	2304      	movs	r3, #4
 8001036:	e04f      	b.n	80010d8 <HAL_I2C_Init+0x1dc>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d111      	bne.n	8001064 <HAL_I2C_Init+0x168>
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	1e58      	subs	r0, r3, #1
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6859      	ldr	r1, [r3, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	440b      	add	r3, r1
 800104e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001052:	3301      	adds	r3, #1
 8001054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001058:	2b00      	cmp	r3, #0
 800105a:	bf0c      	ite	eq
 800105c:	2301      	moveq	r3, #1
 800105e:	2300      	movne	r3, #0
 8001060:	b2db      	uxtb	r3, r3
 8001062:	e012      	b.n	800108a <HAL_I2C_Init+0x18e>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1e58      	subs	r0, r3, #1
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6859      	ldr	r1, [r3, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	440b      	add	r3, r1
 8001072:	0099      	lsls	r1, r3, #2
 8001074:	440b      	add	r3, r1
 8001076:	fbb0 f3f3 	udiv	r3, r0, r3
 800107a:	3301      	adds	r3, #1
 800107c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001080:	2b00      	cmp	r3, #0
 8001082:	bf0c      	ite	eq
 8001084:	2301      	moveq	r3, #1
 8001086:	2300      	movne	r3, #0
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <HAL_I2C_Init+0x196>
 800108e:	2301      	movs	r3, #1
 8001090:	e022      	b.n	80010d8 <HAL_I2C_Init+0x1dc>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d10e      	bne.n	80010b8 <HAL_I2C_Init+0x1bc>
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	1e58      	subs	r0, r3, #1
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6859      	ldr	r1, [r3, #4]
 80010a2:	460b      	mov	r3, r1
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	440b      	add	r3, r1
 80010a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80010ac:	3301      	adds	r3, #1
 80010ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010b6:	e00f      	b.n	80010d8 <HAL_I2C_Init+0x1dc>
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	1e58      	subs	r0, r3, #1
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6859      	ldr	r1, [r3, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	440b      	add	r3, r1
 80010c6:	0099      	lsls	r1, r3, #2
 80010c8:	440b      	add	r3, r1
 80010ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80010ce:	3301      	adds	r3, #1
 80010d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010d8:	6879      	ldr	r1, [r7, #4]
 80010da:	6809      	ldr	r1, [r1, #0]
 80010dc:	4313      	orrs	r3, r2
 80010de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	69da      	ldr	r2, [r3, #28]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	430a      	orrs	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001106:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	6911      	ldr	r1, [r2, #16]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	68d2      	ldr	r2, [r2, #12]
 8001112:	4311      	orrs	r1, r2
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	6812      	ldr	r2, [r2, #0]
 8001118:	430b      	orrs	r3, r1
 800111a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	695a      	ldr	r2, [r3, #20]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	699b      	ldr	r3, [r3, #24]
 800112e:	431a      	orrs	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	430a      	orrs	r2, r1
 8001136:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f042 0201 	orr.w	r2, r2, #1
 8001146:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2220      	movs	r2, #32
 8001152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	000186a0 	.word	0x000186a0
 8001174:	001e847f 	.word	0x001e847f
 8001178:	003d08ff 	.word	0x003d08ff
 800117c:	431bde83 	.word	0x431bde83
 8001180:	10624dd3 	.word	0x10624dd3

08001184 <HAL_PWR_EnableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	fa93 f3a3 	rbit	r3, r3
 8001196:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001198:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 800119a:	fab3 f383 	clz	r3, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <HAL_PWR_EnableWakeUpPin+0x34>)
 80011a4:	4413      	add	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	461a      	mov	r2, r3
 80011aa:	2301      	movs	r3, #1
 80011ac:	6013      	str	r3, [r2, #0]
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr
 80011b8:	10838020 	.word	0x10838020

080011bc <HAL_PWR_EnterSTANDBYMode>:
  *          - TAMPER pin if configured for tamper or calibration out.
  *          - WKUP pin (PA0) if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80011c0:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a07      	ldr	r2, [pc, #28]	; (80011e4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80011c6:	f043 0302 	orr.w	r3, r3, #2
 80011ca:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	4a05      	ldr	r2, [pc, #20]	; (80011e8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80011d2:	f043 0304 	orr.w	r3, r3, #4
 80011d6:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80011d8:	bf30      	wfi
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40007000 	.word	0x40007000
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e272      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b00      	cmp	r3, #0
 8001208:	f000 8087 	beq.w	800131a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800120c:	4b92      	ldr	r3, [pc, #584]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 030c 	and.w	r3, r3, #12
 8001214:	2b04      	cmp	r3, #4
 8001216:	d00c      	beq.n	8001232 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001218:	4b8f      	ldr	r3, [pc, #572]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 030c 	and.w	r3, r3, #12
 8001220:	2b08      	cmp	r3, #8
 8001222:	d112      	bne.n	800124a <HAL_RCC_OscConfig+0x5e>
 8001224:	4b8c      	ldr	r3, [pc, #560]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800122c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001230:	d10b      	bne.n	800124a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001232:	4b89      	ldr	r3, [pc, #548]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d06c      	beq.n	8001318 <HAL_RCC_OscConfig+0x12c>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d168      	bne.n	8001318 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e24c      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001252:	d106      	bne.n	8001262 <HAL_RCC_OscConfig+0x76>
 8001254:	4b80      	ldr	r3, [pc, #512]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a7f      	ldr	r2, [pc, #508]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800125a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	e02e      	b.n	80012c0 <HAL_RCC_OscConfig+0xd4>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10c      	bne.n	8001284 <HAL_RCC_OscConfig+0x98>
 800126a:	4b7b      	ldr	r3, [pc, #492]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a7a      	ldr	r2, [pc, #488]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	4b78      	ldr	r3, [pc, #480]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a77      	ldr	r2, [pc, #476]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800127c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	e01d      	b.n	80012c0 <HAL_RCC_OscConfig+0xd4>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800128c:	d10c      	bne.n	80012a8 <HAL_RCC_OscConfig+0xbc>
 800128e:	4b72      	ldr	r3, [pc, #456]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a71      	ldr	r2, [pc, #452]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	4b6f      	ldr	r3, [pc, #444]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a6e      	ldr	r2, [pc, #440]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80012a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e00b      	b.n	80012c0 <HAL_RCC_OscConfig+0xd4>
 80012a8:	4b6b      	ldr	r3, [pc, #428]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a6a      	ldr	r2, [pc, #424]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	4b68      	ldr	r3, [pc, #416]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a67      	ldr	r2, [pc, #412]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80012ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d013      	beq.n	80012f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c8:	f7ff fb82 	bl	80009d0 <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d0:	f7ff fb7e 	bl	80009d0 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b64      	cmp	r3, #100	; 0x64
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e200      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e2:	4b5d      	ldr	r3, [pc, #372]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f0      	beq.n	80012d0 <HAL_RCC_OscConfig+0xe4>
 80012ee:	e014      	b.n	800131a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f0:	f7ff fb6e 	bl	80009d0 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012f8:	f7ff fb6a 	bl	80009d0 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b64      	cmp	r3, #100	; 0x64
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e1ec      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800130a:	4b53      	ldr	r3, [pc, #332]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f0      	bne.n	80012f8 <HAL_RCC_OscConfig+0x10c>
 8001316:	e000      	b.n	800131a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d063      	beq.n	80013ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001326:	4b4c      	ldr	r3, [pc, #304]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00b      	beq.n	800134a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001332:	4b49      	ldr	r3, [pc, #292]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f003 030c 	and.w	r3, r3, #12
 800133a:	2b08      	cmp	r3, #8
 800133c:	d11c      	bne.n	8001378 <HAL_RCC_OscConfig+0x18c>
 800133e:	4b46      	ldr	r3, [pc, #280]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d116      	bne.n	8001378 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134a:	4b43      	ldr	r3, [pc, #268]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <HAL_RCC_OscConfig+0x176>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d001      	beq.n	8001362 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e1c0      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001362:	4b3d      	ldr	r3, [pc, #244]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	695b      	ldr	r3, [r3, #20]
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	4939      	ldr	r1, [pc, #228]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001372:	4313      	orrs	r3, r2
 8001374:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	e03a      	b.n	80013ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001380:	4b36      	ldr	r3, [pc, #216]	; (800145c <HAL_RCC_OscConfig+0x270>)
 8001382:	2201      	movs	r2, #1
 8001384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001386:	f7ff fb23 	bl	80009d0 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800138e:	f7ff fb1f 	bl	80009d0 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e1a1      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a0:	4b2d      	ldr	r3, [pc, #180]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0f0      	beq.n	800138e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ac:	4b2a      	ldr	r3, [pc, #168]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	695b      	ldr	r3, [r3, #20]
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4927      	ldr	r1, [pc, #156]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	600b      	str	r3, [r1, #0]
 80013c0:	e015      	b.n	80013ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013c2:	4b26      	ldr	r3, [pc, #152]	; (800145c <HAL_RCC_OscConfig+0x270>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c8:	f7ff fb02 	bl	80009d0 <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013d0:	f7ff fafe 	bl	80009d0 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e180      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e2:	4b1d      	ldr	r3, [pc, #116]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f0      	bne.n	80013d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d03a      	beq.n	8001470 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d019      	beq.n	8001436 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001402:	4b17      	ldr	r3, [pc, #92]	; (8001460 <HAL_RCC_OscConfig+0x274>)
 8001404:	2201      	movs	r2, #1
 8001406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001408:	f7ff fae2 	bl	80009d0 <HAL_GetTick>
 800140c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001410:	f7ff fade 	bl	80009d0 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e160      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001422:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <HAL_RCC_OscConfig+0x26c>)
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0f0      	beq.n	8001410 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800142e:	2001      	movs	r0, #1
 8001430:	f000 faba 	bl	80019a8 <RCC_Delay>
 8001434:	e01c      	b.n	8001470 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <HAL_RCC_OscConfig+0x274>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143c:	f7ff fac8 	bl	80009d0 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001442:	e00f      	b.n	8001464 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001444:	f7ff fac4 	bl	80009d0 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d908      	bls.n	8001464 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e146      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
 8001456:	bf00      	nop
 8001458:	40021000 	.word	0x40021000
 800145c:	42420000 	.word	0x42420000
 8001460:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001464:	4b92      	ldr	r3, [pc, #584]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1e9      	bne.n	8001444 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 80a6 	beq.w	80015ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001482:	4b8b      	ldr	r3, [pc, #556]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001484:	69db      	ldr	r3, [r3, #28]
 8001486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10d      	bne.n	80014aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	4b88      	ldr	r3, [pc, #544]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	4a87      	ldr	r2, [pc, #540]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001498:	61d3      	str	r3, [r2, #28]
 800149a:	4b85      	ldr	r3, [pc, #532]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014a6:	2301      	movs	r3, #1
 80014a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014aa:	4b82      	ldr	r3, [pc, #520]	; (80016b4 <HAL_RCC_OscConfig+0x4c8>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d118      	bne.n	80014e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014b6:	4b7f      	ldr	r3, [pc, #508]	; (80016b4 <HAL_RCC_OscConfig+0x4c8>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a7e      	ldr	r2, [pc, #504]	; (80016b4 <HAL_RCC_OscConfig+0x4c8>)
 80014bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014c2:	f7ff fa85 	bl	80009d0 <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ca:	f7ff fa81 	bl	80009d0 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b64      	cmp	r3, #100	; 0x64
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e103      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014dc:	4b75      	ldr	r3, [pc, #468]	; (80016b4 <HAL_RCC_OscConfig+0x4c8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d0f0      	beq.n	80014ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d106      	bne.n	80014fe <HAL_RCC_OscConfig+0x312>
 80014f0:	4b6f      	ldr	r3, [pc, #444]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	4a6e      	ldr	r2, [pc, #440]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	6213      	str	r3, [r2, #32]
 80014fc:	e02d      	b.n	800155a <HAL_RCC_OscConfig+0x36e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d10c      	bne.n	8001520 <HAL_RCC_OscConfig+0x334>
 8001506:	4b6a      	ldr	r3, [pc, #424]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001508:	6a1b      	ldr	r3, [r3, #32]
 800150a:	4a69      	ldr	r2, [pc, #420]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800150c:	f023 0301 	bic.w	r3, r3, #1
 8001510:	6213      	str	r3, [r2, #32]
 8001512:	4b67      	ldr	r3, [pc, #412]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001514:	6a1b      	ldr	r3, [r3, #32]
 8001516:	4a66      	ldr	r2, [pc, #408]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001518:	f023 0304 	bic.w	r3, r3, #4
 800151c:	6213      	str	r3, [r2, #32]
 800151e:	e01c      	b.n	800155a <HAL_RCC_OscConfig+0x36e>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d10c      	bne.n	8001542 <HAL_RCC_OscConfig+0x356>
 8001528:	4b61      	ldr	r3, [pc, #388]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	4a60      	ldr	r2, [pc, #384]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800152e:	f043 0304 	orr.w	r3, r3, #4
 8001532:	6213      	str	r3, [r2, #32]
 8001534:	4b5e      	ldr	r3, [pc, #376]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001536:	6a1b      	ldr	r3, [r3, #32]
 8001538:	4a5d      	ldr	r2, [pc, #372]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800153a:	f043 0301 	orr.w	r3, r3, #1
 800153e:	6213      	str	r3, [r2, #32]
 8001540:	e00b      	b.n	800155a <HAL_RCC_OscConfig+0x36e>
 8001542:	4b5b      	ldr	r3, [pc, #364]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001544:	6a1b      	ldr	r3, [r3, #32]
 8001546:	4a5a      	ldr	r2, [pc, #360]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001548:	f023 0301 	bic.w	r3, r3, #1
 800154c:	6213      	str	r3, [r2, #32]
 800154e:	4b58      	ldr	r3, [pc, #352]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001550:	6a1b      	ldr	r3, [r3, #32]
 8001552:	4a57      	ldr	r2, [pc, #348]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001554:	f023 0304 	bic.w	r3, r3, #4
 8001558:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d015      	beq.n	800158e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001562:	f7ff fa35 	bl	80009d0 <HAL_GetTick>
 8001566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001568:	e00a      	b.n	8001580 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800156a:	f7ff fa31 	bl	80009d0 <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	f241 3288 	movw	r2, #5000	; 0x1388
 8001578:	4293      	cmp	r3, r2
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e0b1      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001580:	4b4b      	ldr	r3, [pc, #300]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001582:	6a1b      	ldr	r3, [r3, #32]
 8001584:	f003 0302 	and.w	r3, r3, #2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d0ee      	beq.n	800156a <HAL_RCC_OscConfig+0x37e>
 800158c:	e014      	b.n	80015b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158e:	f7ff fa1f 	bl	80009d0 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001594:	e00a      	b.n	80015ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001596:	f7ff fa1b 	bl	80009d0 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e09b      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ac:	4b40      	ldr	r3, [pc, #256]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ee      	bne.n	8001596 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015b8:	7dfb      	ldrb	r3, [r7, #23]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d105      	bne.n	80015ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015be:	4b3c      	ldr	r3, [pc, #240]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	4a3b      	ldr	r2, [pc, #236]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 8087 	beq.w	80016e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015d4:	4b36      	ldr	r3, [pc, #216]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 030c 	and.w	r3, r3, #12
 80015dc:	2b08      	cmp	r3, #8
 80015de:	d061      	beq.n	80016a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d146      	bne.n	8001676 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e8:	4b33      	ldr	r3, [pc, #204]	; (80016b8 <HAL_RCC_OscConfig+0x4cc>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7ff f9ef 	bl	80009d0 <HAL_GetTick>
 80015f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015f6:	f7ff f9eb 	bl	80009d0 <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e06d      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001608:	4b29      	ldr	r3, [pc, #164]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1f0      	bne.n	80015f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800161c:	d108      	bne.n	8001630 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800161e:	4b24      	ldr	r3, [pc, #144]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	4921      	ldr	r1, [pc, #132]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800162c:	4313      	orrs	r3, r2
 800162e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001630:	4b1f      	ldr	r3, [pc, #124]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a19      	ldr	r1, [r3, #32]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	430b      	orrs	r3, r1
 8001642:	491b      	ldr	r1, [pc, #108]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001644:	4313      	orrs	r3, r2
 8001646:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001648:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <HAL_RCC_OscConfig+0x4cc>)
 800164a:	2201      	movs	r2, #1
 800164c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164e:	f7ff f9bf 	bl	80009d0 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001656:	f7ff f9bb 	bl	80009d0 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e03d      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0f0      	beq.n	8001656 <HAL_RCC_OscConfig+0x46a>
 8001674:	e035      	b.n	80016e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001676:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <HAL_RCC_OscConfig+0x4cc>)
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff f9a8 	bl	80009d0 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001684:	f7ff f9a4 	bl	80009d0 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e026      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <HAL_RCC_OscConfig+0x4c4>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0x498>
 80016a2:	e01e      	b.n	80016e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d107      	bne.n	80016bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e019      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40007000 	.word	0x40007000
 80016b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016bc:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <HAL_RCC_OscConfig+0x500>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d106      	bne.n	80016de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016da:	429a      	cmp	r2, r3
 80016dc:	d001      	beq.n	80016e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e000      	b.n	80016e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e0d0      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001704:	4b6a      	ldr	r3, [pc, #424]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d910      	bls.n	8001734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001712:	4b67      	ldr	r3, [pc, #412]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f023 0207 	bic.w	r2, r3, #7
 800171a:	4965      	ldr	r1, [pc, #404]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001722:	4b63      	ldr	r3, [pc, #396]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d001      	beq.n	8001734 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0b8      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d020      	beq.n	8001782 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800174c:	4b59      	ldr	r3, [pc, #356]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	4a58      	ldr	r2, [pc, #352]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001752:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001756:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0308 	and.w	r3, r3, #8
 8001760:	2b00      	cmp	r3, #0
 8001762:	d005      	beq.n	8001770 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001764:	4b53      	ldr	r3, [pc, #332]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	4a52      	ldr	r2, [pc, #328]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800176a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800176e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001770:	4b50      	ldr	r3, [pc, #320]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	494d      	ldr	r1, [pc, #308]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800177e:	4313      	orrs	r3, r2
 8001780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d040      	beq.n	8001810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d107      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001796:	4b47      	ldr	r3, [pc, #284]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d115      	bne.n	80017ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e07f      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d107      	bne.n	80017be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ae:	4b41      	ldr	r3, [pc, #260]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d109      	bne.n	80017ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e073      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017be:	4b3d      	ldr	r3, [pc, #244]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06b      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ce:	4b39      	ldr	r3, [pc, #228]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f023 0203 	bic.w	r2, r3, #3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	4936      	ldr	r1, [pc, #216]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017e0:	f7ff f8f6 	bl	80009d0 <HAL_GetTick>
 80017e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017e6:	e00a      	b.n	80017fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e8:	f7ff f8f2 	bl	80009d0 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e053      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017fe:	4b2d      	ldr	r3, [pc, #180]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 020c 	and.w	r2, r3, #12
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	429a      	cmp	r2, r3
 800180e:	d1eb      	bne.n	80017e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001810:	4b27      	ldr	r3, [pc, #156]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	429a      	cmp	r2, r3
 800181c:	d210      	bcs.n	8001840 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181e:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f023 0207 	bic.w	r2, r3, #7
 8001826:	4922      	ldr	r1, [pc, #136]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	4313      	orrs	r3, r2
 800182c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800182e:	4b20      	ldr	r3, [pc, #128]	; (80018b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	429a      	cmp	r2, r3
 800183a:	d001      	beq.n	8001840 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e032      	b.n	80018a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d008      	beq.n	800185e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	4916      	ldr	r1, [pc, #88]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800185a:	4313      	orrs	r3, r2
 800185c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d009      	beq.n	800187e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	490e      	ldr	r1, [pc, #56]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 800187a:	4313      	orrs	r3, r2
 800187c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800187e:	f000 f821 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 8001882:	4602      	mov	r2, r0
 8001884:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	490a      	ldr	r1, [pc, #40]	; (80018b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001890:	5ccb      	ldrb	r3, [r1, r3]
 8001892:	fa22 f303 	lsr.w	r3, r2, r3
 8001896:	4a09      	ldr	r2, [pc, #36]	; (80018bc <HAL_RCC_ClockConfig+0x1cc>)
 8001898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_RCC_ClockConfig+0x1d0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff f854 	bl	800094c <HAL_InitTick>

  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40022000 	.word	0x40022000
 80018b4:	40021000 	.word	0x40021000
 80018b8:	08002ccc 	.word	0x08002ccc
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000004 	.word	0x20000004

080018c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b087      	sub	sp, #28
 80018c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018de:	4b1e      	ldr	r3, [pc, #120]	; (8001958 <HAL_RCC_GetSysClockFreq+0x94>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 030c 	and.w	r3, r3, #12
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	d002      	beq.n	80018f4 <HAL_RCC_GetSysClockFreq+0x30>
 80018ee:	2b08      	cmp	r3, #8
 80018f0:	d003      	beq.n	80018fa <HAL_RCC_GetSysClockFreq+0x36>
 80018f2:	e027      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018f4:	4b19      	ldr	r3, [pc, #100]	; (800195c <HAL_RCC_GetSysClockFreq+0x98>)
 80018f6:	613b      	str	r3, [r7, #16]
      break;
 80018f8:	e027      	b.n	800194a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	0c9b      	lsrs	r3, r3, #18
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	4a17      	ldr	r2, [pc, #92]	; (8001960 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001904:	5cd3      	ldrb	r3, [r2, r3]
 8001906:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d010      	beq.n	8001934 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <HAL_RCC_GetSysClockFreq+0x94>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	0c5b      	lsrs	r3, r3, #17
 8001918:	f003 0301 	and.w	r3, r3, #1
 800191c:	4a11      	ldr	r2, [pc, #68]	; (8001964 <HAL_RCC_GetSysClockFreq+0xa0>)
 800191e:	5cd3      	ldrb	r3, [r2, r3]
 8001920:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a0d      	ldr	r2, [pc, #52]	; (800195c <HAL_RCC_GetSysClockFreq+0x98>)
 8001926:	fb03 f202 	mul.w	r2, r3, r2
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	e004      	b.n	800193e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a0c      	ldr	r2, [pc, #48]	; (8001968 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001938:	fb02 f303 	mul.w	r3, r2, r3
 800193c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	613b      	str	r3, [r7, #16]
      break;
 8001942:	e002      	b.n	800194a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001944:	4b05      	ldr	r3, [pc, #20]	; (800195c <HAL_RCC_GetSysClockFreq+0x98>)
 8001946:	613b      	str	r3, [r7, #16]
      break;
 8001948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800194a:	693b      	ldr	r3, [r7, #16]
}
 800194c:	4618      	mov	r0, r3
 800194e:	371c      	adds	r7, #28
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000
 800195c:	007a1200 	.word	0x007a1200
 8001960:	08002ce4 	.word	0x08002ce4
 8001964:	08002cf4 	.word	0x08002cf4
 8001968:	003d0900 	.word	0x003d0900

0800196c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001970:	4b02      	ldr	r3, [pc, #8]	; (800197c <HAL_RCC_GetHCLKFreq+0x10>)
 8001972:	681b      	ldr	r3, [r3, #0]
}
 8001974:	4618      	mov	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr
 800197c:	20000000 	.word	0x20000000

08001980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001984:	f7ff fff2 	bl	800196c <HAL_RCC_GetHCLKFreq>
 8001988:	4602      	mov	r2, r0
 800198a:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	4903      	ldr	r1, [pc, #12]	; (80019a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001996:	5ccb      	ldrb	r3, [r1, r3]
 8001998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800199c:	4618      	mov	r0, r3
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40021000 	.word	0x40021000
 80019a4:	08002cdc 	.word	0x08002cdc

080019a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <RCC_Delay+0x34>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <RCC_Delay+0x38>)
 80019b6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ba:	0a5b      	lsrs	r3, r3, #9
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	fb02 f303 	mul.w	r3, r2, r3
 80019c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019c4:	bf00      	nop
  }
  while (Delay --);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	1e5a      	subs	r2, r3, #1
 80019ca:	60fa      	str	r2, [r7, #12]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f9      	bne.n	80019c4 <RCC_Delay+0x1c>
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr
 80019dc:	20000000 	.word	0x20000000
 80019e0:	10624dd3 	.word	0x10624dd3

080019e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	613b      	str	r3, [r7, #16]
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d07d      	beq.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001a00:	2300      	movs	r3, #0
 8001a02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a04:	4b4f      	ldr	r3, [pc, #316]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a06:	69db      	ldr	r3, [r3, #28]
 8001a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10d      	bne.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a10:	4b4c      	ldr	r3, [pc, #304]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a12:	69db      	ldr	r3, [r3, #28]
 8001a14:	4a4b      	ldr	r2, [pc, #300]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1a:	61d3      	str	r3, [r2, #28]
 8001a1c:	4b49      	ldr	r3, [pc, #292]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2c:	4b46      	ldr	r3, [pc, #280]	; (8001b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d118      	bne.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a38:	4b43      	ldr	r3, [pc, #268]	; (8001b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a42      	ldr	r2, [pc, #264]	; (8001b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a44:	f7fe ffc4 	bl	80009d0 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4a:	e008      	b.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a4c:	f7fe ffc0 	bl	80009d0 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	; 0x64
 8001a58:	d901      	bls.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e06d      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a5e:	4b3a      	ldr	r3, [pc, #232]	; (8001b48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0f0      	beq.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a6a:	4b36      	ldr	r3, [pc, #216]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d02e      	beq.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d027      	beq.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a88:	4b2e      	ldr	r3, [pc, #184]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a92:	4b2e      	ldr	r3, [pc, #184]	; (8001b4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a98:	4b2c      	ldr	r3, [pc, #176]	; (8001b4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a9e:	4a29      	ldr	r2, [pc, #164]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d014      	beq.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aae:	f7fe ff8f 	bl	80009d0 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab4:	e00a      	b.n	8001acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ab6:	f7fe ff8b 	bl	80009d0 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e036      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001acc:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0ee      	beq.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	4917      	ldr	r1, [pc, #92]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d105      	bne.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001af0:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	4a13      	ldr	r2, [pc, #76]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001af6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001afa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d008      	beq.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b08:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	490b      	ldr	r1, [pc, #44]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0310 	and.w	r3, r3, #16
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d008      	beq.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	4904      	ldr	r1, [pc, #16]	; (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b34:	4313      	orrs	r3, r2
 8001b36:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40007000 	.word	0x40007000
 8001b4c:	42420440 	.word	0x42420440

08001b50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e076      	b.n	8001c50 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d108      	bne.n	8001b7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001b72:	d009      	beq.n	8001b88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
 8001b7a:	e005      	b.n	8001b88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d106      	bne.n	8001ba8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7fe fd9c 	bl	80006e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2202      	movs	r2, #2
 8001bac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001bd0:	431a      	orrs	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	431a      	orrs	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c02:	431a      	orrs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c0c:	ea42 0103 	orr.w	r1, r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c14:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	0c1a      	lsrs	r2, r3, #16
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f002 0204 	and.w	r2, r2, #4
 8001c2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	69da      	ldr	r2, [r3, #28]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <std>:
 8001c58:	2300      	movs	r3, #0
 8001c5a:	b510      	push	{r4, lr}
 8001c5c:	4604      	mov	r4, r0
 8001c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8001c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001c66:	6083      	str	r3, [r0, #8]
 8001c68:	8181      	strh	r1, [r0, #12]
 8001c6a:	6643      	str	r3, [r0, #100]	; 0x64
 8001c6c:	81c2      	strh	r2, [r0, #14]
 8001c6e:	6183      	str	r3, [r0, #24]
 8001c70:	4619      	mov	r1, r3
 8001c72:	2208      	movs	r2, #8
 8001c74:	305c      	adds	r0, #92	; 0x5c
 8001c76:	f000 f9e5 	bl	8002044 <memset>
 8001c7a:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <std+0x38>)
 8001c7c:	6224      	str	r4, [r4, #32]
 8001c7e:	6263      	str	r3, [r4, #36]	; 0x24
 8001c80:	4b04      	ldr	r3, [pc, #16]	; (8001c94 <std+0x3c>)
 8001c82:	62a3      	str	r3, [r4, #40]	; 0x28
 8001c84:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <std+0x40>)
 8001c86:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c88:	4b04      	ldr	r3, [pc, #16]	; (8001c9c <std+0x44>)
 8001c8a:	6323      	str	r3, [r4, #48]	; 0x30
 8001c8c:	bd10      	pop	{r4, pc}
 8001c8e:	bf00      	nop
 8001c90:	08001e95 	.word	0x08001e95
 8001c94:	08001eb7 	.word	0x08001eb7
 8001c98:	08001eef 	.word	0x08001eef
 8001c9c:	08001f13 	.word	0x08001f13

08001ca0 <stdio_exit_handler>:
 8001ca0:	4a02      	ldr	r2, [pc, #8]	; (8001cac <stdio_exit_handler+0xc>)
 8001ca2:	4903      	ldr	r1, [pc, #12]	; (8001cb0 <stdio_exit_handler+0x10>)
 8001ca4:	4803      	ldr	r0, [pc, #12]	; (8001cb4 <stdio_exit_handler+0x14>)
 8001ca6:	f000 b869 	b.w	8001d7c <_fwalk_sglue>
 8001caa:	bf00      	nop
 8001cac:	2000000c 	.word	0x2000000c
 8001cb0:	080029d1 	.word	0x080029d1
 8001cb4:	20000018 	.word	0x20000018

08001cb8 <cleanup_stdio>:
 8001cb8:	6841      	ldr	r1, [r0, #4]
 8001cba:	4b0c      	ldr	r3, [pc, #48]	; (8001cec <cleanup_stdio+0x34>)
 8001cbc:	b510      	push	{r4, lr}
 8001cbe:	4299      	cmp	r1, r3
 8001cc0:	4604      	mov	r4, r0
 8001cc2:	d001      	beq.n	8001cc8 <cleanup_stdio+0x10>
 8001cc4:	f000 fe84 	bl	80029d0 <_fflush_r>
 8001cc8:	68a1      	ldr	r1, [r4, #8]
 8001cca:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <cleanup_stdio+0x38>)
 8001ccc:	4299      	cmp	r1, r3
 8001cce:	d002      	beq.n	8001cd6 <cleanup_stdio+0x1e>
 8001cd0:	4620      	mov	r0, r4
 8001cd2:	f000 fe7d 	bl	80029d0 <_fflush_r>
 8001cd6:	68e1      	ldr	r1, [r4, #12]
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <cleanup_stdio+0x3c>)
 8001cda:	4299      	cmp	r1, r3
 8001cdc:	d004      	beq.n	8001ce8 <cleanup_stdio+0x30>
 8001cde:	4620      	mov	r0, r4
 8001ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ce4:	f000 be74 	b.w	80029d0 <_fflush_r>
 8001ce8:	bd10      	pop	{r4, pc}
 8001cea:	bf00      	nop
 8001cec:	20000138 	.word	0x20000138
 8001cf0:	200001a0 	.word	0x200001a0
 8001cf4:	20000208 	.word	0x20000208

08001cf8 <global_stdio_init.part.0>:
 8001cf8:	b510      	push	{r4, lr}
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <global_stdio_init.part.0+0x30>)
 8001cfc:	4c0b      	ldr	r4, [pc, #44]	; (8001d2c <global_stdio_init.part.0+0x34>)
 8001cfe:	4a0c      	ldr	r2, [pc, #48]	; (8001d30 <global_stdio_init.part.0+0x38>)
 8001d00:	4620      	mov	r0, r4
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	2104      	movs	r1, #4
 8001d06:	2200      	movs	r2, #0
 8001d08:	f7ff ffa6 	bl	8001c58 <std>
 8001d0c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001d10:	2201      	movs	r2, #1
 8001d12:	2109      	movs	r1, #9
 8001d14:	f7ff ffa0 	bl	8001c58 <std>
 8001d18:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001d1c:	2202      	movs	r2, #2
 8001d1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d22:	2112      	movs	r1, #18
 8001d24:	f7ff bf98 	b.w	8001c58 <std>
 8001d28:	20000270 	.word	0x20000270
 8001d2c:	20000138 	.word	0x20000138
 8001d30:	08001ca1 	.word	0x08001ca1

08001d34 <__sfp_lock_acquire>:
 8001d34:	4801      	ldr	r0, [pc, #4]	; (8001d3c <__sfp_lock_acquire+0x8>)
 8001d36:	f000 b9fd 	b.w	8002134 <__retarget_lock_acquire_recursive>
 8001d3a:	bf00      	nop
 8001d3c:	20000279 	.word	0x20000279

08001d40 <__sfp_lock_release>:
 8001d40:	4801      	ldr	r0, [pc, #4]	; (8001d48 <__sfp_lock_release+0x8>)
 8001d42:	f000 b9f8 	b.w	8002136 <__retarget_lock_release_recursive>
 8001d46:	bf00      	nop
 8001d48:	20000279 	.word	0x20000279

08001d4c <__sinit>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	4604      	mov	r4, r0
 8001d50:	f7ff fff0 	bl	8001d34 <__sfp_lock_acquire>
 8001d54:	6a23      	ldr	r3, [r4, #32]
 8001d56:	b11b      	cbz	r3, 8001d60 <__sinit+0x14>
 8001d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d5c:	f7ff bff0 	b.w	8001d40 <__sfp_lock_release>
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__sinit+0x28>)
 8001d62:	6223      	str	r3, [r4, #32]
 8001d64:	4b04      	ldr	r3, [pc, #16]	; (8001d78 <__sinit+0x2c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d1f5      	bne.n	8001d58 <__sinit+0xc>
 8001d6c:	f7ff ffc4 	bl	8001cf8 <global_stdio_init.part.0>
 8001d70:	e7f2      	b.n	8001d58 <__sinit+0xc>
 8001d72:	bf00      	nop
 8001d74:	08001cb9 	.word	0x08001cb9
 8001d78:	20000270 	.word	0x20000270

08001d7c <_fwalk_sglue>:
 8001d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d80:	4607      	mov	r7, r0
 8001d82:	4688      	mov	r8, r1
 8001d84:	4614      	mov	r4, r2
 8001d86:	2600      	movs	r6, #0
 8001d88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001d8c:	f1b9 0901 	subs.w	r9, r9, #1
 8001d90:	d505      	bpl.n	8001d9e <_fwalk_sglue+0x22>
 8001d92:	6824      	ldr	r4, [r4, #0]
 8001d94:	2c00      	cmp	r4, #0
 8001d96:	d1f7      	bne.n	8001d88 <_fwalk_sglue+0xc>
 8001d98:	4630      	mov	r0, r6
 8001d9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d9e:	89ab      	ldrh	r3, [r5, #12]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d907      	bls.n	8001db4 <_fwalk_sglue+0x38>
 8001da4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001da8:	3301      	adds	r3, #1
 8001daa:	d003      	beq.n	8001db4 <_fwalk_sglue+0x38>
 8001dac:	4629      	mov	r1, r5
 8001dae:	4638      	mov	r0, r7
 8001db0:	47c0      	blx	r8
 8001db2:	4306      	orrs	r6, r0
 8001db4:	3568      	adds	r5, #104	; 0x68
 8001db6:	e7e9      	b.n	8001d8c <_fwalk_sglue+0x10>

08001db8 <iprintf>:
 8001db8:	b40f      	push	{r0, r1, r2, r3}
 8001dba:	b507      	push	{r0, r1, r2, lr}
 8001dbc:	4906      	ldr	r1, [pc, #24]	; (8001dd8 <iprintf+0x20>)
 8001dbe:	ab04      	add	r3, sp, #16
 8001dc0:	6808      	ldr	r0, [r1, #0]
 8001dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8001dc6:	6881      	ldr	r1, [r0, #8]
 8001dc8:	9301      	str	r3, [sp, #4]
 8001dca:	f000 fad1 	bl	8002370 <_vfiprintf_r>
 8001dce:	b003      	add	sp, #12
 8001dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8001dd4:	b004      	add	sp, #16
 8001dd6:	4770      	bx	lr
 8001dd8:	20000064 	.word	0x20000064

08001ddc <_puts_r>:
 8001ddc:	6a03      	ldr	r3, [r0, #32]
 8001dde:	b570      	push	{r4, r5, r6, lr}
 8001de0:	4605      	mov	r5, r0
 8001de2:	460e      	mov	r6, r1
 8001de4:	6884      	ldr	r4, [r0, #8]
 8001de6:	b90b      	cbnz	r3, 8001dec <_puts_r+0x10>
 8001de8:	f7ff ffb0 	bl	8001d4c <__sinit>
 8001dec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001dee:	07db      	lsls	r3, r3, #31
 8001df0:	d405      	bmi.n	8001dfe <_puts_r+0x22>
 8001df2:	89a3      	ldrh	r3, [r4, #12]
 8001df4:	0598      	lsls	r0, r3, #22
 8001df6:	d402      	bmi.n	8001dfe <_puts_r+0x22>
 8001df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001dfa:	f000 f99b 	bl	8002134 <__retarget_lock_acquire_recursive>
 8001dfe:	89a3      	ldrh	r3, [r4, #12]
 8001e00:	0719      	lsls	r1, r3, #28
 8001e02:	d513      	bpl.n	8001e2c <_puts_r+0x50>
 8001e04:	6923      	ldr	r3, [r4, #16]
 8001e06:	b18b      	cbz	r3, 8001e2c <_puts_r+0x50>
 8001e08:	3e01      	subs	r6, #1
 8001e0a:	68a3      	ldr	r3, [r4, #8]
 8001e0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001e10:	3b01      	subs	r3, #1
 8001e12:	60a3      	str	r3, [r4, #8]
 8001e14:	b9e9      	cbnz	r1, 8001e52 <_puts_r+0x76>
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	da2e      	bge.n	8001e78 <_puts_r+0x9c>
 8001e1a:	4622      	mov	r2, r4
 8001e1c:	210a      	movs	r1, #10
 8001e1e:	4628      	mov	r0, r5
 8001e20:	f000 f87b 	bl	8001f1a <__swbuf_r>
 8001e24:	3001      	adds	r0, #1
 8001e26:	d007      	beq.n	8001e38 <_puts_r+0x5c>
 8001e28:	250a      	movs	r5, #10
 8001e2a:	e007      	b.n	8001e3c <_puts_r+0x60>
 8001e2c:	4621      	mov	r1, r4
 8001e2e:	4628      	mov	r0, r5
 8001e30:	f000 f8b0 	bl	8001f94 <__swsetup_r>
 8001e34:	2800      	cmp	r0, #0
 8001e36:	d0e7      	beq.n	8001e08 <_puts_r+0x2c>
 8001e38:	f04f 35ff 	mov.w	r5, #4294967295
 8001e3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e3e:	07da      	lsls	r2, r3, #31
 8001e40:	d405      	bmi.n	8001e4e <_puts_r+0x72>
 8001e42:	89a3      	ldrh	r3, [r4, #12]
 8001e44:	059b      	lsls	r3, r3, #22
 8001e46:	d402      	bmi.n	8001e4e <_puts_r+0x72>
 8001e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e4a:	f000 f974 	bl	8002136 <__retarget_lock_release_recursive>
 8001e4e:	4628      	mov	r0, r5
 8001e50:	bd70      	pop	{r4, r5, r6, pc}
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	da04      	bge.n	8001e60 <_puts_r+0x84>
 8001e56:	69a2      	ldr	r2, [r4, #24]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	dc06      	bgt.n	8001e6a <_puts_r+0x8e>
 8001e5c:	290a      	cmp	r1, #10
 8001e5e:	d004      	beq.n	8001e6a <_puts_r+0x8e>
 8001e60:	6823      	ldr	r3, [r4, #0]
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	6022      	str	r2, [r4, #0]
 8001e66:	7019      	strb	r1, [r3, #0]
 8001e68:	e7cf      	b.n	8001e0a <_puts_r+0x2e>
 8001e6a:	4622      	mov	r2, r4
 8001e6c:	4628      	mov	r0, r5
 8001e6e:	f000 f854 	bl	8001f1a <__swbuf_r>
 8001e72:	3001      	adds	r0, #1
 8001e74:	d1c9      	bne.n	8001e0a <_puts_r+0x2e>
 8001e76:	e7df      	b.n	8001e38 <_puts_r+0x5c>
 8001e78:	250a      	movs	r5, #10
 8001e7a:	6823      	ldr	r3, [r4, #0]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	6022      	str	r2, [r4, #0]
 8001e80:	701d      	strb	r5, [r3, #0]
 8001e82:	e7db      	b.n	8001e3c <_puts_r+0x60>

08001e84 <puts>:
 8001e84:	4b02      	ldr	r3, [pc, #8]	; (8001e90 <puts+0xc>)
 8001e86:	4601      	mov	r1, r0
 8001e88:	6818      	ldr	r0, [r3, #0]
 8001e8a:	f7ff bfa7 	b.w	8001ddc <_puts_r>
 8001e8e:	bf00      	nop
 8001e90:	20000064 	.word	0x20000064

08001e94 <__sread>:
 8001e94:	b510      	push	{r4, lr}
 8001e96:	460c      	mov	r4, r1
 8001e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e9c:	f000 f8fc 	bl	8002098 <_read_r>
 8001ea0:	2800      	cmp	r0, #0
 8001ea2:	bfab      	itete	ge
 8001ea4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001ea6:	89a3      	ldrhlt	r3, [r4, #12]
 8001ea8:	181b      	addge	r3, r3, r0
 8001eaa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001eae:	bfac      	ite	ge
 8001eb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8001eb2:	81a3      	strhlt	r3, [r4, #12]
 8001eb4:	bd10      	pop	{r4, pc}

08001eb6 <__swrite>:
 8001eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001eba:	461f      	mov	r7, r3
 8001ebc:	898b      	ldrh	r3, [r1, #12]
 8001ebe:	4605      	mov	r5, r0
 8001ec0:	05db      	lsls	r3, r3, #23
 8001ec2:	460c      	mov	r4, r1
 8001ec4:	4616      	mov	r6, r2
 8001ec6:	d505      	bpl.n	8001ed4 <__swrite+0x1e>
 8001ec8:	2302      	movs	r3, #2
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ed0:	f000 f8d0 	bl	8002074 <_lseek_r>
 8001ed4:	89a3      	ldrh	r3, [r4, #12]
 8001ed6:	4632      	mov	r2, r6
 8001ed8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001edc:	81a3      	strh	r3, [r4, #12]
 8001ede:	4628      	mov	r0, r5
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001eea:	f000 b8e7 	b.w	80020bc <_write_r>

08001eee <__sseek>:
 8001eee:	b510      	push	{r4, lr}
 8001ef0:	460c      	mov	r4, r1
 8001ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ef6:	f000 f8bd 	bl	8002074 <_lseek_r>
 8001efa:	1c43      	adds	r3, r0, #1
 8001efc:	89a3      	ldrh	r3, [r4, #12]
 8001efe:	bf15      	itete	ne
 8001f00:	6560      	strne	r0, [r4, #84]	; 0x54
 8001f02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001f06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001f0a:	81a3      	strheq	r3, [r4, #12]
 8001f0c:	bf18      	it	ne
 8001f0e:	81a3      	strhne	r3, [r4, #12]
 8001f10:	bd10      	pop	{r4, pc}

08001f12 <__sclose>:
 8001f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f16:	f000 b89d 	b.w	8002054 <_close_r>

08001f1a <__swbuf_r>:
 8001f1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f1c:	460e      	mov	r6, r1
 8001f1e:	4614      	mov	r4, r2
 8001f20:	4605      	mov	r5, r0
 8001f22:	b118      	cbz	r0, 8001f2c <__swbuf_r+0x12>
 8001f24:	6a03      	ldr	r3, [r0, #32]
 8001f26:	b90b      	cbnz	r3, 8001f2c <__swbuf_r+0x12>
 8001f28:	f7ff ff10 	bl	8001d4c <__sinit>
 8001f2c:	69a3      	ldr	r3, [r4, #24]
 8001f2e:	60a3      	str	r3, [r4, #8]
 8001f30:	89a3      	ldrh	r3, [r4, #12]
 8001f32:	071a      	lsls	r2, r3, #28
 8001f34:	d525      	bpl.n	8001f82 <__swbuf_r+0x68>
 8001f36:	6923      	ldr	r3, [r4, #16]
 8001f38:	b31b      	cbz	r3, 8001f82 <__swbuf_r+0x68>
 8001f3a:	6823      	ldr	r3, [r4, #0]
 8001f3c:	6922      	ldr	r2, [r4, #16]
 8001f3e:	b2f6      	uxtb	r6, r6
 8001f40:	1a98      	subs	r0, r3, r2
 8001f42:	6963      	ldr	r3, [r4, #20]
 8001f44:	4637      	mov	r7, r6
 8001f46:	4283      	cmp	r3, r0
 8001f48:	dc04      	bgt.n	8001f54 <__swbuf_r+0x3a>
 8001f4a:	4621      	mov	r1, r4
 8001f4c:	4628      	mov	r0, r5
 8001f4e:	f000 fd3f 	bl	80029d0 <_fflush_r>
 8001f52:	b9e0      	cbnz	r0, 8001f8e <__swbuf_r+0x74>
 8001f54:	68a3      	ldr	r3, [r4, #8]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	60a3      	str	r3, [r4, #8]
 8001f5a:	6823      	ldr	r3, [r4, #0]
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	6022      	str	r2, [r4, #0]
 8001f60:	701e      	strb	r6, [r3, #0]
 8001f62:	6962      	ldr	r2, [r4, #20]
 8001f64:	1c43      	adds	r3, r0, #1
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d004      	beq.n	8001f74 <__swbuf_r+0x5a>
 8001f6a:	89a3      	ldrh	r3, [r4, #12]
 8001f6c:	07db      	lsls	r3, r3, #31
 8001f6e:	d506      	bpl.n	8001f7e <__swbuf_r+0x64>
 8001f70:	2e0a      	cmp	r6, #10
 8001f72:	d104      	bne.n	8001f7e <__swbuf_r+0x64>
 8001f74:	4621      	mov	r1, r4
 8001f76:	4628      	mov	r0, r5
 8001f78:	f000 fd2a 	bl	80029d0 <_fflush_r>
 8001f7c:	b938      	cbnz	r0, 8001f8e <__swbuf_r+0x74>
 8001f7e:	4638      	mov	r0, r7
 8001f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f82:	4621      	mov	r1, r4
 8001f84:	4628      	mov	r0, r5
 8001f86:	f000 f805 	bl	8001f94 <__swsetup_r>
 8001f8a:	2800      	cmp	r0, #0
 8001f8c:	d0d5      	beq.n	8001f3a <__swbuf_r+0x20>
 8001f8e:	f04f 37ff 	mov.w	r7, #4294967295
 8001f92:	e7f4      	b.n	8001f7e <__swbuf_r+0x64>

08001f94 <__swsetup_r>:
 8001f94:	b538      	push	{r3, r4, r5, lr}
 8001f96:	4b2a      	ldr	r3, [pc, #168]	; (8002040 <__swsetup_r+0xac>)
 8001f98:	4605      	mov	r5, r0
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	460c      	mov	r4, r1
 8001f9e:	b118      	cbz	r0, 8001fa8 <__swsetup_r+0x14>
 8001fa0:	6a03      	ldr	r3, [r0, #32]
 8001fa2:	b90b      	cbnz	r3, 8001fa8 <__swsetup_r+0x14>
 8001fa4:	f7ff fed2 	bl	8001d4c <__sinit>
 8001fa8:	89a3      	ldrh	r3, [r4, #12]
 8001faa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001fae:	0718      	lsls	r0, r3, #28
 8001fb0:	d422      	bmi.n	8001ff8 <__swsetup_r+0x64>
 8001fb2:	06d9      	lsls	r1, r3, #27
 8001fb4:	d407      	bmi.n	8001fc6 <__swsetup_r+0x32>
 8001fb6:	2309      	movs	r3, #9
 8001fb8:	602b      	str	r3, [r5, #0]
 8001fba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc2:	81a3      	strh	r3, [r4, #12]
 8001fc4:	e034      	b.n	8002030 <__swsetup_r+0x9c>
 8001fc6:	0758      	lsls	r0, r3, #29
 8001fc8:	d512      	bpl.n	8001ff0 <__swsetup_r+0x5c>
 8001fca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001fcc:	b141      	cbz	r1, 8001fe0 <__swsetup_r+0x4c>
 8001fce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001fd2:	4299      	cmp	r1, r3
 8001fd4:	d002      	beq.n	8001fdc <__swsetup_r+0x48>
 8001fd6:	4628      	mov	r0, r5
 8001fd8:	f000 f8ae 	bl	8002138 <_free_r>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	6363      	str	r3, [r4, #52]	; 0x34
 8001fe0:	89a3      	ldrh	r3, [r4, #12]
 8001fe2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001fe6:	81a3      	strh	r3, [r4, #12]
 8001fe8:	2300      	movs	r3, #0
 8001fea:	6063      	str	r3, [r4, #4]
 8001fec:	6923      	ldr	r3, [r4, #16]
 8001fee:	6023      	str	r3, [r4, #0]
 8001ff0:	89a3      	ldrh	r3, [r4, #12]
 8001ff2:	f043 0308 	orr.w	r3, r3, #8
 8001ff6:	81a3      	strh	r3, [r4, #12]
 8001ff8:	6923      	ldr	r3, [r4, #16]
 8001ffa:	b94b      	cbnz	r3, 8002010 <__swsetup_r+0x7c>
 8001ffc:	89a3      	ldrh	r3, [r4, #12]
 8001ffe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002002:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002006:	d003      	beq.n	8002010 <__swsetup_r+0x7c>
 8002008:	4621      	mov	r1, r4
 800200a:	4628      	mov	r0, r5
 800200c:	f000 fd2d 	bl	8002a6a <__smakebuf_r>
 8002010:	89a0      	ldrh	r0, [r4, #12]
 8002012:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002016:	f010 0301 	ands.w	r3, r0, #1
 800201a:	d00a      	beq.n	8002032 <__swsetup_r+0x9e>
 800201c:	2300      	movs	r3, #0
 800201e:	60a3      	str	r3, [r4, #8]
 8002020:	6963      	ldr	r3, [r4, #20]
 8002022:	425b      	negs	r3, r3
 8002024:	61a3      	str	r3, [r4, #24]
 8002026:	6923      	ldr	r3, [r4, #16]
 8002028:	b943      	cbnz	r3, 800203c <__swsetup_r+0xa8>
 800202a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800202e:	d1c4      	bne.n	8001fba <__swsetup_r+0x26>
 8002030:	bd38      	pop	{r3, r4, r5, pc}
 8002032:	0781      	lsls	r1, r0, #30
 8002034:	bf58      	it	pl
 8002036:	6963      	ldrpl	r3, [r4, #20]
 8002038:	60a3      	str	r3, [r4, #8]
 800203a:	e7f4      	b.n	8002026 <__swsetup_r+0x92>
 800203c:	2000      	movs	r0, #0
 800203e:	e7f7      	b.n	8002030 <__swsetup_r+0x9c>
 8002040:	20000064 	.word	0x20000064

08002044 <memset>:
 8002044:	4603      	mov	r3, r0
 8002046:	4402      	add	r2, r0
 8002048:	4293      	cmp	r3, r2
 800204a:	d100      	bne.n	800204e <memset+0xa>
 800204c:	4770      	bx	lr
 800204e:	f803 1b01 	strb.w	r1, [r3], #1
 8002052:	e7f9      	b.n	8002048 <memset+0x4>

08002054 <_close_r>:
 8002054:	b538      	push	{r3, r4, r5, lr}
 8002056:	2300      	movs	r3, #0
 8002058:	4d05      	ldr	r5, [pc, #20]	; (8002070 <_close_r+0x1c>)
 800205a:	4604      	mov	r4, r0
 800205c:	4608      	mov	r0, r1
 800205e:	602b      	str	r3, [r5, #0]
 8002060:	f7fe fbcc 	bl	80007fc <_close>
 8002064:	1c43      	adds	r3, r0, #1
 8002066:	d102      	bne.n	800206e <_close_r+0x1a>
 8002068:	682b      	ldr	r3, [r5, #0]
 800206a:	b103      	cbz	r3, 800206e <_close_r+0x1a>
 800206c:	6023      	str	r3, [r4, #0]
 800206e:	bd38      	pop	{r3, r4, r5, pc}
 8002070:	20000274 	.word	0x20000274

08002074 <_lseek_r>:
 8002074:	b538      	push	{r3, r4, r5, lr}
 8002076:	4604      	mov	r4, r0
 8002078:	4608      	mov	r0, r1
 800207a:	4611      	mov	r1, r2
 800207c:	2200      	movs	r2, #0
 800207e:	4d05      	ldr	r5, [pc, #20]	; (8002094 <_lseek_r+0x20>)
 8002080:	602a      	str	r2, [r5, #0]
 8002082:	461a      	mov	r2, r3
 8002084:	f7fe fbde 	bl	8000844 <_lseek>
 8002088:	1c43      	adds	r3, r0, #1
 800208a:	d102      	bne.n	8002092 <_lseek_r+0x1e>
 800208c:	682b      	ldr	r3, [r5, #0]
 800208e:	b103      	cbz	r3, 8002092 <_lseek_r+0x1e>
 8002090:	6023      	str	r3, [r4, #0]
 8002092:	bd38      	pop	{r3, r4, r5, pc}
 8002094:	20000274 	.word	0x20000274

08002098 <_read_r>:
 8002098:	b538      	push	{r3, r4, r5, lr}
 800209a:	4604      	mov	r4, r0
 800209c:	4608      	mov	r0, r1
 800209e:	4611      	mov	r1, r2
 80020a0:	2200      	movs	r2, #0
 80020a2:	4d05      	ldr	r5, [pc, #20]	; (80020b8 <_read_r+0x20>)
 80020a4:	602a      	str	r2, [r5, #0]
 80020a6:	461a      	mov	r2, r3
 80020a8:	f7fe fb8b 	bl	80007c2 <_read>
 80020ac:	1c43      	adds	r3, r0, #1
 80020ae:	d102      	bne.n	80020b6 <_read_r+0x1e>
 80020b0:	682b      	ldr	r3, [r5, #0]
 80020b2:	b103      	cbz	r3, 80020b6 <_read_r+0x1e>
 80020b4:	6023      	str	r3, [r4, #0]
 80020b6:	bd38      	pop	{r3, r4, r5, pc}
 80020b8:	20000274 	.word	0x20000274

080020bc <_write_r>:
 80020bc:	b538      	push	{r3, r4, r5, lr}
 80020be:	4604      	mov	r4, r0
 80020c0:	4608      	mov	r0, r1
 80020c2:	4611      	mov	r1, r2
 80020c4:	2200      	movs	r2, #0
 80020c6:	4d05      	ldr	r5, [pc, #20]	; (80020dc <_write_r+0x20>)
 80020c8:	602a      	str	r2, [r5, #0]
 80020ca:	461a      	mov	r2, r3
 80020cc:	f7fe f864 	bl	8000198 <_write>
 80020d0:	1c43      	adds	r3, r0, #1
 80020d2:	d102      	bne.n	80020da <_write_r+0x1e>
 80020d4:	682b      	ldr	r3, [r5, #0]
 80020d6:	b103      	cbz	r3, 80020da <_write_r+0x1e>
 80020d8:	6023      	str	r3, [r4, #0]
 80020da:	bd38      	pop	{r3, r4, r5, pc}
 80020dc:	20000274 	.word	0x20000274

080020e0 <__errno>:
 80020e0:	4b01      	ldr	r3, [pc, #4]	; (80020e8 <__errno+0x8>)
 80020e2:	6818      	ldr	r0, [r3, #0]
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000064 	.word	0x20000064

080020ec <__libc_init_array>:
 80020ec:	b570      	push	{r4, r5, r6, lr}
 80020ee:	2600      	movs	r6, #0
 80020f0:	4d0c      	ldr	r5, [pc, #48]	; (8002124 <__libc_init_array+0x38>)
 80020f2:	4c0d      	ldr	r4, [pc, #52]	; (8002128 <__libc_init_array+0x3c>)
 80020f4:	1b64      	subs	r4, r4, r5
 80020f6:	10a4      	asrs	r4, r4, #2
 80020f8:	42a6      	cmp	r6, r4
 80020fa:	d109      	bne.n	8002110 <__libc_init_array+0x24>
 80020fc:	f000 fd32 	bl	8002b64 <_init>
 8002100:	2600      	movs	r6, #0
 8002102:	4d0a      	ldr	r5, [pc, #40]	; (800212c <__libc_init_array+0x40>)
 8002104:	4c0a      	ldr	r4, [pc, #40]	; (8002130 <__libc_init_array+0x44>)
 8002106:	1b64      	subs	r4, r4, r5
 8002108:	10a4      	asrs	r4, r4, #2
 800210a:	42a6      	cmp	r6, r4
 800210c:	d105      	bne.n	800211a <__libc_init_array+0x2e>
 800210e:	bd70      	pop	{r4, r5, r6, pc}
 8002110:	f855 3b04 	ldr.w	r3, [r5], #4
 8002114:	4798      	blx	r3
 8002116:	3601      	adds	r6, #1
 8002118:	e7ee      	b.n	80020f8 <__libc_init_array+0xc>
 800211a:	f855 3b04 	ldr.w	r3, [r5], #4
 800211e:	4798      	blx	r3
 8002120:	3601      	adds	r6, #1
 8002122:	e7f2      	b.n	800210a <__libc_init_array+0x1e>
 8002124:	08002d2c 	.word	0x08002d2c
 8002128:	08002d2c 	.word	0x08002d2c
 800212c:	08002d2c 	.word	0x08002d2c
 8002130:	08002d30 	.word	0x08002d30

08002134 <__retarget_lock_acquire_recursive>:
 8002134:	4770      	bx	lr

08002136 <__retarget_lock_release_recursive>:
 8002136:	4770      	bx	lr

08002138 <_free_r>:
 8002138:	b538      	push	{r3, r4, r5, lr}
 800213a:	4605      	mov	r5, r0
 800213c:	2900      	cmp	r1, #0
 800213e:	d040      	beq.n	80021c2 <_free_r+0x8a>
 8002140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002144:	1f0c      	subs	r4, r1, #4
 8002146:	2b00      	cmp	r3, #0
 8002148:	bfb8      	it	lt
 800214a:	18e4      	addlt	r4, r4, r3
 800214c:	f000 f8dc 	bl	8002308 <__malloc_lock>
 8002150:	4a1c      	ldr	r2, [pc, #112]	; (80021c4 <_free_r+0x8c>)
 8002152:	6813      	ldr	r3, [r2, #0]
 8002154:	b933      	cbnz	r3, 8002164 <_free_r+0x2c>
 8002156:	6063      	str	r3, [r4, #4]
 8002158:	6014      	str	r4, [r2, #0]
 800215a:	4628      	mov	r0, r5
 800215c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002160:	f000 b8d8 	b.w	8002314 <__malloc_unlock>
 8002164:	42a3      	cmp	r3, r4
 8002166:	d908      	bls.n	800217a <_free_r+0x42>
 8002168:	6820      	ldr	r0, [r4, #0]
 800216a:	1821      	adds	r1, r4, r0
 800216c:	428b      	cmp	r3, r1
 800216e:	bf01      	itttt	eq
 8002170:	6819      	ldreq	r1, [r3, #0]
 8002172:	685b      	ldreq	r3, [r3, #4]
 8002174:	1809      	addeq	r1, r1, r0
 8002176:	6021      	streq	r1, [r4, #0]
 8002178:	e7ed      	b.n	8002156 <_free_r+0x1e>
 800217a:	461a      	mov	r2, r3
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	b10b      	cbz	r3, 8002184 <_free_r+0x4c>
 8002180:	42a3      	cmp	r3, r4
 8002182:	d9fa      	bls.n	800217a <_free_r+0x42>
 8002184:	6811      	ldr	r1, [r2, #0]
 8002186:	1850      	adds	r0, r2, r1
 8002188:	42a0      	cmp	r0, r4
 800218a:	d10b      	bne.n	80021a4 <_free_r+0x6c>
 800218c:	6820      	ldr	r0, [r4, #0]
 800218e:	4401      	add	r1, r0
 8002190:	1850      	adds	r0, r2, r1
 8002192:	4283      	cmp	r3, r0
 8002194:	6011      	str	r1, [r2, #0]
 8002196:	d1e0      	bne.n	800215a <_free_r+0x22>
 8002198:	6818      	ldr	r0, [r3, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4408      	add	r0, r1
 800219e:	6010      	str	r0, [r2, #0]
 80021a0:	6053      	str	r3, [r2, #4]
 80021a2:	e7da      	b.n	800215a <_free_r+0x22>
 80021a4:	d902      	bls.n	80021ac <_free_r+0x74>
 80021a6:	230c      	movs	r3, #12
 80021a8:	602b      	str	r3, [r5, #0]
 80021aa:	e7d6      	b.n	800215a <_free_r+0x22>
 80021ac:	6820      	ldr	r0, [r4, #0]
 80021ae:	1821      	adds	r1, r4, r0
 80021b0:	428b      	cmp	r3, r1
 80021b2:	bf01      	itttt	eq
 80021b4:	6819      	ldreq	r1, [r3, #0]
 80021b6:	685b      	ldreq	r3, [r3, #4]
 80021b8:	1809      	addeq	r1, r1, r0
 80021ba:	6021      	streq	r1, [r4, #0]
 80021bc:	6063      	str	r3, [r4, #4]
 80021be:	6054      	str	r4, [r2, #4]
 80021c0:	e7cb      	b.n	800215a <_free_r+0x22>
 80021c2:	bd38      	pop	{r3, r4, r5, pc}
 80021c4:	2000027c 	.word	0x2000027c

080021c8 <sbrk_aligned>:
 80021c8:	b570      	push	{r4, r5, r6, lr}
 80021ca:	4e0e      	ldr	r6, [pc, #56]	; (8002204 <sbrk_aligned+0x3c>)
 80021cc:	460c      	mov	r4, r1
 80021ce:	6831      	ldr	r1, [r6, #0]
 80021d0:	4605      	mov	r5, r0
 80021d2:	b911      	cbnz	r1, 80021da <sbrk_aligned+0x12>
 80021d4:	f000 fca8 	bl	8002b28 <_sbrk_r>
 80021d8:	6030      	str	r0, [r6, #0]
 80021da:	4621      	mov	r1, r4
 80021dc:	4628      	mov	r0, r5
 80021de:	f000 fca3 	bl	8002b28 <_sbrk_r>
 80021e2:	1c43      	adds	r3, r0, #1
 80021e4:	d00a      	beq.n	80021fc <sbrk_aligned+0x34>
 80021e6:	1cc4      	adds	r4, r0, #3
 80021e8:	f024 0403 	bic.w	r4, r4, #3
 80021ec:	42a0      	cmp	r0, r4
 80021ee:	d007      	beq.n	8002200 <sbrk_aligned+0x38>
 80021f0:	1a21      	subs	r1, r4, r0
 80021f2:	4628      	mov	r0, r5
 80021f4:	f000 fc98 	bl	8002b28 <_sbrk_r>
 80021f8:	3001      	adds	r0, #1
 80021fa:	d101      	bne.n	8002200 <sbrk_aligned+0x38>
 80021fc:	f04f 34ff 	mov.w	r4, #4294967295
 8002200:	4620      	mov	r0, r4
 8002202:	bd70      	pop	{r4, r5, r6, pc}
 8002204:	20000280 	.word	0x20000280

08002208 <_malloc_r>:
 8002208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800220c:	1ccd      	adds	r5, r1, #3
 800220e:	f025 0503 	bic.w	r5, r5, #3
 8002212:	3508      	adds	r5, #8
 8002214:	2d0c      	cmp	r5, #12
 8002216:	bf38      	it	cc
 8002218:	250c      	movcc	r5, #12
 800221a:	2d00      	cmp	r5, #0
 800221c:	4607      	mov	r7, r0
 800221e:	db01      	blt.n	8002224 <_malloc_r+0x1c>
 8002220:	42a9      	cmp	r1, r5
 8002222:	d905      	bls.n	8002230 <_malloc_r+0x28>
 8002224:	230c      	movs	r3, #12
 8002226:	2600      	movs	r6, #0
 8002228:	603b      	str	r3, [r7, #0]
 800222a:	4630      	mov	r0, r6
 800222c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002230:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002304 <_malloc_r+0xfc>
 8002234:	f000 f868 	bl	8002308 <__malloc_lock>
 8002238:	f8d8 3000 	ldr.w	r3, [r8]
 800223c:	461c      	mov	r4, r3
 800223e:	bb5c      	cbnz	r4, 8002298 <_malloc_r+0x90>
 8002240:	4629      	mov	r1, r5
 8002242:	4638      	mov	r0, r7
 8002244:	f7ff ffc0 	bl	80021c8 <sbrk_aligned>
 8002248:	1c43      	adds	r3, r0, #1
 800224a:	4604      	mov	r4, r0
 800224c:	d155      	bne.n	80022fa <_malloc_r+0xf2>
 800224e:	f8d8 4000 	ldr.w	r4, [r8]
 8002252:	4626      	mov	r6, r4
 8002254:	2e00      	cmp	r6, #0
 8002256:	d145      	bne.n	80022e4 <_malloc_r+0xdc>
 8002258:	2c00      	cmp	r4, #0
 800225a:	d048      	beq.n	80022ee <_malloc_r+0xe6>
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	4631      	mov	r1, r6
 8002260:	4638      	mov	r0, r7
 8002262:	eb04 0903 	add.w	r9, r4, r3
 8002266:	f000 fc5f 	bl	8002b28 <_sbrk_r>
 800226a:	4581      	cmp	r9, r0
 800226c:	d13f      	bne.n	80022ee <_malloc_r+0xe6>
 800226e:	6821      	ldr	r1, [r4, #0]
 8002270:	4638      	mov	r0, r7
 8002272:	1a6d      	subs	r5, r5, r1
 8002274:	4629      	mov	r1, r5
 8002276:	f7ff ffa7 	bl	80021c8 <sbrk_aligned>
 800227a:	3001      	adds	r0, #1
 800227c:	d037      	beq.n	80022ee <_malloc_r+0xe6>
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	442b      	add	r3, r5
 8002282:	6023      	str	r3, [r4, #0]
 8002284:	f8d8 3000 	ldr.w	r3, [r8]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d038      	beq.n	80022fe <_malloc_r+0xf6>
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	42a2      	cmp	r2, r4
 8002290:	d12b      	bne.n	80022ea <_malloc_r+0xe2>
 8002292:	2200      	movs	r2, #0
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	e00f      	b.n	80022b8 <_malloc_r+0xb0>
 8002298:	6822      	ldr	r2, [r4, #0]
 800229a:	1b52      	subs	r2, r2, r5
 800229c:	d41f      	bmi.n	80022de <_malloc_r+0xd6>
 800229e:	2a0b      	cmp	r2, #11
 80022a0:	d917      	bls.n	80022d2 <_malloc_r+0xca>
 80022a2:	1961      	adds	r1, r4, r5
 80022a4:	42a3      	cmp	r3, r4
 80022a6:	6025      	str	r5, [r4, #0]
 80022a8:	bf18      	it	ne
 80022aa:	6059      	strne	r1, [r3, #4]
 80022ac:	6863      	ldr	r3, [r4, #4]
 80022ae:	bf08      	it	eq
 80022b0:	f8c8 1000 	streq.w	r1, [r8]
 80022b4:	5162      	str	r2, [r4, r5]
 80022b6:	604b      	str	r3, [r1, #4]
 80022b8:	4638      	mov	r0, r7
 80022ba:	f104 060b 	add.w	r6, r4, #11
 80022be:	f000 f829 	bl	8002314 <__malloc_unlock>
 80022c2:	f026 0607 	bic.w	r6, r6, #7
 80022c6:	1d23      	adds	r3, r4, #4
 80022c8:	1af2      	subs	r2, r6, r3
 80022ca:	d0ae      	beq.n	800222a <_malloc_r+0x22>
 80022cc:	1b9b      	subs	r3, r3, r6
 80022ce:	50a3      	str	r3, [r4, r2]
 80022d0:	e7ab      	b.n	800222a <_malloc_r+0x22>
 80022d2:	42a3      	cmp	r3, r4
 80022d4:	6862      	ldr	r2, [r4, #4]
 80022d6:	d1dd      	bne.n	8002294 <_malloc_r+0x8c>
 80022d8:	f8c8 2000 	str.w	r2, [r8]
 80022dc:	e7ec      	b.n	80022b8 <_malloc_r+0xb0>
 80022de:	4623      	mov	r3, r4
 80022e0:	6864      	ldr	r4, [r4, #4]
 80022e2:	e7ac      	b.n	800223e <_malloc_r+0x36>
 80022e4:	4634      	mov	r4, r6
 80022e6:	6876      	ldr	r6, [r6, #4]
 80022e8:	e7b4      	b.n	8002254 <_malloc_r+0x4c>
 80022ea:	4613      	mov	r3, r2
 80022ec:	e7cc      	b.n	8002288 <_malloc_r+0x80>
 80022ee:	230c      	movs	r3, #12
 80022f0:	4638      	mov	r0, r7
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	f000 f80e 	bl	8002314 <__malloc_unlock>
 80022f8:	e797      	b.n	800222a <_malloc_r+0x22>
 80022fa:	6025      	str	r5, [r4, #0]
 80022fc:	e7dc      	b.n	80022b8 <_malloc_r+0xb0>
 80022fe:	605b      	str	r3, [r3, #4]
 8002300:	deff      	udf	#255	; 0xff
 8002302:	bf00      	nop
 8002304:	2000027c 	.word	0x2000027c

08002308 <__malloc_lock>:
 8002308:	4801      	ldr	r0, [pc, #4]	; (8002310 <__malloc_lock+0x8>)
 800230a:	f7ff bf13 	b.w	8002134 <__retarget_lock_acquire_recursive>
 800230e:	bf00      	nop
 8002310:	20000278 	.word	0x20000278

08002314 <__malloc_unlock>:
 8002314:	4801      	ldr	r0, [pc, #4]	; (800231c <__malloc_unlock+0x8>)
 8002316:	f7ff bf0e 	b.w	8002136 <__retarget_lock_release_recursive>
 800231a:	bf00      	nop
 800231c:	20000278 	.word	0x20000278

08002320 <__sfputc_r>:
 8002320:	6893      	ldr	r3, [r2, #8]
 8002322:	b410      	push	{r4}
 8002324:	3b01      	subs	r3, #1
 8002326:	2b00      	cmp	r3, #0
 8002328:	6093      	str	r3, [r2, #8]
 800232a:	da07      	bge.n	800233c <__sfputc_r+0x1c>
 800232c:	6994      	ldr	r4, [r2, #24]
 800232e:	42a3      	cmp	r3, r4
 8002330:	db01      	blt.n	8002336 <__sfputc_r+0x16>
 8002332:	290a      	cmp	r1, #10
 8002334:	d102      	bne.n	800233c <__sfputc_r+0x1c>
 8002336:	bc10      	pop	{r4}
 8002338:	f7ff bdef 	b.w	8001f1a <__swbuf_r>
 800233c:	6813      	ldr	r3, [r2, #0]
 800233e:	1c58      	adds	r0, r3, #1
 8002340:	6010      	str	r0, [r2, #0]
 8002342:	7019      	strb	r1, [r3, #0]
 8002344:	4608      	mov	r0, r1
 8002346:	bc10      	pop	{r4}
 8002348:	4770      	bx	lr

0800234a <__sfputs_r>:
 800234a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234c:	4606      	mov	r6, r0
 800234e:	460f      	mov	r7, r1
 8002350:	4614      	mov	r4, r2
 8002352:	18d5      	adds	r5, r2, r3
 8002354:	42ac      	cmp	r4, r5
 8002356:	d101      	bne.n	800235c <__sfputs_r+0x12>
 8002358:	2000      	movs	r0, #0
 800235a:	e007      	b.n	800236c <__sfputs_r+0x22>
 800235c:	463a      	mov	r2, r7
 800235e:	4630      	mov	r0, r6
 8002360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002364:	f7ff ffdc 	bl	8002320 <__sfputc_r>
 8002368:	1c43      	adds	r3, r0, #1
 800236a:	d1f3      	bne.n	8002354 <__sfputs_r+0xa>
 800236c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002370 <_vfiprintf_r>:
 8002370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002374:	460d      	mov	r5, r1
 8002376:	4614      	mov	r4, r2
 8002378:	4698      	mov	r8, r3
 800237a:	4606      	mov	r6, r0
 800237c:	b09d      	sub	sp, #116	; 0x74
 800237e:	b118      	cbz	r0, 8002388 <_vfiprintf_r+0x18>
 8002380:	6a03      	ldr	r3, [r0, #32]
 8002382:	b90b      	cbnz	r3, 8002388 <_vfiprintf_r+0x18>
 8002384:	f7ff fce2 	bl	8001d4c <__sinit>
 8002388:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800238a:	07d9      	lsls	r1, r3, #31
 800238c:	d405      	bmi.n	800239a <_vfiprintf_r+0x2a>
 800238e:	89ab      	ldrh	r3, [r5, #12]
 8002390:	059a      	lsls	r2, r3, #22
 8002392:	d402      	bmi.n	800239a <_vfiprintf_r+0x2a>
 8002394:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002396:	f7ff fecd 	bl	8002134 <__retarget_lock_acquire_recursive>
 800239a:	89ab      	ldrh	r3, [r5, #12]
 800239c:	071b      	lsls	r3, r3, #28
 800239e:	d501      	bpl.n	80023a4 <_vfiprintf_r+0x34>
 80023a0:	692b      	ldr	r3, [r5, #16]
 80023a2:	b99b      	cbnz	r3, 80023cc <_vfiprintf_r+0x5c>
 80023a4:	4629      	mov	r1, r5
 80023a6:	4630      	mov	r0, r6
 80023a8:	f7ff fdf4 	bl	8001f94 <__swsetup_r>
 80023ac:	b170      	cbz	r0, 80023cc <_vfiprintf_r+0x5c>
 80023ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80023b0:	07dc      	lsls	r4, r3, #31
 80023b2:	d504      	bpl.n	80023be <_vfiprintf_r+0x4e>
 80023b4:	f04f 30ff 	mov.w	r0, #4294967295
 80023b8:	b01d      	add	sp, #116	; 0x74
 80023ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023be:	89ab      	ldrh	r3, [r5, #12]
 80023c0:	0598      	lsls	r0, r3, #22
 80023c2:	d4f7      	bmi.n	80023b4 <_vfiprintf_r+0x44>
 80023c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80023c6:	f7ff feb6 	bl	8002136 <__retarget_lock_release_recursive>
 80023ca:	e7f3      	b.n	80023b4 <_vfiprintf_r+0x44>
 80023cc:	2300      	movs	r3, #0
 80023ce:	9309      	str	r3, [sp, #36]	; 0x24
 80023d0:	2320      	movs	r3, #32
 80023d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80023d6:	2330      	movs	r3, #48	; 0x30
 80023d8:	f04f 0901 	mov.w	r9, #1
 80023dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80023e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8002590 <_vfiprintf_r+0x220>
 80023e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80023e8:	4623      	mov	r3, r4
 80023ea:	469a      	mov	sl, r3
 80023ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80023f0:	b10a      	cbz	r2, 80023f6 <_vfiprintf_r+0x86>
 80023f2:	2a25      	cmp	r2, #37	; 0x25
 80023f4:	d1f9      	bne.n	80023ea <_vfiprintf_r+0x7a>
 80023f6:	ebba 0b04 	subs.w	fp, sl, r4
 80023fa:	d00b      	beq.n	8002414 <_vfiprintf_r+0xa4>
 80023fc:	465b      	mov	r3, fp
 80023fe:	4622      	mov	r2, r4
 8002400:	4629      	mov	r1, r5
 8002402:	4630      	mov	r0, r6
 8002404:	f7ff ffa1 	bl	800234a <__sfputs_r>
 8002408:	3001      	adds	r0, #1
 800240a:	f000 80a9 	beq.w	8002560 <_vfiprintf_r+0x1f0>
 800240e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002410:	445a      	add	r2, fp
 8002412:	9209      	str	r2, [sp, #36]	; 0x24
 8002414:	f89a 3000 	ldrb.w	r3, [sl]
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80a1 	beq.w	8002560 <_vfiprintf_r+0x1f0>
 800241e:	2300      	movs	r3, #0
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002428:	f10a 0a01 	add.w	sl, sl, #1
 800242c:	9304      	str	r3, [sp, #16]
 800242e:	9307      	str	r3, [sp, #28]
 8002430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002434:	931a      	str	r3, [sp, #104]	; 0x68
 8002436:	4654      	mov	r4, sl
 8002438:	2205      	movs	r2, #5
 800243a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800243e:	4854      	ldr	r0, [pc, #336]	; (8002590 <_vfiprintf_r+0x220>)
 8002440:	f000 fb82 	bl	8002b48 <memchr>
 8002444:	9a04      	ldr	r2, [sp, #16]
 8002446:	b9d8      	cbnz	r0, 8002480 <_vfiprintf_r+0x110>
 8002448:	06d1      	lsls	r1, r2, #27
 800244a:	bf44      	itt	mi
 800244c:	2320      	movmi	r3, #32
 800244e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002452:	0713      	lsls	r3, r2, #28
 8002454:	bf44      	itt	mi
 8002456:	232b      	movmi	r3, #43	; 0x2b
 8002458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800245c:	f89a 3000 	ldrb.w	r3, [sl]
 8002460:	2b2a      	cmp	r3, #42	; 0x2a
 8002462:	d015      	beq.n	8002490 <_vfiprintf_r+0x120>
 8002464:	4654      	mov	r4, sl
 8002466:	2000      	movs	r0, #0
 8002468:	f04f 0c0a 	mov.w	ip, #10
 800246c:	9a07      	ldr	r2, [sp, #28]
 800246e:	4621      	mov	r1, r4
 8002470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002474:	3b30      	subs	r3, #48	; 0x30
 8002476:	2b09      	cmp	r3, #9
 8002478:	d94d      	bls.n	8002516 <_vfiprintf_r+0x1a6>
 800247a:	b1b0      	cbz	r0, 80024aa <_vfiprintf_r+0x13a>
 800247c:	9207      	str	r2, [sp, #28]
 800247e:	e014      	b.n	80024aa <_vfiprintf_r+0x13a>
 8002480:	eba0 0308 	sub.w	r3, r0, r8
 8002484:	fa09 f303 	lsl.w	r3, r9, r3
 8002488:	4313      	orrs	r3, r2
 800248a:	46a2      	mov	sl, r4
 800248c:	9304      	str	r3, [sp, #16]
 800248e:	e7d2      	b.n	8002436 <_vfiprintf_r+0xc6>
 8002490:	9b03      	ldr	r3, [sp, #12]
 8002492:	1d19      	adds	r1, r3, #4
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	9103      	str	r1, [sp, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	bfbb      	ittet	lt
 800249c:	425b      	neglt	r3, r3
 800249e:	f042 0202 	orrlt.w	r2, r2, #2
 80024a2:	9307      	strge	r3, [sp, #28]
 80024a4:	9307      	strlt	r3, [sp, #28]
 80024a6:	bfb8      	it	lt
 80024a8:	9204      	strlt	r2, [sp, #16]
 80024aa:	7823      	ldrb	r3, [r4, #0]
 80024ac:	2b2e      	cmp	r3, #46	; 0x2e
 80024ae:	d10c      	bne.n	80024ca <_vfiprintf_r+0x15a>
 80024b0:	7863      	ldrb	r3, [r4, #1]
 80024b2:	2b2a      	cmp	r3, #42	; 0x2a
 80024b4:	d134      	bne.n	8002520 <_vfiprintf_r+0x1b0>
 80024b6:	9b03      	ldr	r3, [sp, #12]
 80024b8:	3402      	adds	r4, #2
 80024ba:	1d1a      	adds	r2, r3, #4
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	9203      	str	r2, [sp, #12]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	bfb8      	it	lt
 80024c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80024c8:	9305      	str	r3, [sp, #20]
 80024ca:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002594 <_vfiprintf_r+0x224>
 80024ce:	2203      	movs	r2, #3
 80024d0:	4650      	mov	r0, sl
 80024d2:	7821      	ldrb	r1, [r4, #0]
 80024d4:	f000 fb38 	bl	8002b48 <memchr>
 80024d8:	b138      	cbz	r0, 80024ea <_vfiprintf_r+0x17a>
 80024da:	2240      	movs	r2, #64	; 0x40
 80024dc:	9b04      	ldr	r3, [sp, #16]
 80024de:	eba0 000a 	sub.w	r0, r0, sl
 80024e2:	4082      	lsls	r2, r0
 80024e4:	4313      	orrs	r3, r2
 80024e6:	3401      	adds	r4, #1
 80024e8:	9304      	str	r3, [sp, #16]
 80024ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024ee:	2206      	movs	r2, #6
 80024f0:	4829      	ldr	r0, [pc, #164]	; (8002598 <_vfiprintf_r+0x228>)
 80024f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80024f6:	f000 fb27 	bl	8002b48 <memchr>
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d03f      	beq.n	800257e <_vfiprintf_r+0x20e>
 80024fe:	4b27      	ldr	r3, [pc, #156]	; (800259c <_vfiprintf_r+0x22c>)
 8002500:	bb1b      	cbnz	r3, 800254a <_vfiprintf_r+0x1da>
 8002502:	9b03      	ldr	r3, [sp, #12]
 8002504:	3307      	adds	r3, #7
 8002506:	f023 0307 	bic.w	r3, r3, #7
 800250a:	3308      	adds	r3, #8
 800250c:	9303      	str	r3, [sp, #12]
 800250e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002510:	443b      	add	r3, r7
 8002512:	9309      	str	r3, [sp, #36]	; 0x24
 8002514:	e768      	b.n	80023e8 <_vfiprintf_r+0x78>
 8002516:	460c      	mov	r4, r1
 8002518:	2001      	movs	r0, #1
 800251a:	fb0c 3202 	mla	r2, ip, r2, r3
 800251e:	e7a6      	b.n	800246e <_vfiprintf_r+0xfe>
 8002520:	2300      	movs	r3, #0
 8002522:	f04f 0c0a 	mov.w	ip, #10
 8002526:	4619      	mov	r1, r3
 8002528:	3401      	adds	r4, #1
 800252a:	9305      	str	r3, [sp, #20]
 800252c:	4620      	mov	r0, r4
 800252e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002532:	3a30      	subs	r2, #48	; 0x30
 8002534:	2a09      	cmp	r2, #9
 8002536:	d903      	bls.n	8002540 <_vfiprintf_r+0x1d0>
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0c6      	beq.n	80024ca <_vfiprintf_r+0x15a>
 800253c:	9105      	str	r1, [sp, #20]
 800253e:	e7c4      	b.n	80024ca <_vfiprintf_r+0x15a>
 8002540:	4604      	mov	r4, r0
 8002542:	2301      	movs	r3, #1
 8002544:	fb0c 2101 	mla	r1, ip, r1, r2
 8002548:	e7f0      	b.n	800252c <_vfiprintf_r+0x1bc>
 800254a:	ab03      	add	r3, sp, #12
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	462a      	mov	r2, r5
 8002550:	4630      	mov	r0, r6
 8002552:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <_vfiprintf_r+0x230>)
 8002554:	a904      	add	r1, sp, #16
 8002556:	f3af 8000 	nop.w
 800255a:	4607      	mov	r7, r0
 800255c:	1c78      	adds	r0, r7, #1
 800255e:	d1d6      	bne.n	800250e <_vfiprintf_r+0x19e>
 8002560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002562:	07d9      	lsls	r1, r3, #31
 8002564:	d405      	bmi.n	8002572 <_vfiprintf_r+0x202>
 8002566:	89ab      	ldrh	r3, [r5, #12]
 8002568:	059a      	lsls	r2, r3, #22
 800256a:	d402      	bmi.n	8002572 <_vfiprintf_r+0x202>
 800256c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800256e:	f7ff fde2 	bl	8002136 <__retarget_lock_release_recursive>
 8002572:	89ab      	ldrh	r3, [r5, #12]
 8002574:	065b      	lsls	r3, r3, #25
 8002576:	f53f af1d 	bmi.w	80023b4 <_vfiprintf_r+0x44>
 800257a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800257c:	e71c      	b.n	80023b8 <_vfiprintf_r+0x48>
 800257e:	ab03      	add	r3, sp, #12
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	462a      	mov	r2, r5
 8002584:	4630      	mov	r0, r6
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <_vfiprintf_r+0x230>)
 8002588:	a904      	add	r1, sp, #16
 800258a:	f000 f87d 	bl	8002688 <_printf_i>
 800258e:	e7e4      	b.n	800255a <_vfiprintf_r+0x1ea>
 8002590:	08002cf6 	.word	0x08002cf6
 8002594:	08002cfc 	.word	0x08002cfc
 8002598:	08002d00 	.word	0x08002d00
 800259c:	00000000 	.word	0x00000000
 80025a0:	0800234b 	.word	0x0800234b

080025a4 <_printf_common>:
 80025a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025a8:	4616      	mov	r6, r2
 80025aa:	4699      	mov	r9, r3
 80025ac:	688a      	ldr	r2, [r1, #8]
 80025ae:	690b      	ldr	r3, [r1, #16]
 80025b0:	4607      	mov	r7, r0
 80025b2:	4293      	cmp	r3, r2
 80025b4:	bfb8      	it	lt
 80025b6:	4613      	movlt	r3, r2
 80025b8:	6033      	str	r3, [r6, #0]
 80025ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80025be:	460c      	mov	r4, r1
 80025c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80025c4:	b10a      	cbz	r2, 80025ca <_printf_common+0x26>
 80025c6:	3301      	adds	r3, #1
 80025c8:	6033      	str	r3, [r6, #0]
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	0699      	lsls	r1, r3, #26
 80025ce:	bf42      	ittt	mi
 80025d0:	6833      	ldrmi	r3, [r6, #0]
 80025d2:	3302      	addmi	r3, #2
 80025d4:	6033      	strmi	r3, [r6, #0]
 80025d6:	6825      	ldr	r5, [r4, #0]
 80025d8:	f015 0506 	ands.w	r5, r5, #6
 80025dc:	d106      	bne.n	80025ec <_printf_common+0x48>
 80025de:	f104 0a19 	add.w	sl, r4, #25
 80025e2:	68e3      	ldr	r3, [r4, #12]
 80025e4:	6832      	ldr	r2, [r6, #0]
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	42ab      	cmp	r3, r5
 80025ea:	dc2b      	bgt.n	8002644 <_printf_common+0xa0>
 80025ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80025f0:	1e13      	subs	r3, r2, #0
 80025f2:	6822      	ldr	r2, [r4, #0]
 80025f4:	bf18      	it	ne
 80025f6:	2301      	movne	r3, #1
 80025f8:	0692      	lsls	r2, r2, #26
 80025fa:	d430      	bmi.n	800265e <_printf_common+0xba>
 80025fc:	4649      	mov	r1, r9
 80025fe:	4638      	mov	r0, r7
 8002600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002604:	47c0      	blx	r8
 8002606:	3001      	adds	r0, #1
 8002608:	d023      	beq.n	8002652 <_printf_common+0xae>
 800260a:	6823      	ldr	r3, [r4, #0]
 800260c:	6922      	ldr	r2, [r4, #16]
 800260e:	f003 0306 	and.w	r3, r3, #6
 8002612:	2b04      	cmp	r3, #4
 8002614:	bf14      	ite	ne
 8002616:	2500      	movne	r5, #0
 8002618:	6833      	ldreq	r3, [r6, #0]
 800261a:	f04f 0600 	mov.w	r6, #0
 800261e:	bf08      	it	eq
 8002620:	68e5      	ldreq	r5, [r4, #12]
 8002622:	f104 041a 	add.w	r4, r4, #26
 8002626:	bf08      	it	eq
 8002628:	1aed      	subeq	r5, r5, r3
 800262a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800262e:	bf08      	it	eq
 8002630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002634:	4293      	cmp	r3, r2
 8002636:	bfc4      	itt	gt
 8002638:	1a9b      	subgt	r3, r3, r2
 800263a:	18ed      	addgt	r5, r5, r3
 800263c:	42b5      	cmp	r5, r6
 800263e:	d11a      	bne.n	8002676 <_printf_common+0xd2>
 8002640:	2000      	movs	r0, #0
 8002642:	e008      	b.n	8002656 <_printf_common+0xb2>
 8002644:	2301      	movs	r3, #1
 8002646:	4652      	mov	r2, sl
 8002648:	4649      	mov	r1, r9
 800264a:	4638      	mov	r0, r7
 800264c:	47c0      	blx	r8
 800264e:	3001      	adds	r0, #1
 8002650:	d103      	bne.n	800265a <_printf_common+0xb6>
 8002652:	f04f 30ff 	mov.w	r0, #4294967295
 8002656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800265a:	3501      	adds	r5, #1
 800265c:	e7c1      	b.n	80025e2 <_printf_common+0x3e>
 800265e:	2030      	movs	r0, #48	; 0x30
 8002660:	18e1      	adds	r1, r4, r3
 8002662:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002666:	1c5a      	adds	r2, r3, #1
 8002668:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800266c:	4422      	add	r2, r4
 800266e:	3302      	adds	r3, #2
 8002670:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002674:	e7c2      	b.n	80025fc <_printf_common+0x58>
 8002676:	2301      	movs	r3, #1
 8002678:	4622      	mov	r2, r4
 800267a:	4649      	mov	r1, r9
 800267c:	4638      	mov	r0, r7
 800267e:	47c0      	blx	r8
 8002680:	3001      	adds	r0, #1
 8002682:	d0e6      	beq.n	8002652 <_printf_common+0xae>
 8002684:	3601      	adds	r6, #1
 8002686:	e7d9      	b.n	800263c <_printf_common+0x98>

08002688 <_printf_i>:
 8002688:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800268c:	7e0f      	ldrb	r7, [r1, #24]
 800268e:	4691      	mov	r9, r2
 8002690:	2f78      	cmp	r7, #120	; 0x78
 8002692:	4680      	mov	r8, r0
 8002694:	460c      	mov	r4, r1
 8002696:	469a      	mov	sl, r3
 8002698:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800269a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800269e:	d807      	bhi.n	80026b0 <_printf_i+0x28>
 80026a0:	2f62      	cmp	r7, #98	; 0x62
 80026a2:	d80a      	bhi.n	80026ba <_printf_i+0x32>
 80026a4:	2f00      	cmp	r7, #0
 80026a6:	f000 80d5 	beq.w	8002854 <_printf_i+0x1cc>
 80026aa:	2f58      	cmp	r7, #88	; 0x58
 80026ac:	f000 80c1 	beq.w	8002832 <_printf_i+0x1aa>
 80026b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80026b8:	e03a      	b.n	8002730 <_printf_i+0xa8>
 80026ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80026be:	2b15      	cmp	r3, #21
 80026c0:	d8f6      	bhi.n	80026b0 <_printf_i+0x28>
 80026c2:	a101      	add	r1, pc, #4	; (adr r1, 80026c8 <_printf_i+0x40>)
 80026c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80026c8:	08002721 	.word	0x08002721
 80026cc:	08002735 	.word	0x08002735
 80026d0:	080026b1 	.word	0x080026b1
 80026d4:	080026b1 	.word	0x080026b1
 80026d8:	080026b1 	.word	0x080026b1
 80026dc:	080026b1 	.word	0x080026b1
 80026e0:	08002735 	.word	0x08002735
 80026e4:	080026b1 	.word	0x080026b1
 80026e8:	080026b1 	.word	0x080026b1
 80026ec:	080026b1 	.word	0x080026b1
 80026f0:	080026b1 	.word	0x080026b1
 80026f4:	0800283b 	.word	0x0800283b
 80026f8:	08002761 	.word	0x08002761
 80026fc:	080027f5 	.word	0x080027f5
 8002700:	080026b1 	.word	0x080026b1
 8002704:	080026b1 	.word	0x080026b1
 8002708:	0800285d 	.word	0x0800285d
 800270c:	080026b1 	.word	0x080026b1
 8002710:	08002761 	.word	0x08002761
 8002714:	080026b1 	.word	0x080026b1
 8002718:	080026b1 	.word	0x080026b1
 800271c:	080027fd 	.word	0x080027fd
 8002720:	682b      	ldr	r3, [r5, #0]
 8002722:	1d1a      	adds	r2, r3, #4
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	602a      	str	r2, [r5, #0]
 8002728:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800272c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002730:	2301      	movs	r3, #1
 8002732:	e0a0      	b.n	8002876 <_printf_i+0x1ee>
 8002734:	6820      	ldr	r0, [r4, #0]
 8002736:	682b      	ldr	r3, [r5, #0]
 8002738:	0607      	lsls	r7, r0, #24
 800273a:	f103 0104 	add.w	r1, r3, #4
 800273e:	6029      	str	r1, [r5, #0]
 8002740:	d501      	bpl.n	8002746 <_printf_i+0xbe>
 8002742:	681e      	ldr	r6, [r3, #0]
 8002744:	e003      	b.n	800274e <_printf_i+0xc6>
 8002746:	0646      	lsls	r6, r0, #25
 8002748:	d5fb      	bpl.n	8002742 <_printf_i+0xba>
 800274a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800274e:	2e00      	cmp	r6, #0
 8002750:	da03      	bge.n	800275a <_printf_i+0xd2>
 8002752:	232d      	movs	r3, #45	; 0x2d
 8002754:	4276      	negs	r6, r6
 8002756:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800275a:	230a      	movs	r3, #10
 800275c:	4859      	ldr	r0, [pc, #356]	; (80028c4 <_printf_i+0x23c>)
 800275e:	e012      	b.n	8002786 <_printf_i+0xfe>
 8002760:	682b      	ldr	r3, [r5, #0]
 8002762:	6820      	ldr	r0, [r4, #0]
 8002764:	1d19      	adds	r1, r3, #4
 8002766:	6029      	str	r1, [r5, #0]
 8002768:	0605      	lsls	r5, r0, #24
 800276a:	d501      	bpl.n	8002770 <_printf_i+0xe8>
 800276c:	681e      	ldr	r6, [r3, #0]
 800276e:	e002      	b.n	8002776 <_printf_i+0xee>
 8002770:	0641      	lsls	r1, r0, #25
 8002772:	d5fb      	bpl.n	800276c <_printf_i+0xe4>
 8002774:	881e      	ldrh	r6, [r3, #0]
 8002776:	2f6f      	cmp	r7, #111	; 0x6f
 8002778:	bf0c      	ite	eq
 800277a:	2308      	moveq	r3, #8
 800277c:	230a      	movne	r3, #10
 800277e:	4851      	ldr	r0, [pc, #324]	; (80028c4 <_printf_i+0x23c>)
 8002780:	2100      	movs	r1, #0
 8002782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002786:	6865      	ldr	r5, [r4, #4]
 8002788:	2d00      	cmp	r5, #0
 800278a:	bfa8      	it	ge
 800278c:	6821      	ldrge	r1, [r4, #0]
 800278e:	60a5      	str	r5, [r4, #8]
 8002790:	bfa4      	itt	ge
 8002792:	f021 0104 	bicge.w	r1, r1, #4
 8002796:	6021      	strge	r1, [r4, #0]
 8002798:	b90e      	cbnz	r6, 800279e <_printf_i+0x116>
 800279a:	2d00      	cmp	r5, #0
 800279c:	d04b      	beq.n	8002836 <_printf_i+0x1ae>
 800279e:	4615      	mov	r5, r2
 80027a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80027a4:	fb03 6711 	mls	r7, r3, r1, r6
 80027a8:	5dc7      	ldrb	r7, [r0, r7]
 80027aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80027ae:	4637      	mov	r7, r6
 80027b0:	42bb      	cmp	r3, r7
 80027b2:	460e      	mov	r6, r1
 80027b4:	d9f4      	bls.n	80027a0 <_printf_i+0x118>
 80027b6:	2b08      	cmp	r3, #8
 80027b8:	d10b      	bne.n	80027d2 <_printf_i+0x14a>
 80027ba:	6823      	ldr	r3, [r4, #0]
 80027bc:	07de      	lsls	r6, r3, #31
 80027be:	d508      	bpl.n	80027d2 <_printf_i+0x14a>
 80027c0:	6923      	ldr	r3, [r4, #16]
 80027c2:	6861      	ldr	r1, [r4, #4]
 80027c4:	4299      	cmp	r1, r3
 80027c6:	bfde      	ittt	le
 80027c8:	2330      	movle	r3, #48	; 0x30
 80027ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80027ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80027d2:	1b52      	subs	r2, r2, r5
 80027d4:	6122      	str	r2, [r4, #16]
 80027d6:	464b      	mov	r3, r9
 80027d8:	4621      	mov	r1, r4
 80027da:	4640      	mov	r0, r8
 80027dc:	f8cd a000 	str.w	sl, [sp]
 80027e0:	aa03      	add	r2, sp, #12
 80027e2:	f7ff fedf 	bl	80025a4 <_printf_common>
 80027e6:	3001      	adds	r0, #1
 80027e8:	d14a      	bne.n	8002880 <_printf_i+0x1f8>
 80027ea:	f04f 30ff 	mov.w	r0, #4294967295
 80027ee:	b004      	add	sp, #16
 80027f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027f4:	6823      	ldr	r3, [r4, #0]
 80027f6:	f043 0320 	orr.w	r3, r3, #32
 80027fa:	6023      	str	r3, [r4, #0]
 80027fc:	2778      	movs	r7, #120	; 0x78
 80027fe:	4832      	ldr	r0, [pc, #200]	; (80028c8 <_printf_i+0x240>)
 8002800:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002804:	6823      	ldr	r3, [r4, #0]
 8002806:	6829      	ldr	r1, [r5, #0]
 8002808:	061f      	lsls	r7, r3, #24
 800280a:	f851 6b04 	ldr.w	r6, [r1], #4
 800280e:	d402      	bmi.n	8002816 <_printf_i+0x18e>
 8002810:	065f      	lsls	r7, r3, #25
 8002812:	bf48      	it	mi
 8002814:	b2b6      	uxthmi	r6, r6
 8002816:	07df      	lsls	r7, r3, #31
 8002818:	bf48      	it	mi
 800281a:	f043 0320 	orrmi.w	r3, r3, #32
 800281e:	6029      	str	r1, [r5, #0]
 8002820:	bf48      	it	mi
 8002822:	6023      	strmi	r3, [r4, #0]
 8002824:	b91e      	cbnz	r6, 800282e <_printf_i+0x1a6>
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	f023 0320 	bic.w	r3, r3, #32
 800282c:	6023      	str	r3, [r4, #0]
 800282e:	2310      	movs	r3, #16
 8002830:	e7a6      	b.n	8002780 <_printf_i+0xf8>
 8002832:	4824      	ldr	r0, [pc, #144]	; (80028c4 <_printf_i+0x23c>)
 8002834:	e7e4      	b.n	8002800 <_printf_i+0x178>
 8002836:	4615      	mov	r5, r2
 8002838:	e7bd      	b.n	80027b6 <_printf_i+0x12e>
 800283a:	682b      	ldr	r3, [r5, #0]
 800283c:	6826      	ldr	r6, [r4, #0]
 800283e:	1d18      	adds	r0, r3, #4
 8002840:	6961      	ldr	r1, [r4, #20]
 8002842:	6028      	str	r0, [r5, #0]
 8002844:	0635      	lsls	r5, r6, #24
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	d501      	bpl.n	800284e <_printf_i+0x1c6>
 800284a:	6019      	str	r1, [r3, #0]
 800284c:	e002      	b.n	8002854 <_printf_i+0x1cc>
 800284e:	0670      	lsls	r0, r6, #25
 8002850:	d5fb      	bpl.n	800284a <_printf_i+0x1c2>
 8002852:	8019      	strh	r1, [r3, #0]
 8002854:	2300      	movs	r3, #0
 8002856:	4615      	mov	r5, r2
 8002858:	6123      	str	r3, [r4, #16]
 800285a:	e7bc      	b.n	80027d6 <_printf_i+0x14e>
 800285c:	682b      	ldr	r3, [r5, #0]
 800285e:	2100      	movs	r1, #0
 8002860:	1d1a      	adds	r2, r3, #4
 8002862:	602a      	str	r2, [r5, #0]
 8002864:	681d      	ldr	r5, [r3, #0]
 8002866:	6862      	ldr	r2, [r4, #4]
 8002868:	4628      	mov	r0, r5
 800286a:	f000 f96d 	bl	8002b48 <memchr>
 800286e:	b108      	cbz	r0, 8002874 <_printf_i+0x1ec>
 8002870:	1b40      	subs	r0, r0, r5
 8002872:	6060      	str	r0, [r4, #4]
 8002874:	6863      	ldr	r3, [r4, #4]
 8002876:	6123      	str	r3, [r4, #16]
 8002878:	2300      	movs	r3, #0
 800287a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800287e:	e7aa      	b.n	80027d6 <_printf_i+0x14e>
 8002880:	462a      	mov	r2, r5
 8002882:	4649      	mov	r1, r9
 8002884:	4640      	mov	r0, r8
 8002886:	6923      	ldr	r3, [r4, #16]
 8002888:	47d0      	blx	sl
 800288a:	3001      	adds	r0, #1
 800288c:	d0ad      	beq.n	80027ea <_printf_i+0x162>
 800288e:	6823      	ldr	r3, [r4, #0]
 8002890:	079b      	lsls	r3, r3, #30
 8002892:	d413      	bmi.n	80028bc <_printf_i+0x234>
 8002894:	68e0      	ldr	r0, [r4, #12]
 8002896:	9b03      	ldr	r3, [sp, #12]
 8002898:	4298      	cmp	r0, r3
 800289a:	bfb8      	it	lt
 800289c:	4618      	movlt	r0, r3
 800289e:	e7a6      	b.n	80027ee <_printf_i+0x166>
 80028a0:	2301      	movs	r3, #1
 80028a2:	4632      	mov	r2, r6
 80028a4:	4649      	mov	r1, r9
 80028a6:	4640      	mov	r0, r8
 80028a8:	47d0      	blx	sl
 80028aa:	3001      	adds	r0, #1
 80028ac:	d09d      	beq.n	80027ea <_printf_i+0x162>
 80028ae:	3501      	adds	r5, #1
 80028b0:	68e3      	ldr	r3, [r4, #12]
 80028b2:	9903      	ldr	r1, [sp, #12]
 80028b4:	1a5b      	subs	r3, r3, r1
 80028b6:	42ab      	cmp	r3, r5
 80028b8:	dcf2      	bgt.n	80028a0 <_printf_i+0x218>
 80028ba:	e7eb      	b.n	8002894 <_printf_i+0x20c>
 80028bc:	2500      	movs	r5, #0
 80028be:	f104 0619 	add.w	r6, r4, #25
 80028c2:	e7f5      	b.n	80028b0 <_printf_i+0x228>
 80028c4:	08002d07 	.word	0x08002d07
 80028c8:	08002d18 	.word	0x08002d18

080028cc <__sflush_r>:
 80028cc:	898a      	ldrh	r2, [r1, #12]
 80028ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028d0:	4605      	mov	r5, r0
 80028d2:	0710      	lsls	r0, r2, #28
 80028d4:	460c      	mov	r4, r1
 80028d6:	d457      	bmi.n	8002988 <__sflush_r+0xbc>
 80028d8:	684b      	ldr	r3, [r1, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	dc04      	bgt.n	80028e8 <__sflush_r+0x1c>
 80028de:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	dc01      	bgt.n	80028e8 <__sflush_r+0x1c>
 80028e4:	2000      	movs	r0, #0
 80028e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80028ea:	2e00      	cmp	r6, #0
 80028ec:	d0fa      	beq.n	80028e4 <__sflush_r+0x18>
 80028ee:	2300      	movs	r3, #0
 80028f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80028f4:	682f      	ldr	r7, [r5, #0]
 80028f6:	6a21      	ldr	r1, [r4, #32]
 80028f8:	602b      	str	r3, [r5, #0]
 80028fa:	d032      	beq.n	8002962 <__sflush_r+0x96>
 80028fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028fe:	89a3      	ldrh	r3, [r4, #12]
 8002900:	075a      	lsls	r2, r3, #29
 8002902:	d505      	bpl.n	8002910 <__sflush_r+0x44>
 8002904:	6863      	ldr	r3, [r4, #4]
 8002906:	1ac0      	subs	r0, r0, r3
 8002908:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800290a:	b10b      	cbz	r3, 8002910 <__sflush_r+0x44>
 800290c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800290e:	1ac0      	subs	r0, r0, r3
 8002910:	2300      	movs	r3, #0
 8002912:	4602      	mov	r2, r0
 8002914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002916:	4628      	mov	r0, r5
 8002918:	6a21      	ldr	r1, [r4, #32]
 800291a:	47b0      	blx	r6
 800291c:	1c43      	adds	r3, r0, #1
 800291e:	89a3      	ldrh	r3, [r4, #12]
 8002920:	d106      	bne.n	8002930 <__sflush_r+0x64>
 8002922:	6829      	ldr	r1, [r5, #0]
 8002924:	291d      	cmp	r1, #29
 8002926:	d82b      	bhi.n	8002980 <__sflush_r+0xb4>
 8002928:	4a28      	ldr	r2, [pc, #160]	; (80029cc <__sflush_r+0x100>)
 800292a:	410a      	asrs	r2, r1
 800292c:	07d6      	lsls	r6, r2, #31
 800292e:	d427      	bmi.n	8002980 <__sflush_r+0xb4>
 8002930:	2200      	movs	r2, #0
 8002932:	6062      	str	r2, [r4, #4]
 8002934:	6922      	ldr	r2, [r4, #16]
 8002936:	04d9      	lsls	r1, r3, #19
 8002938:	6022      	str	r2, [r4, #0]
 800293a:	d504      	bpl.n	8002946 <__sflush_r+0x7a>
 800293c:	1c42      	adds	r2, r0, #1
 800293e:	d101      	bne.n	8002944 <__sflush_r+0x78>
 8002940:	682b      	ldr	r3, [r5, #0]
 8002942:	b903      	cbnz	r3, 8002946 <__sflush_r+0x7a>
 8002944:	6560      	str	r0, [r4, #84]	; 0x54
 8002946:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002948:	602f      	str	r7, [r5, #0]
 800294a:	2900      	cmp	r1, #0
 800294c:	d0ca      	beq.n	80028e4 <__sflush_r+0x18>
 800294e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002952:	4299      	cmp	r1, r3
 8002954:	d002      	beq.n	800295c <__sflush_r+0x90>
 8002956:	4628      	mov	r0, r5
 8002958:	f7ff fbee 	bl	8002138 <_free_r>
 800295c:	2000      	movs	r0, #0
 800295e:	6360      	str	r0, [r4, #52]	; 0x34
 8002960:	e7c1      	b.n	80028e6 <__sflush_r+0x1a>
 8002962:	2301      	movs	r3, #1
 8002964:	4628      	mov	r0, r5
 8002966:	47b0      	blx	r6
 8002968:	1c41      	adds	r1, r0, #1
 800296a:	d1c8      	bne.n	80028fe <__sflush_r+0x32>
 800296c:	682b      	ldr	r3, [r5, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0c5      	beq.n	80028fe <__sflush_r+0x32>
 8002972:	2b1d      	cmp	r3, #29
 8002974:	d001      	beq.n	800297a <__sflush_r+0xae>
 8002976:	2b16      	cmp	r3, #22
 8002978:	d101      	bne.n	800297e <__sflush_r+0xb2>
 800297a:	602f      	str	r7, [r5, #0]
 800297c:	e7b2      	b.n	80028e4 <__sflush_r+0x18>
 800297e:	89a3      	ldrh	r3, [r4, #12]
 8002980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002984:	81a3      	strh	r3, [r4, #12]
 8002986:	e7ae      	b.n	80028e6 <__sflush_r+0x1a>
 8002988:	690f      	ldr	r7, [r1, #16]
 800298a:	2f00      	cmp	r7, #0
 800298c:	d0aa      	beq.n	80028e4 <__sflush_r+0x18>
 800298e:	0793      	lsls	r3, r2, #30
 8002990:	bf18      	it	ne
 8002992:	2300      	movne	r3, #0
 8002994:	680e      	ldr	r6, [r1, #0]
 8002996:	bf08      	it	eq
 8002998:	694b      	ldreq	r3, [r1, #20]
 800299a:	1bf6      	subs	r6, r6, r7
 800299c:	600f      	str	r7, [r1, #0]
 800299e:	608b      	str	r3, [r1, #8]
 80029a0:	2e00      	cmp	r6, #0
 80029a2:	dd9f      	ble.n	80028e4 <__sflush_r+0x18>
 80029a4:	4633      	mov	r3, r6
 80029a6:	463a      	mov	r2, r7
 80029a8:	4628      	mov	r0, r5
 80029aa:	6a21      	ldr	r1, [r4, #32]
 80029ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80029b0:	47e0      	blx	ip
 80029b2:	2800      	cmp	r0, #0
 80029b4:	dc06      	bgt.n	80029c4 <__sflush_r+0xf8>
 80029b6:	89a3      	ldrh	r3, [r4, #12]
 80029b8:	f04f 30ff 	mov.w	r0, #4294967295
 80029bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029c0:	81a3      	strh	r3, [r4, #12]
 80029c2:	e790      	b.n	80028e6 <__sflush_r+0x1a>
 80029c4:	4407      	add	r7, r0
 80029c6:	1a36      	subs	r6, r6, r0
 80029c8:	e7ea      	b.n	80029a0 <__sflush_r+0xd4>
 80029ca:	bf00      	nop
 80029cc:	dfbffffe 	.word	0xdfbffffe

080029d0 <_fflush_r>:
 80029d0:	b538      	push	{r3, r4, r5, lr}
 80029d2:	690b      	ldr	r3, [r1, #16]
 80029d4:	4605      	mov	r5, r0
 80029d6:	460c      	mov	r4, r1
 80029d8:	b913      	cbnz	r3, 80029e0 <_fflush_r+0x10>
 80029da:	2500      	movs	r5, #0
 80029dc:	4628      	mov	r0, r5
 80029de:	bd38      	pop	{r3, r4, r5, pc}
 80029e0:	b118      	cbz	r0, 80029ea <_fflush_r+0x1a>
 80029e2:	6a03      	ldr	r3, [r0, #32]
 80029e4:	b90b      	cbnz	r3, 80029ea <_fflush_r+0x1a>
 80029e6:	f7ff f9b1 	bl	8001d4c <__sinit>
 80029ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f3      	beq.n	80029da <_fflush_r+0xa>
 80029f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029f4:	07d0      	lsls	r0, r2, #31
 80029f6:	d404      	bmi.n	8002a02 <_fflush_r+0x32>
 80029f8:	0599      	lsls	r1, r3, #22
 80029fa:	d402      	bmi.n	8002a02 <_fflush_r+0x32>
 80029fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029fe:	f7ff fb99 	bl	8002134 <__retarget_lock_acquire_recursive>
 8002a02:	4628      	mov	r0, r5
 8002a04:	4621      	mov	r1, r4
 8002a06:	f7ff ff61 	bl	80028cc <__sflush_r>
 8002a0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a0c:	4605      	mov	r5, r0
 8002a0e:	07da      	lsls	r2, r3, #31
 8002a10:	d4e4      	bmi.n	80029dc <_fflush_r+0xc>
 8002a12:	89a3      	ldrh	r3, [r4, #12]
 8002a14:	059b      	lsls	r3, r3, #22
 8002a16:	d4e1      	bmi.n	80029dc <_fflush_r+0xc>
 8002a18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a1a:	f7ff fb8c 	bl	8002136 <__retarget_lock_release_recursive>
 8002a1e:	e7dd      	b.n	80029dc <_fflush_r+0xc>

08002a20 <__swhatbuf_r>:
 8002a20:	b570      	push	{r4, r5, r6, lr}
 8002a22:	460c      	mov	r4, r1
 8002a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a28:	4615      	mov	r5, r2
 8002a2a:	2900      	cmp	r1, #0
 8002a2c:	461e      	mov	r6, r3
 8002a2e:	b096      	sub	sp, #88	; 0x58
 8002a30:	da0c      	bge.n	8002a4c <__swhatbuf_r+0x2c>
 8002a32:	89a3      	ldrh	r3, [r4, #12]
 8002a34:	2100      	movs	r1, #0
 8002a36:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a3a:	bf0c      	ite	eq
 8002a3c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002a40:	2340      	movne	r3, #64	; 0x40
 8002a42:	2000      	movs	r0, #0
 8002a44:	6031      	str	r1, [r6, #0]
 8002a46:	602b      	str	r3, [r5, #0]
 8002a48:	b016      	add	sp, #88	; 0x58
 8002a4a:	bd70      	pop	{r4, r5, r6, pc}
 8002a4c:	466a      	mov	r2, sp
 8002a4e:	f000 f849 	bl	8002ae4 <_fstat_r>
 8002a52:	2800      	cmp	r0, #0
 8002a54:	dbed      	blt.n	8002a32 <__swhatbuf_r+0x12>
 8002a56:	9901      	ldr	r1, [sp, #4]
 8002a58:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002a5c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002a60:	4259      	negs	r1, r3
 8002a62:	4159      	adcs	r1, r3
 8002a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a68:	e7eb      	b.n	8002a42 <__swhatbuf_r+0x22>

08002a6a <__smakebuf_r>:
 8002a6a:	898b      	ldrh	r3, [r1, #12]
 8002a6c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002a6e:	079d      	lsls	r5, r3, #30
 8002a70:	4606      	mov	r6, r0
 8002a72:	460c      	mov	r4, r1
 8002a74:	d507      	bpl.n	8002a86 <__smakebuf_r+0x1c>
 8002a76:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002a7a:	6023      	str	r3, [r4, #0]
 8002a7c:	6123      	str	r3, [r4, #16]
 8002a7e:	2301      	movs	r3, #1
 8002a80:	6163      	str	r3, [r4, #20]
 8002a82:	b002      	add	sp, #8
 8002a84:	bd70      	pop	{r4, r5, r6, pc}
 8002a86:	466a      	mov	r2, sp
 8002a88:	ab01      	add	r3, sp, #4
 8002a8a:	f7ff ffc9 	bl	8002a20 <__swhatbuf_r>
 8002a8e:	9900      	ldr	r1, [sp, #0]
 8002a90:	4605      	mov	r5, r0
 8002a92:	4630      	mov	r0, r6
 8002a94:	f7ff fbb8 	bl	8002208 <_malloc_r>
 8002a98:	b948      	cbnz	r0, 8002aae <__smakebuf_r+0x44>
 8002a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a9e:	059a      	lsls	r2, r3, #22
 8002aa0:	d4ef      	bmi.n	8002a82 <__smakebuf_r+0x18>
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	f043 0302 	orr.w	r3, r3, #2
 8002aaa:	81a3      	strh	r3, [r4, #12]
 8002aac:	e7e3      	b.n	8002a76 <__smakebuf_r+0xc>
 8002aae:	89a3      	ldrh	r3, [r4, #12]
 8002ab0:	6020      	str	r0, [r4, #0]
 8002ab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ab6:	81a3      	strh	r3, [r4, #12]
 8002ab8:	9b00      	ldr	r3, [sp, #0]
 8002aba:	6120      	str	r0, [r4, #16]
 8002abc:	6163      	str	r3, [r4, #20]
 8002abe:	9b01      	ldr	r3, [sp, #4]
 8002ac0:	b15b      	cbz	r3, 8002ada <__smakebuf_r+0x70>
 8002ac2:	4630      	mov	r0, r6
 8002ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ac8:	f000 f81e 	bl	8002b08 <_isatty_r>
 8002acc:	b128      	cbz	r0, 8002ada <__smakebuf_r+0x70>
 8002ace:	89a3      	ldrh	r3, [r4, #12]
 8002ad0:	f023 0303 	bic.w	r3, r3, #3
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	81a3      	strh	r3, [r4, #12]
 8002ada:	89a3      	ldrh	r3, [r4, #12]
 8002adc:	431d      	orrs	r5, r3
 8002ade:	81a5      	strh	r5, [r4, #12]
 8002ae0:	e7cf      	b.n	8002a82 <__smakebuf_r+0x18>
	...

08002ae4 <_fstat_r>:
 8002ae4:	b538      	push	{r3, r4, r5, lr}
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	4d06      	ldr	r5, [pc, #24]	; (8002b04 <_fstat_r+0x20>)
 8002aea:	4604      	mov	r4, r0
 8002aec:	4608      	mov	r0, r1
 8002aee:	4611      	mov	r1, r2
 8002af0:	602b      	str	r3, [r5, #0]
 8002af2:	f7fd fe8e 	bl	8000812 <_fstat>
 8002af6:	1c43      	adds	r3, r0, #1
 8002af8:	d102      	bne.n	8002b00 <_fstat_r+0x1c>
 8002afa:	682b      	ldr	r3, [r5, #0]
 8002afc:	b103      	cbz	r3, 8002b00 <_fstat_r+0x1c>
 8002afe:	6023      	str	r3, [r4, #0]
 8002b00:	bd38      	pop	{r3, r4, r5, pc}
 8002b02:	bf00      	nop
 8002b04:	20000274 	.word	0x20000274

08002b08 <_isatty_r>:
 8002b08:	b538      	push	{r3, r4, r5, lr}
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	4d05      	ldr	r5, [pc, #20]	; (8002b24 <_isatty_r+0x1c>)
 8002b0e:	4604      	mov	r4, r0
 8002b10:	4608      	mov	r0, r1
 8002b12:	602b      	str	r3, [r5, #0]
 8002b14:	f7fd fe8c 	bl	8000830 <_isatty>
 8002b18:	1c43      	adds	r3, r0, #1
 8002b1a:	d102      	bne.n	8002b22 <_isatty_r+0x1a>
 8002b1c:	682b      	ldr	r3, [r5, #0]
 8002b1e:	b103      	cbz	r3, 8002b22 <_isatty_r+0x1a>
 8002b20:	6023      	str	r3, [r4, #0]
 8002b22:	bd38      	pop	{r3, r4, r5, pc}
 8002b24:	20000274 	.word	0x20000274

08002b28 <_sbrk_r>:
 8002b28:	b538      	push	{r3, r4, r5, lr}
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	4d05      	ldr	r5, [pc, #20]	; (8002b44 <_sbrk_r+0x1c>)
 8002b2e:	4604      	mov	r4, r0
 8002b30:	4608      	mov	r0, r1
 8002b32:	602b      	str	r3, [r5, #0]
 8002b34:	f7fd fe92 	bl	800085c <_sbrk>
 8002b38:	1c43      	adds	r3, r0, #1
 8002b3a:	d102      	bne.n	8002b42 <_sbrk_r+0x1a>
 8002b3c:	682b      	ldr	r3, [r5, #0]
 8002b3e:	b103      	cbz	r3, 8002b42 <_sbrk_r+0x1a>
 8002b40:	6023      	str	r3, [r4, #0]
 8002b42:	bd38      	pop	{r3, r4, r5, pc}
 8002b44:	20000274 	.word	0x20000274

08002b48 <memchr>:
 8002b48:	4603      	mov	r3, r0
 8002b4a:	b510      	push	{r4, lr}
 8002b4c:	b2c9      	uxtb	r1, r1
 8002b4e:	4402      	add	r2, r0
 8002b50:	4293      	cmp	r3, r2
 8002b52:	4618      	mov	r0, r3
 8002b54:	d101      	bne.n	8002b5a <memchr+0x12>
 8002b56:	2000      	movs	r0, #0
 8002b58:	e003      	b.n	8002b62 <memchr+0x1a>
 8002b5a:	7804      	ldrb	r4, [r0, #0]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	428c      	cmp	r4, r1
 8002b60:	d1f6      	bne.n	8002b50 <memchr+0x8>
 8002b62:	bd10      	pop	{r4, pc}

08002b64 <_init>:
 8002b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b66:	bf00      	nop
 8002b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b6a:	bc08      	pop	{r3}
 8002b6c:	469e      	mov	lr, r3
 8002b6e:	4770      	bx	lr

08002b70 <_fini>:
 8002b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b72:	bf00      	nop
 8002b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b76:	bc08      	pop	{r3}
 8002b78:	469e      	mov	lr, r3
 8002b7a:	4770      	bx	lr
