# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ethernet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ethernet.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../ethernet.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ethernet.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/var/local/xilinx-local/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../ethernet.srcs/sim_1/new/sim_test_axi_ip.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
