m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/simulation/modelsim
vfir_filter
Z1 !s110 1555537502
!i10b 1
!s100 lZV9nkEQdQhSY>bhZzW:I3
I`Bj]`]QMf]@UNO[_@`PaL2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1555478514
8//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v
F//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1555537502.000000
!s107 //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation|//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation}
Z7 tCvgOpt 0
vtap
R1
!i10b 1
!s100 ?HKzN1caJ26i5daTJ1WR;2
Ij;<j]zKcngni>@;`ZG7CE2
R2
R0
w1555478673
8//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v
F//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v
L0 1
R3
r1
!s85 0
31
R4
!s107 //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation|//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v|
!i113 1
R5
R6
R7
vtestbench_filter
R1
!i10b 1
!s100 4j6DCbUg1LK>>`CZh>UV50
I`jW[bYK9KRCn<Gm@dWizS1
R2
R0
w1555537117
8//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v
F//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v
L0 2
R3
r1
!s85 0
31
R4
!s107 //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation|//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v|
!i113 1
R5
R6
R7
