// Seed: 902252329
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5
);
  integer id_7 = id_0;
  tri0 id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri1 id_10,
    input tri1 id_11,
    input wire id_12,
    output wor id_13,
    input wor id_14,
    input supply0 id_15
);
  assign id_8 = 1;
  module_0(
      id_15, id_10, id_10, id_10, id_1, id_1
  );
endmodule
