INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:42:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.225ns (34.057%)  route 4.308ns (65.943%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1811, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y66         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.437     1.199    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X18Y67         LUT5 (Prop_lut5_I0_O)        0.043     1.242 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.242    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.488 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.538 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.538    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X18Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.588 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.588    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X18Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.696 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=4, routed)           0.347     2.043    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X16Y69         LUT3 (Prop_lut3_I0_O)        0.126     2.169 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.527     2.696    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I5_O)        0.043     2.739 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_4/O
                         net (fo=2, routed)           0.316     3.055    lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_4_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I5_O)        0.043     3.098 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_18/O
                         net (fo=7, routed)           0.332     3.430    lsq1/handshake_lsq_lsq1_core/dataReg_reg[27]
    SLICE_X15Y74         LUT4 (Prop_lut4_I2_O)        0.043     3.473 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.303     3.776    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.043     3.819 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.297     4.116    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X12Y75         LUT6 (Prop_lut6_I1_O)        0.043     4.159 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.266     4.425    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X13Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.667 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    addf0/operator/ltOp_carry__0_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.716 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.716    addf0/operator/ltOp_carry__1_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.765 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     4.772    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.899 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=75, routed)          0.380     5.279    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.134     5.413 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.413    addf0/operator/p_1_in[0]
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.635 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.007     5.642    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.789 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.523     6.312    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X15Y78         LUT5 (Prop_lut5_I3_O)        0.120     6.432 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.218     6.650    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X17Y79         LUT3 (Prop_lut3_I1_O)        0.043     6.693 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.348     7.041    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X16Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1811, unset)         0.483     6.183    addf0/operator/RightShifterComponent/clk
    SLICE_X16Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X16Y79         FDRE (Setup_fdre_C_R)       -0.271     5.876    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 -1.165    




