
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b8 <.init>:
  4014b8:	stp	x29, x30, [sp, #-16]!
  4014bc:	mov	x29, sp
  4014c0:	bl	401ea8 <ferror@plt+0x5e8>
  4014c4:	ldp	x29, x30, [sp], #16
  4014c8:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <getuid@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <putc@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <memset@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <gettimeofday@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <random@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <__strtoul_internal@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <strdup@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <close@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <abort@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <textdomain@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <getopt_long@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <strcmp@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <warn@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <__ctype_b_loc@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <strtol@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <free@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <nanosleep@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <vasprintf@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <strndup@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <strspn@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <strchr@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <fcntl@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <dcngettext@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <read@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <jrand48@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <dcgettext@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <srandom@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <getrandom@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <strcspn@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <printf@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <__errno_location@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	stp	x29, x30, [sp, #-368]!
  4018d4:	mov	x29, sp
  4018d8:	stp	x19, x20, [sp, #16]
  4018dc:	mov	w19, w0
  4018e0:	mov	w0, #0x6                   	// #6
  4018e4:	stp	x21, x22, [sp, #32]
  4018e8:	mov	x22, x1
  4018ec:	adrp	x1, 404000 <ferror@plt+0x2740>
  4018f0:	add	x1, x1, #0xdc0
  4018f4:	stp	x23, x24, [sp, #48]
  4018f8:	adrp	x20, 404000 <ferror@plt+0x2740>
  4018fc:	stp	x25, x26, [sp, #64]
  401900:	add	x20, x20, #0xd48
  401904:	sbfiz	x24, x19, #3, #32
  401908:	str	x27, [sp, #80]
  40190c:	adrp	x21, 405000 <ferror@plt+0x3740>
  401910:	stp	xzr, xzr, [sp, #120]
  401914:	adrp	x25, 404000 <ferror@plt+0x2740>
  401918:	add	x21, x21, #0x68
  40191c:	stp	xzr, xzr, [sp, #136]
  401920:	add	x25, x25, #0xd78
  401924:	adrp	x23, 417000 <ferror@plt+0x15740>
  401928:	stp	xzr, xzr, [sp, #152]
  40192c:	stp	xzr, xzr, [sp, #168]
  401930:	stp	xzr, xzr, [sp, #184]
  401934:	stp	xzr, xzr, [sp, #200]
  401938:	stp	xzr, xzr, [sp, #216]
  40193c:	str	xzr, [sp, #232]
  401940:	bl	4018b0 <setlocale@plt>
  401944:	adrp	x1, 404000 <ferror@plt+0x2740>
  401948:	add	x1, x1, #0xd30
  40194c:	mov	x0, x20
  401950:	bl	401640 <bindtextdomain@plt>
  401954:	mov	x0, x20
  401958:	adrp	x20, 404000 <ferror@plt+0x2740>
  40195c:	bl	4016f0 <textdomain@plt>
  401960:	add	x20, x20, #0xf78
  401964:	adrp	x0, 402000 <ferror@plt+0x740>
  401968:	add	x0, x0, #0xc0
  40196c:	bl	404ce8 <ferror@plt+0x3428>
  401970:	cmp	x24, #0x0
  401974:	cset	w26, ne  // ne = any
  401978:	mov	x3, x21
  40197c:	mov	x2, x20
  401980:	mov	x1, x22
  401984:	mov	w0, w19
  401988:	mov	x4, #0x0                   	// #0
  40198c:	bl	401700 <getopt_long@plt>
  401990:	cmn	w0, #0x1
  401994:	b.eq	401a28 <ferror@plt+0x168>  // b.none
  401998:	cmp	w0, #0x68
  40199c:	b.eq	401cdc <ferror@plt+0x41c>  // b.none
  4019a0:	b.gt	4019dc <ferror@plt+0x11c>
  4019a4:	cmp	w0, #0x56
  4019a8:	b.ne	401b04 <ferror@plt+0x244>  // b.any
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	adrp	x1, 404000 <ferror@plt+0x2740>
  4019b4:	mov	x0, #0x0                   	// #0
  4019b8:	add	x1, x1, #0xd90
  4019bc:	bl	401810 <dcgettext@plt>
  4019c0:	adrp	x1, 417000 <ferror@plt+0x15740>
  4019c4:	adrp	x2, 404000 <ferror@plt+0x2740>
  4019c8:	add	x2, x2, #0xda0
  4019cc:	ldr	x1, [x1, #544]
  4019d0:	bl	401860 <printf@plt>
  4019d4:	mov	w0, #0x0                   	// #0
  4019d8:	bl	401540 <exit@plt>
  4019dc:	cmp	w0, #0x6d
  4019e0:	b.ne	401b2c <ferror@plt+0x26c>  // b.any
  4019e4:	ldr	x27, [x23, #528]
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	mov	x1, x25
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	bl	401810 <dcgettext@plt>
  4019f8:	mov	x1, x0
  4019fc:	mov	x0, x27
  401a00:	bl	403ed0 <ferror@plt+0x2610>
  401a04:	mov	x3, x21
  401a08:	mov	x2, x20
  401a0c:	mov	x1, x22
  401a10:	mov	x4, #0x0                   	// #0
  401a14:	str	x0, [sp, #224]
  401a18:	mov	w0, w19
  401a1c:	bl	401700 <getopt_long@plt>
  401a20:	cmn	w0, #0x1
  401a24:	b.ne	401998 <ferror@plt+0xd8>  // b.any
  401a28:	ldr	x0, [sp, #224]
  401a2c:	cbz	x0, 401a38 <ferror@plt+0x178>
  401a30:	ldr	x0, [sp, #216]
  401a34:	cbz	x0, 401c44 <ferror@plt+0x384>
  401a38:	add	x0, sp, #0x78
  401a3c:	bl	4021c8 <ferror@plt+0x908>
  401a40:	ldr	x0, [sp, #216]
  401a44:	mov	x20, #0x0                   	// #0
  401a48:	cbz	x0, 401bb8 <ferror@plt+0x2f8>
  401a4c:	adrp	x24, 404000 <ferror@plt+0x2740>
  401a50:	adrp	x23, 404000 <ferror@plt+0x2740>
  401a54:	add	x24, x24, #0xfc0
  401a58:	add	x23, x23, #0xfd8
  401a5c:	adrp	x25, 417000 <ferror@plt+0x15740>
  401a60:	b	401a90 <ferror@plt+0x1d0>
  401a64:	ldrsb	w0, [x21, #1]
  401a68:	cbnz	w0, 401aa8 <ferror@plt+0x1e8>
  401a6c:	add	x0, sp, #0x78
  401a70:	bl	401f68 <ferror@plt+0x6a8>
  401a74:	ldrb	w1, [sp, #232]
  401a78:	mov	x22, x0
  401a7c:	tbnz	w1, #0, 401b60 <ferror@plt+0x2a0>
  401a80:	ldr	x0, [sp, #216]
  401a84:	add	x20, x20, #0x1
  401a88:	cmp	x20, x0
  401a8c:	b.cs	401bb8 <ferror@plt+0x2f8>  // b.hs, b.nlast
  401a90:	ldr	x0, [sp, #208]
  401a94:	mov	w1, #0x0                   	// #0
  401a98:	ldr	x21, [x0, x20, lsl #3]
  401a9c:	ldrsb	w0, [x21]
  401aa0:	cmp	w0, #0x2d
  401aa4:	b.eq	401a64 <ferror@plt+0x1a4>  // b.none
  401aa8:	mov	x0, x21
  401aac:	bl	401600 <open@plt>
  401ab0:	mov	w19, w0
  401ab4:	tbnz	w0, #31, 401b98 <ferror@plt+0x2d8>
  401ab8:	mov	w1, w0
  401abc:	add	x0, sp, #0x78
  401ac0:	bl	401f68 <ferror@plt+0x6a8>
  401ac4:	mov	x22, x0
  401ac8:	ldrb	w1, [sp, #232]
  401acc:	tbnz	w1, #0, 401b64 <ferror@plt+0x2a4>
  401ad0:	cbz	w19, 401a80 <ferror@plt+0x1c0>
  401ad4:	mov	w0, w19
  401ad8:	bl	4016c0 <close@plt>
  401adc:	cbz	w0, 401a80 <ferror@plt+0x1c0>
  401ae0:	mov	w2, #0x5                   	// #5
  401ae4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ae8:	mov	x0, #0x0                   	// #0
  401aec:	add	x1, x1, #0xff0
  401af0:	bl	401810 <dcgettext@plt>
  401af4:	mov	x1, x0
  401af8:	mov	x2, x21
  401afc:	mov	w0, #0x1                   	// #1
  401b00:	bl	4018a0 <err@plt>
  401b04:	cmp	w0, #0x66
  401b08:	b.ne	401ca4 <ferror@plt+0x3e4>  // b.any
  401b0c:	ldr	x0, [sp, #208]
  401b10:	cbz	x0, 401b44 <ferror@plt+0x284>
  401b14:	ldr	x1, [sp, #216]
  401b18:	ldr	x2, [x23, #528]
  401b1c:	add	x3, x1, #0x1
  401b20:	str	x3, [sp, #216]
  401b24:	str	x2, [x0, x1, lsl #3]
  401b28:	b	401978 <ferror@plt+0xb8>
  401b2c:	cmp	w0, #0x76
  401b30:	b.ne	401ca4 <ferror@plt+0x3e4>  // b.any
  401b34:	ldrb	w0, [sp, #232]
  401b38:	orr	w0, w0, #0x1
  401b3c:	strb	w0, [sp, #232]
  401b40:	b	401978 <ferror@plt+0xb8>
  401b44:	mov	x0, x24
  401b48:	bl	4015f0 <malloc@plt>
  401b4c:	cmp	x0, #0x0
  401b50:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  401b54:	b.ne	401e44 <ferror@plt+0x584>  // b.any
  401b58:	str	x0, [sp, #208]
  401b5c:	b	401b14 <ferror@plt+0x254>
  401b60:	mov	w19, #0x0                   	// #0
  401b64:	ldr	x26, [x25, #520]
  401b68:	mov	w4, #0x5                   	// #5
  401b6c:	mov	x3, x22
  401b70:	mov	x2, x24
  401b74:	mov	x1, x23
  401b78:	mov	x0, #0x0                   	// #0
  401b7c:	bl	4017c0 <dcngettext@plt>
  401b80:	mov	x1, x0
  401b84:	mov	x3, x21
  401b88:	mov	x2, x22
  401b8c:	mov	x0, x26
  401b90:	bl	401890 <fprintf@plt>
  401b94:	b	401ad0 <ferror@plt+0x210>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	add	x1, x1, #0xfb0
  401ba8:	bl	401810 <dcgettext@plt>
  401bac:	mov	x1, x21
  401bb0:	bl	401720 <warn@plt>
  401bb4:	b	401a80 <ferror@plt+0x1c0>
  401bb8:	ldr	x0, [sp, #208]
  401bbc:	bl	401750 <free@plt>
  401bc0:	add	x0, sp, #0xf0
  401bc4:	mov	x1, #0x80                  	// #128
  401bc8:	bl	402f58 <ferror@plt+0x1698>
  401bcc:	add	x0, sp, #0x78
  401bd0:	add	x1, sp, #0xf0
  401bd4:	mov	w2, #0x80                  	// #128
  401bd8:	bl	402be8 <ferror@plt+0x1328>
  401bdc:	ldrb	w0, [sp, #232]
  401be0:	tbnz	w0, #0, 401c5c <ferror@plt+0x39c>
  401be4:	add	x19, sp, #0x68
  401be8:	adrp	x20, 405000 <ferror@plt+0x3740>
  401bec:	add	x21, x19, #0x10
  401bf0:	add	x20, x20, #0x38
  401bf4:	add	x1, sp, #0x78
  401bf8:	mov	x0, x19
  401bfc:	bl	402d08 <ferror@plt+0x1448>
  401c00:	ldrb	w1, [x19], #1
  401c04:	mov	x0, x20
  401c08:	bl	401860 <printf@plt>
  401c0c:	cmp	x21, x19
  401c10:	b.ne	401c00 <ferror@plt+0x340>  // b.any
  401c14:	adrp	x1, 417000 <ferror@plt+0x15740>
  401c18:	mov	w0, #0xa                   	// #10
  401c1c:	ldr	x1, [x1, #536]
  401c20:	bl	401580 <putc@plt>
  401c24:	mov	w0, #0x0                   	// #0
  401c28:	ldp	x19, x20, [sp, #16]
  401c2c:	ldp	x21, x22, [sp, #32]
  401c30:	ldp	x23, x24, [sp, #48]
  401c34:	ldp	x25, x26, [sp, #64]
  401c38:	ldr	x27, [sp, #80]
  401c3c:	ldp	x29, x30, [sp], #368
  401c40:	ret
  401c44:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c48:	add	x1, x1, #0xf80
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	bl	401810 <dcgettext@plt>
  401c54:	bl	4017e0 <warnx@plt>
  401c58:	b	401a38 <ferror@plt+0x178>
  401c5c:	adrp	x0, 417000 <ferror@plt+0x15740>
  401c60:	adrp	x2, 405000 <ferror@plt+0x3740>
  401c64:	adrp	x1, 405000 <ferror@plt+0x3740>
  401c68:	add	x2, x2, #0x8
  401c6c:	add	x1, x1, #0x20
  401c70:	mov	w4, #0x5                   	// #5
  401c74:	ldr	x20, [x0, #520]
  401c78:	mov	x3, #0x80                  	// #128
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	bl	4017c0 <dcngettext@plt>
  401c84:	mov	x19, x0
  401c88:	bl	4031c8 <ferror@plt+0x1908>
  401c8c:	mov	x1, x19
  401c90:	mov	x3, x0
  401c94:	mov	w2, #0x80                  	// #128
  401c98:	mov	x0, x20
  401c9c:	bl	401890 <fprintf@plt>
  401ca0:	b	401be4 <ferror@plt+0x324>
  401ca4:	adrp	x0, 417000 <ferror@plt+0x15740>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 404000 <ferror@plt+0x2740>
  401cb0:	add	x1, x1, #0xf50
  401cb4:	ldr	x19, [x0, #520]
  401cb8:	mov	x0, #0x0                   	// #0
  401cbc:	bl	401810 <dcgettext@plt>
  401cc0:	mov	x1, x0
  401cc4:	adrp	x2, 417000 <ferror@plt+0x15740>
  401cc8:	mov	x0, x19
  401ccc:	ldr	x2, [x2, #544]
  401cd0:	bl	401890 <fprintf@plt>
  401cd4:	mov	w0, #0x1                   	// #1
  401cd8:	bl	401540 <exit@plt>
  401cdc:	adrp	x3, 417000 <ferror@plt+0x15740>
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ce8:	mov	x0, #0x0                   	// #0
  401cec:	ldr	x19, [x3, #536]
  401cf0:	add	x1, x1, #0xdb8
  401cf4:	bl	401810 <dcgettext@plt>
  401cf8:	mov	x1, x19
  401cfc:	bl	401530 <fputs@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	add	x1, x1, #0xdc8
  401d10:	bl	401810 <dcgettext@plt>
  401d14:	mov	x1, x0
  401d18:	adrp	x2, 417000 <ferror@plt+0x15740>
  401d1c:	mov	x0, x19
  401d20:	ldr	x2, [x2, #544]
  401d24:	bl	401890 <fprintf@plt>
  401d28:	mov	x1, x19
  401d2c:	mov	w0, #0xa                   	// #10
  401d30:	bl	4015a0 <fputc@plt>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	add	x1, x1, #0xdd8
  401d44:	bl	401810 <dcgettext@plt>
  401d48:	mov	x1, x19
  401d4c:	bl	401530 <fputs@plt>
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	add	x1, x1, #0xe00
  401d60:	bl	401810 <dcgettext@plt>
  401d64:	mov	x1, x19
  401d68:	bl	401530 <fputs@plt>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	add	x1, x1, #0xe10
  401d7c:	bl	401810 <dcgettext@plt>
  401d80:	mov	x1, x19
  401d84:	bl	401530 <fputs@plt>
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d90:	mov	x0, #0x0                   	// #0
  401d94:	add	x1, x1, #0xe48
  401d98:	bl	401810 <dcgettext@plt>
  401d9c:	mov	x1, x19
  401da0:	bl	401530 <fputs@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0xe88
  401db4:	bl	401810 <dcgettext@plt>
  401db8:	mov	x1, x19
  401dbc:	bl	401530 <fputs@plt>
  401dc0:	mov	x1, x19
  401dc4:	mov	w0, #0xa                   	// #10
  401dc8:	bl	4015a0 <fputc@plt>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dd4:	mov	x0, #0x0                   	// #0
  401dd8:	add	x1, x1, #0xec0
  401ddc:	bl	401810 <dcgettext@plt>
  401de0:	mov	x19, x0
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	add	x1, x1, #0xed8
  401df4:	bl	401810 <dcgettext@plt>
  401df8:	mov	x4, x0
  401dfc:	adrp	x3, 404000 <ferror@plt+0x2740>
  401e00:	add	x3, x3, #0xee8
  401e04:	mov	x2, x19
  401e08:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e0c:	adrp	x0, 404000 <ferror@plt+0x2740>
  401e10:	add	x1, x1, #0xef8
  401e14:	add	x0, x0, #0xf08
  401e18:	bl	401860 <printf@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0xf20
  401e2c:	bl	401810 <dcgettext@plt>
  401e30:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e34:	add	x1, x1, #0xf40
  401e38:	bl	401860 <printf@plt>
  401e3c:	mov	w0, #0x0                   	// #0
  401e40:	bl	401540 <exit@plt>
  401e44:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e48:	mov	x2, x24
  401e4c:	add	x1, x1, #0xd58
  401e50:	mov	w0, #0x1                   	// #1
  401e54:	bl	4018a0 <err@plt>
  401e58:	mov	x29, #0x0                   	// #0
  401e5c:	mov	x30, #0x0                   	// #0
  401e60:	mov	x5, x0
  401e64:	ldr	x1, [sp]
  401e68:	add	x2, sp, #0x8
  401e6c:	mov	x6, sp
  401e70:	movz	x0, #0x0, lsl #48
  401e74:	movk	x0, #0x0, lsl #32
  401e78:	movk	x0, #0x40, lsl #16
  401e7c:	movk	x0, #0x18d0
  401e80:	movz	x3, #0x0, lsl #48
  401e84:	movk	x3, #0x0, lsl #32
  401e88:	movk	x3, #0x40, lsl #16
  401e8c:	movk	x3, #0x4c60
  401e90:	movz	x4, #0x0, lsl #48
  401e94:	movk	x4, #0x0, lsl #32
  401e98:	movk	x4, #0x40, lsl #16
  401e9c:	movk	x4, #0x4ce0
  401ea0:	bl	401650 <__libc_start_main@plt>
  401ea4:	bl	4016e0 <abort@plt>
  401ea8:	adrp	x0, 416000 <ferror@plt+0x14740>
  401eac:	ldr	x0, [x0, #4064]
  401eb0:	cbz	x0, 401eb8 <ferror@plt+0x5f8>
  401eb4:	b	4016d0 <__gmon_start__@plt>
  401eb8:	ret
  401ebc:	nop
  401ec0:	adrp	x0, 417000 <ferror@plt+0x15740>
  401ec4:	add	x0, x0, #0x208
  401ec8:	adrp	x1, 417000 <ferror@plt+0x15740>
  401ecc:	add	x1, x1, #0x208
  401ed0:	cmp	x1, x0
  401ed4:	b.eq	401eec <ferror@plt+0x62c>  // b.none
  401ed8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401edc:	ldr	x1, [x1, #3344]
  401ee0:	cbz	x1, 401eec <ferror@plt+0x62c>
  401ee4:	mov	x16, x1
  401ee8:	br	x16
  401eec:	ret
  401ef0:	adrp	x0, 417000 <ferror@plt+0x15740>
  401ef4:	add	x0, x0, #0x208
  401ef8:	adrp	x1, 417000 <ferror@plt+0x15740>
  401efc:	add	x1, x1, #0x208
  401f00:	sub	x1, x1, x0
  401f04:	lsr	x2, x1, #63
  401f08:	add	x1, x2, x1, asr #3
  401f0c:	cmp	xzr, x1, asr #1
  401f10:	asr	x1, x1, #1
  401f14:	b.eq	401f2c <ferror@plt+0x66c>  // b.none
  401f18:	adrp	x2, 404000 <ferror@plt+0x2740>
  401f1c:	ldr	x2, [x2, #3352]
  401f20:	cbz	x2, 401f2c <ferror@plt+0x66c>
  401f24:	mov	x16, x2
  401f28:	br	x16
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-32]!
  401f34:	mov	x29, sp
  401f38:	str	x19, [sp, #16]
  401f3c:	adrp	x19, 417000 <ferror@plt+0x15740>
  401f40:	ldrb	w0, [x19, #552]
  401f44:	cbnz	w0, 401f54 <ferror@plt+0x694>
  401f48:	bl	401ec0 <ferror@plt+0x600>
  401f4c:	mov	w0, #0x1                   	// #1
  401f50:	strb	w0, [x19, #552]
  401f54:	ldr	x19, [sp, #16]
  401f58:	ldp	x29, x30, [sp], #32
  401f5c:	ret
  401f60:	b	401ef0 <ferror@plt+0x630>
  401f64:	nop
  401f68:	mov	x12, #0x1070                	// #4208
  401f6c:	sub	sp, sp, x12
  401f70:	stp	x29, x30, [sp]
  401f74:	mov	x29, sp
  401f78:	stp	x25, x26, [sp, #64]
  401f7c:	mov	x25, x0
  401f80:	mov	w26, w1
  401f84:	stp	x23, x24, [sp, #48]
  401f88:	mov	x0, #0x1000                	// #4096
  401f8c:	ldr	x24, [x25, #104]
  401f90:	stp	x27, x28, [sp, #80]
  401f94:	mov	x28, #0xb280                	// #45696
  401f98:	cmp	x24, #0x0
  401f9c:	mov	x27, x0
  401fa0:	csel	x24, x24, x0, ne  // ne = any
  401fa4:	movk	x28, #0xee6, lsl #16
  401fa8:	stp	x19, x20, [sp, #16]
  401fac:	stp	x21, x22, [sp, #32]
  401fb0:	mov	x22, #0x0                   	// #0
  401fb4:	nop
  401fb8:	sub	x19, x24, x22
  401fbc:	cmp	x19, #0x1, lsl #12
  401fc0:	add	x21, sp, #0x70
  401fc4:	csel	x19, x19, x27, cc  // cc = lo, ul, last
  401fc8:	mov	x0, x21
  401fcc:	mov	x2, x19
  401fd0:	mov	x20, #0x0                   	// #0
  401fd4:	mov	w23, #0x0                   	// #0
  401fd8:	mov	w1, #0x0                   	// #0
  401fdc:	bl	401670 <memset@plt>
  401fe0:	mov	x2, x19
  401fe4:	mov	x1, x21
  401fe8:	mov	w0, w26
  401fec:	bl	4017f0 <read@plt>
  401ff0:	cmp	x0, #0x0
  401ff4:	b.le	402024 <ferror@plt+0x764>
  401ff8:	add	x21, x21, x0
  401ffc:	add	x20, x20, x0
  402000:	subs	x19, x19, x0
  402004:	b.eq	40209c <ferror@plt+0x7dc>  // b.none
  402008:	mov	x2, x19
  40200c:	mov	x1, x21
  402010:	mov	w0, w26
  402014:	mov	w23, #0x0                   	// #0
  402018:	bl	4017f0 <read@plt>
  40201c:	cmp	x0, #0x0
  402020:	b.gt	401ff8 <ferror@plt+0x738>
  402024:	b.eq	402044 <ferror@plt+0x784>  // b.none
  402028:	bl	401870 <__errno_location@plt>
  40202c:	ldr	w0, [x0]
  402030:	cmp	w0, #0xb
  402034:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402038:	b.ne	402044 <ferror@plt+0x784>  // b.any
  40203c:	cmp	w23, #0x4
  402040:	b.le	402084 <ferror@plt+0x7c4>
  402044:	cbnz	x20, 40209c <ferror@plt+0x7dc>
  402048:	add	x1, sp, #0x70
  40204c:	mov	x0, x25
  402050:	mov	w2, #0x1                   	// #1
  402054:	strb	wzr, [sp, #112]
  402058:	bl	402be8 <ferror@plt+0x1328>
  40205c:	mov	x0, x22
  402060:	mov	x12, #0x1070                	// #4208
  402064:	ldp	x29, x30, [sp]
  402068:	ldp	x19, x20, [sp, #16]
  40206c:	ldp	x21, x22, [sp, #32]
  402070:	ldp	x23, x24, [sp, #48]
  402074:	ldp	x25, x26, [sp, #64]
  402078:	ldp	x27, x28, [sp, #80]
  40207c:	add	sp, sp, x12
  402080:	ret
  402084:	add	w23, w23, #0x1
  402088:	add	x0, sp, #0x60
  40208c:	mov	x1, #0x0                   	// #0
  402090:	stp	xzr, x28, [sp, #96]
  402094:	bl	401760 <nanosleep@plt>
  402098:	b	401fe0 <ferror@plt+0x720>
  40209c:	add	x22, x22, x20
  4020a0:	mov	w2, w20
  4020a4:	add	x1, sp, #0x70
  4020a8:	mov	x0, x25
  4020ac:	bl	402be8 <ferror@plt+0x1328>
  4020b0:	cmp	x24, x22
  4020b4:	b.hi	401fb8 <ferror@plt+0x6f8>  // b.pmore
  4020b8:	b	402048 <ferror@plt+0x788>
  4020bc:	nop
  4020c0:	stp	x29, x30, [sp, #-32]!
  4020c4:	adrp	x0, 417000 <ferror@plt+0x15740>
  4020c8:	mov	x29, sp
  4020cc:	stp	x19, x20, [sp, #16]
  4020d0:	ldr	x20, [x0, #536]
  4020d4:	bl	401870 <__errno_location@plt>
  4020d8:	mov	x19, x0
  4020dc:	mov	x0, x20
  4020e0:	str	wzr, [x19]
  4020e4:	bl	4018c0 <ferror@plt>
  4020e8:	cbz	w0, 402188 <ferror@plt+0x8c8>
  4020ec:	ldr	w0, [x19]
  4020f0:	cmp	w0, #0x9
  4020f4:	b.ne	402138 <ferror@plt+0x878>  // b.any
  4020f8:	adrp	x0, 417000 <ferror@plt+0x15740>
  4020fc:	ldr	x20, [x0, #520]
  402100:	str	wzr, [x19]
  402104:	mov	x0, x20
  402108:	bl	4018c0 <ferror@plt>
  40210c:	cbnz	w0, 402120 <ferror@plt+0x860>
  402110:	mov	x0, x20
  402114:	bl	4017d0 <fflush@plt>
  402118:	cbz	w0, 402168 <ferror@plt+0x8a8>
  40211c:	nop
  402120:	ldr	w0, [x19]
  402124:	cmp	w0, #0x9
  402128:	b.ne	402160 <ferror@plt+0x8a0>  // b.any
  40212c:	ldp	x19, x20, [sp, #16]
  402130:	ldp	x29, x30, [sp], #32
  402134:	ret
  402138:	cmp	w0, #0x20
  40213c:	b.eq	4020f8 <ferror@plt+0x838>  // b.none
  402140:	adrp	x1, 404000 <ferror@plt+0x2740>
  402144:	mov	w2, #0x5                   	// #5
  402148:	add	x1, x1, #0xd20
  40214c:	cbz	w0, 4021b4 <ferror@plt+0x8f4>
  402150:	mov	x0, #0x0                   	// #0
  402154:	bl	401810 <dcgettext@plt>
  402158:	bl	401720 <warn@plt>
  40215c:	nop
  402160:	mov	w0, #0x1                   	// #1
  402164:	bl	401500 <_exit@plt>
  402168:	mov	x0, x20
  40216c:	bl	4015d0 <fileno@plt>
  402170:	tbnz	w0, #31, 402120 <ferror@plt+0x860>
  402174:	bl	401550 <dup@plt>
  402178:	tbnz	w0, #31, 402120 <ferror@plt+0x860>
  40217c:	bl	4016c0 <close@plt>
  402180:	cbz	w0, 40212c <ferror@plt+0x86c>
  402184:	b	402120 <ferror@plt+0x860>
  402188:	mov	x0, x20
  40218c:	bl	4017d0 <fflush@plt>
  402190:	cbnz	w0, 4020ec <ferror@plt+0x82c>
  402194:	mov	x0, x20
  402198:	bl	4015d0 <fileno@plt>
  40219c:	tbnz	w0, #31, 4020ec <ferror@plt+0x82c>
  4021a0:	bl	401550 <dup@plt>
  4021a4:	tbnz	w0, #31, 4020ec <ferror@plt+0x82c>
  4021a8:	bl	4016c0 <close@plt>
  4021ac:	cbz	w0, 4020f8 <ferror@plt+0x838>
  4021b0:	b	4020ec <ferror@plt+0x82c>
  4021b4:	mov	x0, #0x0                   	// #0
  4021b8:	bl	401810 <dcgettext@plt>
  4021bc:	bl	4017e0 <warnx@plt>
  4021c0:	b	402160 <ferror@plt+0x8a0>
  4021c4:	nop
  4021c8:	mov	x2, #0x2301                	// #8961
  4021cc:	mov	x1, #0xdcfe                	// #56574
  4021d0:	movk	x2, #0x6745, lsl #16
  4021d4:	movk	x1, #0x98ba, lsl #16
  4021d8:	movk	x2, #0xab89, lsl #32
  4021dc:	movk	x1, #0x5476, lsl #32
  4021e0:	movk	x2, #0xefcd, lsl #48
  4021e4:	movk	x1, #0x1032, lsl #48
  4021e8:	stp	x2, x1, [x0]
  4021ec:	str	xzr, [x0, #16]
  4021f0:	ret
  4021f4:	nop
  4021f8:	stp	x29, x30, [sp, #-96]!
  4021fc:	mov	w17, #0xb756                	// #46934
  402200:	movk	w17, #0xe8c7, lsl #16
  402204:	mov	x29, sp
  402208:	ldp	w12, w13, [x0, #8]
  40220c:	stp	x21, x22, [sp, #32]
  402210:	mov	w3, #0x70db                	// #28891
  402214:	ldp	w14, w11, [x0]
  402218:	eor	w6, w12, w13
  40221c:	stp	x27, x28, [sp, #80]
  402220:	movk	w3, #0x2420, lsl #16
  402224:	and	w6, w6, w11
  402228:	ldp	w27, w21, [x1]
  40222c:	eor	w6, w6, w13
  402230:	stp	x23, x24, [sp, #48]
  402234:	mov	w23, #0xa478                	// #42104
  402238:	add	w6, w6, w14
  40223c:	movk	w23, #0xd76a, lsl #16
  402240:	add	w23, w27, w23
  402244:	add	w23, w23, w6
  402248:	eor	w5, w11, w12
  40224c:	add	w17, w21, w17
  402250:	mov	w2, #0xceee                	// #52974
  402254:	ror	w23, w23, #25
  402258:	add	w23, w11, w23
  40225c:	movk	w2, #0xc1bd, lsl #16
  402260:	and	w5, w5, w23
  402264:	eor	w4, w11, w23
  402268:	eor	w5, w5, w12
  40226c:	stp	x25, x26, [sp, #64]
  402270:	add	w5, w5, w13
  402274:	add	w17, w17, w5
  402278:	mov	w9, #0xfaf                 	// #4015
  40227c:	ldp	w16, w22, [x1, #8]
  402280:	ror	w17, w17, #20
  402284:	add	w17, w23, w17
  402288:	movk	w9, #0xf57c, lsl #16
  40228c:	and	w4, w4, w17
  402290:	add	w3, w16, w3
  402294:	eor	w4, w4, w11
  402298:	eor	w10, w23, w17
  40229c:	add	w4, w4, w12
  4022a0:	add	w2, w22, w2
  4022a4:	add	w4, w3, w4
  4022a8:	mov	w8, #0xc62a                	// #50730
  4022ac:	ldp	w18, w24, [x1, #16]
  4022b0:	ror	w4, w4, #15
  4022b4:	add	w4, w17, w4
  4022b8:	movk	w8, #0x4787, lsl #16
  4022bc:	and	w10, w10, w4
  4022c0:	eor	w25, w17, w4
  4022c4:	eor	w10, w10, w23
  4022c8:	add	w9, w18, w9
  4022cc:	add	w10, w10, w11
  4022d0:	add	w8, w24, w8
  4022d4:	add	w10, w2, w10
  4022d8:	stp	x19, x20, [sp, #16]
  4022dc:	mov	w7, #0x4613                	// #17939
  4022e0:	ror	w10, w10, #10
  4022e4:	add	w10, w4, w10
  4022e8:	movk	w7, #0xa830, lsl #16
  4022ec:	and	w25, w25, w10
  4022f0:	mov	w6, #0x9501                	// #38145
  4022f4:	eor	w25, w25, w17
  4022f8:	movk	w6, #0xfd46, lsl #16
  4022fc:	add	w25, w25, w23
  402300:	eor	w23, w4, w10
  402304:	add	w9, w9, w25
  402308:	mov	w3, #0x98d8                	// #39128
  40230c:	ldp	w19, w26, [x1, #24]
  402310:	ror	w9, w9, #25
  402314:	add	w9, w10, w9
  402318:	movk	w3, #0x6980, lsl #16
  40231c:	and	w23, w23, w9
  402320:	add	w7, w19, w7
  402324:	eor	w23, w23, w4
  402328:	add	w6, w26, w6
  40232c:	add	w17, w23, w17
  402330:	eor	w23, w10, w9
  402334:	add	w8, w8, w17
  402338:	mov	w5, #0xf7af                	// #63407
  40233c:	ldp	w20, w15, [x1, #32]
  402340:	ror	w8, w8, #20
  402344:	add	w8, w9, w8
  402348:	movk	w5, #0x8b44, lsl #16
  40234c:	and	w23, w23, w8
  402350:	add	w3, w20, w3
  402354:	eor	w23, w23, w10
  402358:	add	w5, w15, w5
  40235c:	add	w4, w23, w4
  402360:	eor	w23, w9, w8
  402364:	add	w7, w7, w4
  402368:	mov	w25, #0xffff5bb1            	// #-42063
  40236c:	ldp	w2, w17, [x1, #40]
  402370:	ror	w7, w7, #15
  402374:	add	w7, w8, w7
  402378:	mov	w4, #0xd7be                	// #55230
  40237c:	and	w23, w23, w7
  402380:	add	w25, w2, w25
  402384:	eor	w23, w23, w9
  402388:	movk	w4, #0x895c, lsl #16
  40238c:	add	w23, w23, w10
  402390:	eor	w10, w8, w7
  402394:	add	w6, w6, w23
  402398:	add	w4, w17, w4
  40239c:	ldr	w23, [x1, #48]
  4023a0:	mov	w28, #0x438e                	// #17294
  4023a4:	ldr	w30, [x1, #52]
  4023a8:	ror	w6, w6, #10
  4023ac:	add	w6, w7, w6
  4023b0:	movk	w28, #0xa679, lsl #16
  4023b4:	and	w10, w10, w6
  4023b8:	eor	w10, w10, w8
  4023bc:	add	w9, w10, w9
  4023c0:	eor	w10, w7, w6
  4023c4:	add	w9, w3, w9
  4023c8:	mov	w3, #0x1122                	// #4386
  4023cc:	movk	w3, #0x6b90, lsl #16
  4023d0:	add	w3, w23, w3
  4023d4:	ror	w9, w9, #25
  4023d8:	add	w9, w6, w9
  4023dc:	and	w10, w10, w9
  4023e0:	eor	w10, w10, w7
  4023e4:	add	w10, w10, w8
  4023e8:	eor	w8, w6, w9
  4023ec:	add	w5, w5, w10
  4023f0:	mov	w10, #0x7193                	// #29075
  4023f4:	movk	w10, #0xfd98, lsl #16
  4023f8:	add	w10, w30, w10
  4023fc:	ror	w5, w5, #20
  402400:	add	w5, w9, w5
  402404:	and	w8, w8, w5
  402408:	eor	w8, w8, w6
  40240c:	add	w7, w8, w7
  402410:	eor	w8, w9, w5
  402414:	add	w7, w25, w7
  402418:	ldp	w25, w1, [x1, #56]
  40241c:	ror	w7, w7, #15
  402420:	add	w7, w5, w7
  402424:	and	w8, w8, w7
  402428:	add	w28, w25, w28
  40242c:	eor	w8, w8, w9
  402430:	add	w8, w8, w6
  402434:	eor	w6, w5, w7
  402438:	add	w4, w4, w8
  40243c:	mov	w8, #0x821                 	// #2081
  402440:	movk	w8, #0x49b4, lsl #16
  402444:	add	w8, w1, w8
  402448:	ror	w4, w4, #10
  40244c:	add	w4, w7, w4
  402450:	and	w6, w6, w4
  402454:	eor	w6, w6, w5
  402458:	add	w9, w6, w9
  40245c:	eor	w6, w7, w4
  402460:	add	w3, w3, w9
  402464:	ror	w3, w3, #25
  402468:	add	w3, w4, w3
  40246c:	and	w6, w6, w3
  402470:	eor	w9, w4, w3
  402474:	eor	w6, w6, w7
  402478:	add	w5, w6, w5
  40247c:	mov	w6, #0xb340                	// #45888
  402480:	add	w10, w10, w5
  402484:	movk	w6, #0xc040, lsl #16
  402488:	add	w6, w19, w6
  40248c:	ror	w10, w10, #20
  402490:	add	w10, w3, w10
  402494:	and	w9, w9, w10
  402498:	eor	w5, w3, w10
  40249c:	eor	w9, w9, w4
  4024a0:	add	w7, w9, w7
  4024a4:	add	w7, w28, w7
  4024a8:	mov	w28, #0x2562                	// #9570
  4024ac:	movk	w28, #0xf61e, lsl #16
  4024b0:	add	w28, w21, w28
  4024b4:	ror	w9, w7, #15
  4024b8:	add	w9, w10, w9
  4024bc:	and	w5, w5, w9
  4024c0:	eor	w5, w5, w3
  4024c4:	add	w4, w5, w4
  4024c8:	mov	w5, #0x5a51                	// #23121
  4024cc:	add	w8, w8, w4
  4024d0:	movk	w5, #0x265e, lsl #16
  4024d4:	add	w5, w17, w5
  4024d8:	mov	w4, #0xc7aa                	// #51114
  4024dc:	movk	w4, #0xe9b6, lsl #16
  4024e0:	ror	w8, w8, #10
  4024e4:	add	w8, w9, w8
  4024e8:	add	w4, w27, w4
  4024ec:	eor	w7, w9, w8
  4024f0:	and	w7, w7, w10
  4024f4:	eor	w7, w7, w9
  4024f8:	add	w3, w7, w3
  4024fc:	add	w3, w28, w3
  402500:	ror	w7, w3, #27
  402504:	add	w7, w8, w7
  402508:	eor	w3, w8, w7
  40250c:	and	w3, w3, w9
  402510:	eor	w3, w3, w8
  402514:	add	w10, w3, w10
  402518:	add	w6, w6, w10
  40251c:	mov	w10, #0x1453                	// #5203
  402520:	movk	w10, #0x244, lsl #16
  402524:	add	w10, w2, w10
  402528:	ror	w6, w6, #23
  40252c:	add	w6, w7, w6
  402530:	eor	w3, w7, w6
  402534:	and	w3, w3, w8
  402538:	eor	w3, w3, w7
  40253c:	add	w9, w3, w9
  402540:	mov	w3, #0x105d                	// #4189
  402544:	add	w5, w5, w9
  402548:	movk	w3, #0xd62f, lsl #16
  40254c:	add	w3, w24, w3
  402550:	ror	w5, w5, #18
  402554:	add	w5, w6, w5
  402558:	eor	w9, w6, w5
  40255c:	and	w9, w9, w7
  402560:	eor	w9, w9, w6
  402564:	add	w8, w9, w8
  402568:	mov	w9, #0xe681                	// #59009
  40256c:	add	w4, w4, w8
  402570:	movk	w9, #0xd8a1, lsl #16
  402574:	add	w9, w1, w9
  402578:	ror	w4, w4, #12
  40257c:	add	w4, w5, w4
  402580:	eor	w8, w5, w4
  402584:	and	w8, w8, w6
  402588:	eor	w8, w8, w5
  40258c:	add	w7, w8, w7
  402590:	mov	w8, #0xfbc8                	// #64456
  402594:	add	w3, w3, w7
  402598:	movk	w8, #0xe7d3, lsl #16
  40259c:	add	w8, w18, w8
  4025a0:	ror	w3, w3, #27
  4025a4:	add	w3, w4, w3
  4025a8:	eor	w7, w4, w3
  4025ac:	and	w7, w7, w5
  4025b0:	eor	w7, w7, w4
  4025b4:	add	w6, w7, w6
  4025b8:	mov	w7, #0xcde6                	// #52710
  4025bc:	add	w10, w10, w6
  4025c0:	movk	w7, #0x21e1, lsl #16
  4025c4:	add	w7, w15, w7
  4025c8:	ror	w10, w10, #23
  4025cc:	add	w10, w3, w10
  4025d0:	eor	w6, w3, w10
  4025d4:	and	w6, w6, w4
  4025d8:	eor	w6, w6, w3
  4025dc:	add	w5, w6, w5
  4025e0:	mov	w6, #0x7d6                 	// #2006
  4025e4:	add	w9, w9, w5
  4025e8:	movk	w6, #0xc337, lsl #16
  4025ec:	add	w6, w25, w6
  4025f0:	ror	w9, w9, #18
  4025f4:	add	w9, w10, w9
  4025f8:	eor	w5, w10, w9
  4025fc:	and	w5, w5, w3
  402600:	eor	w5, w5, w10
  402604:	add	w4, w5, w4
  402608:	mov	w5, #0xd87                 	// #3463
  40260c:	add	w8, w8, w4
  402610:	movk	w5, #0xf4d5, lsl #16
  402614:	add	w5, w22, w5
  402618:	ror	w8, w8, #12
  40261c:	add	w8, w9, w8
  402620:	eor	w4, w9, w8
  402624:	and	w4, w4, w10
  402628:	eor	w4, w4, w9
  40262c:	add	w3, w4, w3
  402630:	mov	w4, #0x14ed                	// #5357
  402634:	add	w7, w7, w3
  402638:	movk	w4, #0x455a, lsl #16
  40263c:	add	w4, w20, w4
  402640:	ror	w7, w7, #27
  402644:	add	w7, w8, w7
  402648:	eor	w3, w8, w7
  40264c:	and	w3, w3, w9
  402650:	eor	w3, w3, w8
  402654:	add	w10, w3, w10
  402658:	add	w6, w6, w10
  40265c:	mov	w10, #0xa3f8                	// #41976
  402660:	movk	w10, #0xfcef, lsl #16
  402664:	add	w10, w16, w10
  402668:	ror	w6, w6, #23
  40266c:	add	w6, w7, w6
  402670:	eor	w3, w7, w6
  402674:	and	w3, w3, w8
  402678:	eor	w3, w3, w7
  40267c:	add	w9, w3, w9
  402680:	mov	w3, #0xe905                	// #59653
  402684:	add	w5, w5, w9
  402688:	movk	w3, #0xa9e3, lsl #16
  40268c:	add	w3, w30, w3
  402690:	ror	w5, w5, #18
  402694:	add	w5, w6, w5
  402698:	eor	w9, w6, w5
  40269c:	and	w9, w9, w7
  4026a0:	eor	w9, w9, w6
  4026a4:	add	w8, w9, w8
  4026a8:	mov	w9, #0x2d9                 	// #729
  4026ac:	add	w4, w4, w8
  4026b0:	movk	w9, #0x676f, lsl #16
  4026b4:	add	w9, w26, w9
  4026b8:	ror	w4, w4, #12
  4026bc:	add	w4, w5, w4
  4026c0:	eor	w8, w5, w4
  4026c4:	and	w8, w8, w6
  4026c8:	eor	w8, w8, w5
  4026cc:	add	w7, w8, w7
  4026d0:	add	w3, w3, w7
  4026d4:	mov	w7, #0x4c8a                	// #19594
  4026d8:	movk	w7, #0x8d2a, lsl #16
  4026dc:	add	w7, w23, w7
  4026e0:	ror	w3, w3, #27
  4026e4:	add	w3, w4, w3
  4026e8:	eor	w8, w4, w3
  4026ec:	and	w8, w8, w5
  4026f0:	eor	w8, w8, w4
  4026f4:	add	w6, w8, w6
  4026f8:	add	w6, w10, w6
  4026fc:	ror	w8, w6, #23
  402700:	add	w8, w3, w8
  402704:	eor	w6, w3, w8
  402708:	and	w6, w6, w4
  40270c:	eor	w6, w6, w3
  402710:	add	w5, w6, w5
  402714:	sub	w6, w24, #0x5c, lsl #12
  402718:	add	w9, w9, w5
  40271c:	sub	w6, w6, #0x6be
  402720:	ror	w9, w9, #18
  402724:	add	w9, w8, w9
  402728:	eor	w10, w8, w9
  40272c:	and	w5, w10, w3
  402730:	eor	w5, w5, w8
  402734:	add	w4, w5, w4
  402738:	mov	w5, #0xf681                	// #63105
  40273c:	add	w7, w7, w4
  402740:	movk	w5, #0x8771, lsl #16
  402744:	add	w5, w20, w5
  402748:	mov	w4, #0x6122                	// #24866
  40274c:	movk	w4, #0x6d9d, lsl #16
  402750:	ror	w7, w7, #12
  402754:	add	w7, w9, w7
  402758:	add	w4, w17, w4
  40275c:	eor	w10, w10, w7
  402760:	eor	w28, w9, w7
  402764:	add	w3, w10, w3
  402768:	mov	w10, #0xea44                	// #59972
  40276c:	add	w6, w6, w3
  402770:	movk	w10, #0xa4be, lsl #16
  402774:	add	w10, w21, w10
  402778:	ror	w6, w6, #28
  40277c:	add	w6, w7, w6
  402780:	eor	w3, w28, w6
  402784:	add	w3, w3, w8
  402788:	eor	w8, w7, w6
  40278c:	add	w5, w5, w3
  402790:	mov	w3, #0x380c                	// #14348
  402794:	movk	w3, #0xfde5, lsl #16
  402798:	add	w3, w25, w3
  40279c:	ror	w5, w5, #21
  4027a0:	add	w5, w6, w5
  4027a4:	eor	w8, w8, w5
  4027a8:	add	w9, w8, w9
  4027ac:	eor	w8, w6, w5
  4027b0:	add	w4, w4, w9
  4027b4:	mov	w9, #0xcfa9                	// #53161
  4027b8:	movk	w9, #0x4bde, lsl #16
  4027bc:	add	w9, w18, w9
  4027c0:	ror	w4, w4, #16
  4027c4:	add	w4, w5, w4
  4027c8:	eor	w8, w8, w4
  4027cc:	add	w8, w8, w7
  4027d0:	eor	w7, w5, w4
  4027d4:	add	w3, w3, w8
  4027d8:	mov	w8, #0x4b60                	// #19296
  4027dc:	movk	w8, #0xf6bb, lsl #16
  4027e0:	add	w8, w26, w8
  4027e4:	ror	w3, w3, #9
  4027e8:	add	w3, w4, w3
  4027ec:	eor	w7, w7, w3
  4027f0:	add	w7, w7, w6
  4027f4:	eor	w6, w4, w3
  4027f8:	add	w10, w10, w7
  4027fc:	mov	w7, #0xbc70                	// #48240
  402800:	movk	w7, #0xbebf, lsl #16
  402804:	add	w7, w2, w7
  402808:	sub	w2, w2, #0x100, lsl #12
  40280c:	ror	w10, w10, #28
  402810:	add	w10, w3, w10
  402814:	sub	w2, w2, #0xb83
  402818:	eor	w6, w6, w10
  40281c:	add	w6, w6, w5
  402820:	eor	w5, w3, w10
  402824:	add	w9, w9, w6
  402828:	mov	w6, #0x7ec6                	// #32454
  40282c:	movk	w6, #0x289b, lsl #16
  402830:	add	w6, w30, w6
  402834:	ror	w9, w9, #21
  402838:	add	w9, w10, w9
  40283c:	eor	w5, w5, w9
  402840:	add	w5, w5, w4
  402844:	eor	w4, w10, w9
  402848:	add	w8, w8, w5
  40284c:	mov	w5, #0x27fa                	// #10234
  402850:	movk	w5, #0xeaa1, lsl #16
  402854:	add	w5, w27, w5
  402858:	ror	w8, w8, #16
  40285c:	add	w8, w9, w8
  402860:	eor	w4, w4, w8
  402864:	add	w4, w4, w3
  402868:	eor	w3, w9, w8
  40286c:	add	w7, w7, w4
  402870:	mov	w4, #0x3085                	// #12421
  402874:	movk	w4, #0xd4ef, lsl #16
  402878:	add	w4, w22, w4
  40287c:	ror	w7, w7, #9
  402880:	add	w7, w8, w7
  402884:	eor	w3, w3, w7
  402888:	add	w10, w3, w10
  40288c:	eor	w3, w8, w7
  402890:	add	w6, w6, w10
  402894:	mov	w10, #0x99e5                	// #39397
  402898:	movk	w10, #0xe6db, lsl #16
  40289c:	add	w10, w23, w10
  4028a0:	ror	w6, w6, #28
  4028a4:	add	w6, w7, w6
  4028a8:	eor	w3, w3, w6
  4028ac:	add	w3, w3, w9
  4028b0:	eor	w9, w7, w6
  4028b4:	add	w5, w5, w3
  4028b8:	mov	w3, #0x1d05                	// #7429
  4028bc:	movk	w3, #0x488, lsl #16
  4028c0:	add	w3, w19, w3
  4028c4:	ror	w5, w5, #21
  4028c8:	add	w5, w6, w5
  4028cc:	eor	w9, w9, w5
  4028d0:	add	w9, w9, w8
  4028d4:	eor	w8, w6, w5
  4028d8:	add	w4, w4, w9
  4028dc:	mov	w9, #0xd039                	// #53305
  4028e0:	movk	w9, #0xd9d4, lsl #16
  4028e4:	add	w9, w15, w9
  4028e8:	ror	w4, w4, #16
  4028ec:	add	w4, w5, w4
  4028f0:	eor	w8, w8, w4
  4028f4:	add	w8, w8, w7
  4028f8:	eor	w7, w5, w4
  4028fc:	add	w3, w3, w8
  402900:	ror	w3, w3, #9
  402904:	add	w3, w4, w3
  402908:	eor	w7, w7, w3
  40290c:	add	w6, w7, w6
  402910:	eor	w7, w4, w3
  402914:	add	w6, w9, w6
  402918:	mov	w9, #0x7cf8                	// #31992
  40291c:	movk	w9, #0x1fa2, lsl #16
  402920:	add	w9, w1, w9
  402924:	ror	w6, w6, #28
  402928:	add	w6, w3, w6
  40292c:	eor	w7, w7, w6
  402930:	eor	w8, w3, w6
  402934:	add	w5, w7, w5
  402938:	mov	w7, #0x5665                	// #22117
  40293c:	add	w5, w10, w5
  402940:	movk	w7, #0xc4ac, lsl #16
  402944:	add	w7, w16, w7
  402948:	ror	w5, w5, #21
  40294c:	add	w5, w6, w5
  402950:	eor	w8, w8, w5
  402954:	add	w4, w8, w4
  402958:	eor	w8, w6, w5
  40295c:	add	w4, w9, w4
  402960:	mov	w9, #0x2244                	// #8772
  402964:	movk	w9, #0xf429, lsl #16
  402968:	add	w27, w27, w9
  40296c:	mov	w9, #0xff97                	// #65431
  402970:	ror	w4, w4, #16
  402974:	add	w4, w5, w4
  402978:	movk	w9, #0x432a, lsl #16
  40297c:	eor	w8, w8, w4
  402980:	add	w26, w26, w9
  402984:	add	w3, w8, w3
  402988:	mov	w9, #0x23a7                	// #9127
  40298c:	add	w7, w7, w3
  402990:	mov	w3, #0xa039                	// #41017
  402994:	movk	w3, #0xfc93, lsl #16
  402998:	add	w24, w24, w3
  40299c:	mov	w3, #0x59c3                	// #22979
  4029a0:	ror	w7, w7, #9
  4029a4:	add	w7, w4, w7
  4029a8:	movk	w3, #0x655b, lsl #16
  4029ac:	add	w23, w23, w3
  4029b0:	orn	w3, w7, w5
  4029b4:	eor	w3, w3, w4
  4029b8:	movk	w9, #0xab94, lsl #16
  4029bc:	add	w6, w3, w6
  4029c0:	mov	w3, #0x5dd1                	// #24017
  4029c4:	add	w27, w27, w6
  4029c8:	movk	w3, #0x8584, lsl #16
  4029cc:	add	w21, w21, w3
  4029d0:	mov	w3, #0x7e4f                	// #32335
  4029d4:	movk	w3, #0x6fa8, lsl #16
  4029d8:	ror	w27, w27, #26
  4029dc:	add	w27, w7, w27
  4029e0:	add	w20, w20, w3
  4029e4:	orn	w6, w27, w4
  4029e8:	mov	w3, #0xe6e0                	// #59104
  4029ec:	movk	w3, #0xfe2c, lsl #16
  4029f0:	add	w3, w1, w3
  4029f4:	eor	w1, w6, w7
  4029f8:	add	w25, w25, w9
  4029fc:	add	w5, w1, w5
  402a00:	mov	w8, #0xcc92                	// #52370
  402a04:	add	w26, w26, w5
  402a08:	movk	w8, #0x8f0c, lsl #16
  402a0c:	add	w22, w22, w8
  402a10:	mov	w6, #0x4314                	// #17172
  402a14:	movk	w6, #0xa301, lsl #16
  402a18:	ror	w26, w26, #22
  402a1c:	add	w26, w27, w26
  402a20:	add	w19, w19, w6
  402a24:	orn	w5, w26, w7
  402a28:	mov	w1, #0x11a1                	// #4513
  402a2c:	eor	w5, w5, w27
  402a30:	movk	w1, #0x4e08, lsl #16
  402a34:	add	w4, w5, w4
  402a38:	add	w30, w30, w1
  402a3c:	add	w25, w25, w4
  402a40:	mov	w4, #0xd391                	// #54161
  402a44:	movk	w4, #0xeb86, lsl #16
  402a48:	add	w15, w15, w4
  402a4c:	mov	w1, #0x7e82                	// #32386
  402a50:	ror	w25, w25, #17
  402a54:	add	w25, w26, w25
  402a58:	movk	w1, #0xf753, lsl #16
  402a5c:	orn	w4, w25, w27
  402a60:	add	w1, w18, w1
  402a64:	eor	w4, w4, w26
  402a68:	mov	w6, #0xf235                	// #62005
  402a6c:	add	w7, w4, w7
  402a70:	movk	w6, #0xbd3a, lsl #16
  402a74:	add	w24, w24, w7
  402a78:	add	w17, w17, w6
  402a7c:	mov	w5, #0xd2bb                	// #53947
  402a80:	movk	w5, #0x2ad7, lsl #16
  402a84:	ror	w24, w24, #11
  402a88:	add	w24, w25, w24
  402a8c:	add	w16, w16, w5
  402a90:	orn	w4, w24, w26
  402a94:	eor	w4, w4, w25
  402a98:	add	w27, w4, w27
  402a9c:	add	w23, w23, w27
  402aa0:	ldp	x27, x28, [sp, #80]
  402aa4:	ror	w23, w23, #26
  402aa8:	add	w23, w24, w23
  402aac:	orn	w4, w23, w25
  402ab0:	eor	w4, w4, w24
  402ab4:	add	w26, w4, w26
  402ab8:	add	w22, w22, w26
  402abc:	ror	w22, w22, #22
  402ac0:	add	w22, w23, w22
  402ac4:	orn	w4, w22, w24
  402ac8:	eor	w4, w4, w23
  402acc:	add	w25, w4, w25
  402ad0:	add	w2, w2, w25
  402ad4:	ldp	x25, x26, [sp, #64]
  402ad8:	ror	w2, w2, #17
  402adc:	add	w2, w22, w2
  402ae0:	orn	w4, w2, w23
  402ae4:	eor	w4, w4, w22
  402ae8:	add	w24, w4, w24
  402aec:	add	w21, w21, w24
  402af0:	ror	w21, w21, #11
  402af4:	add	w21, w2, w21
  402af8:	orn	w4, w21, w22
  402afc:	eor	w4, w4, w2
  402b00:	add	w23, w4, w23
  402b04:	add	w20, w20, w23
  402b08:	ldp	x23, x24, [sp, #48]
  402b0c:	ror	w20, w20, #26
  402b10:	add	w20, w21, w20
  402b14:	orn	w4, w20, w2
  402b18:	eor	w4, w4, w21
  402b1c:	add	w22, w4, w22
  402b20:	add	w3, w3, w22
  402b24:	ror	w3, w3, #22
  402b28:	add	w3, w20, w3
  402b2c:	orn	w4, w3, w21
  402b30:	eor	w4, w4, w20
  402b34:	add	w2, w4, w2
  402b38:	add	w19, w19, w2
  402b3c:	ror	w19, w19, #17
  402b40:	add	w19, w3, w19
  402b44:	orn	w2, w19, w20
  402b48:	eor	w2, w2, w3
  402b4c:	add	w21, w2, w21
  402b50:	add	w30, w30, w21
  402b54:	ldp	x21, x22, [sp, #32]
  402b58:	ror	w30, w30, #11
  402b5c:	add	w30, w19, w30
  402b60:	orn	w2, w30, w3
  402b64:	eor	w2, w2, w19
  402b68:	add	w20, w2, w20
  402b6c:	add	w1, w1, w20
  402b70:	ror	w1, w1, #26
  402b74:	add	w1, w30, w1
  402b78:	orn	w2, w1, w19
  402b7c:	add	w14, w14, w1
  402b80:	eor	w2, w2, w30
  402b84:	add	w3, w2, w3
  402b88:	add	w17, w17, w3
  402b8c:	ror	w17, w17, #22
  402b90:	add	w17, w1, w17
  402b94:	orn	w2, w17, w30
  402b98:	add	w13, w13, w17
  402b9c:	eor	w2, w2, w1
  402ba0:	add	w19, w2, w19
  402ba4:	add	w16, w16, w19
  402ba8:	ldp	x19, x20, [sp, #16]
  402bac:	ror	w16, w16, #17
  402bb0:	add	w16, w17, w16
  402bb4:	orn	w1, w16, w1
  402bb8:	add	w11, w11, w16
  402bbc:	eor	w1, w1, w17
  402bc0:	add	w12, w12, w16
  402bc4:	add	w1, w1, w30
  402bc8:	stp	w12, w13, [x0, #8]
  402bcc:	add	w15, w15, w1
  402bd0:	ldp	x29, x30, [sp], #96
  402bd4:	ror	w15, w15, #11
  402bd8:	add	w11, w15, w11
  402bdc:	stp	w14, w11, [x0]
  402be0:	ret
  402be4:	nop
  402be8:	stp	x29, x30, [sp, #-64]!
  402bec:	mov	x29, sp
  402bf0:	stp	x21, x22, [sp, #32]
  402bf4:	mov	x21, x0
  402bf8:	stp	x19, x20, [sp, #16]
  402bfc:	add	x20, x0, #0x18
  402c00:	ldr	w0, [x0, #16]
  402c04:	stp	x23, x24, [sp, #48]
  402c08:	mov	w23, w2
  402c0c:	ldr	w3, [x21, #20]
  402c10:	lsl	w2, w2, #3
  402c14:	lsr	w4, w23, #29
  402c18:	adds	w2, w2, w0
  402c1c:	str	w2, [x21, #16]
  402c20:	adc	w2, w3, w4
  402c24:	str	w2, [x21, #20]
  402c28:	mov	x19, x1
  402c2c:	ubfx	x22, x0, #3, #6
  402c30:	cbz	w22, 402c70 <ferror@plt+0x13b0>
  402c34:	mov	w0, w22
  402c38:	mov	w2, #0x40                  	// #64
  402c3c:	sub	w2, w2, w22
  402c40:	add	x0, x20, x0
  402c44:	cmp	w23, w2
  402c48:	b.cc	402ce4 <ferror@plt+0x1424>  // b.lo, b.ul, b.last
  402c4c:	mov	w24, w2
  402c50:	sub	w23, w23, #0x40
  402c54:	mov	x2, x24
  402c58:	add	x19, x19, x24
  402c5c:	add	w23, w22, w23
  402c60:	bl	4014f0 <memcpy@plt>
  402c64:	mov	x1, x20
  402c68:	mov	x0, x21
  402c6c:	bl	4021f8 <ferror@plt+0x938>
  402c70:	cmp	w23, #0x3f
  402c74:	b.ls	402cfc <ferror@plt+0x143c>  // b.plast
  402c78:	sub	w22, w23, #0x40
  402c7c:	and	x22, x22, #0xffffffc0
  402c80:	add	x22, x22, #0x40
  402c84:	add	x22, x19, x22
  402c88:	ldp	x0, x1, [x19]
  402c8c:	stp	x0, x1, [x20]
  402c90:	add	x19, x19, #0x40
  402c94:	ldp	x2, x3, [x19, #-48]
  402c98:	stp	x2, x3, [x20, #16]
  402c9c:	mov	x1, x20
  402ca0:	ldp	x4, x5, [x19, #-32]
  402ca4:	stp	x4, x5, [x20, #32]
  402ca8:	mov	x0, x21
  402cac:	ldp	x4, x5, [x19, #-16]
  402cb0:	stp	x4, x5, [x20, #48]
  402cb4:	bl	4021f8 <ferror@plt+0x938>
  402cb8:	cmp	x19, x22
  402cbc:	b.ne	402c88 <ferror@plt+0x13c8>  // b.any
  402cc0:	and	w23, w23, #0x3f
  402cc4:	mov	w2, w23
  402cc8:	mov	x1, x22
  402ccc:	mov	x0, x20
  402cd0:	ldp	x19, x20, [sp, #16]
  402cd4:	ldp	x21, x22, [sp, #32]
  402cd8:	ldp	x23, x24, [sp, #48]
  402cdc:	ldp	x29, x30, [sp], #64
  402ce0:	b	4014f0 <memcpy@plt>
  402ce4:	mov	w2, w23
  402ce8:	ldp	x19, x20, [sp, #16]
  402cec:	ldp	x21, x22, [sp, #32]
  402cf0:	ldp	x23, x24, [sp, #48]
  402cf4:	ldp	x29, x30, [sp], #64
  402cf8:	b	4014f0 <memcpy@plt>
  402cfc:	mov	x22, x19
  402d00:	b	402cc4 <ferror@plt+0x1404>
  402d04:	nop
  402d08:	stp	x29, x30, [sp, #-48]!
  402d0c:	mov	w4, #0xffffff80            	// #-128
  402d10:	mov	w2, #0x3f                  	// #63
  402d14:	mov	x29, sp
  402d18:	stp	x19, x20, [sp, #16]
  402d1c:	add	x20, x1, #0x18
  402d20:	mov	x19, x1
  402d24:	ldr	w1, [x1, #16]
  402d28:	str	x21, [sp, #32]
  402d2c:	mov	x21, x0
  402d30:	ubfx	x3, x1, #3, #6
  402d34:	add	x1, x20, x3
  402d38:	sub	w2, w2, w3
  402d3c:	cmp	w2, #0x7
  402d40:	add	x0, x1, #0x1
  402d44:	strb	w4, [x20, w3, uxtw]
  402d48:	b.hi	402db4 <ferror@plt+0x14f4>  // b.pmore
  402d4c:	mov	w1, #0x0                   	// #0
  402d50:	bl	401670 <memset@plt>
  402d54:	mov	x1, x20
  402d58:	mov	x0, x19
  402d5c:	bl	4021f8 <ferror@plt+0x938>
  402d60:	stp	xzr, xzr, [x19, #24]
  402d64:	stp	xzr, xzr, [x20, #16]
  402d68:	stp	xzr, xzr, [x20, #32]
  402d6c:	str	xzr, [x20, #48]
  402d70:	ldr	x0, [x19, #16]
  402d74:	str	x0, [x19, #80]
  402d78:	mov	x1, x20
  402d7c:	mov	x0, x19
  402d80:	bl	4021f8 <ferror@plt+0x938>
  402d84:	ldp	x0, x1, [x19]
  402d88:	stp	x0, x1, [x21]
  402d8c:	stp	xzr, xzr, [x19]
  402d90:	stp	xzr, xzr, [x19, #16]
  402d94:	stp	xzr, xzr, [x19, #32]
  402d98:	stp	xzr, xzr, [x19, #48]
  402d9c:	stp	xzr, xzr, [x19, #64]
  402da0:	str	xzr, [x19, #80]
  402da4:	ldp	x19, x20, [sp, #16]
  402da8:	ldr	x21, [sp, #32]
  402dac:	ldp	x29, x30, [sp], #48
  402db0:	ret
  402db4:	mov	w2, #0x37                  	// #55
  402db8:	mov	w1, #0x0                   	// #0
  402dbc:	sub	w2, w2, w3
  402dc0:	bl	401670 <memset@plt>
  402dc4:	b	402d70 <ferror@plt+0x14b0>
  402dc8:	stp	x29, x30, [sp, #-48]!
  402dcc:	mov	x1, #0x0                   	// #0
  402dd0:	mov	x29, sp
  402dd4:	stp	x19, x20, [sp, #16]
  402dd8:	add	x20, sp, #0x20
  402ddc:	mov	x0, x20
  402de0:	bl	401680 <gettimeofday@plt>
  402de4:	bl	4015e0 <getpid@plt>
  402de8:	mov	w19, w0
  402dec:	bl	401570 <getuid@plt>
  402df0:	eor	w19, w0, w19, lsl #16
  402df4:	ldp	x1, x0, [sp, #32]
  402df8:	eor	w0, w1, w0
  402dfc:	eor	w0, w0, w19
  402e00:	bl	401820 <srandom@plt>
  402e04:	bl	4015e0 <getpid@plt>
  402e08:	mov	w2, w0
  402e0c:	movz	x0, #0x0, lsl #16
  402e10:	movk	x0, #0x10
  402e14:	nop
  402e18:	nop
  402e1c:	mrs	x1, tpidr_el0
  402e20:	ldr	x3, [sp, #32]
  402e24:	add	x19, x1, x0
  402e28:	eor	w2, w2, w3
  402e2c:	strh	w2, [x1, x0]
  402e30:	bl	401610 <getppid@plt>
  402e34:	mov	w3, w0
  402e38:	ldp	x2, x4, [sp, #32]
  402e3c:	mov	x0, x20
  402e40:	mov	x1, #0x0                   	// #0
  402e44:	eor	x2, x4, x2
  402e48:	eor	w3, w3, w4
  402e4c:	strh	w3, [x19, #2]
  402e50:	asr	x2, x2, #16
  402e54:	strh	w2, [x19, #4]
  402e58:	bl	401680 <gettimeofday@plt>
  402e5c:	ldp	x19, x0, [sp, #32]
  402e60:	eor	w19, w19, w0
  402e64:	ands	w19, w19, #0x1f
  402e68:	b.eq	402e7c <ferror@plt+0x15bc>  // b.none
  402e6c:	nop
  402e70:	bl	401690 <random@plt>
  402e74:	subs	w19, w19, #0x1
  402e78:	b.ne	402e70 <ferror@plt+0x15b0>  // b.any
  402e7c:	ldp	x19, x20, [sp, #16]
  402e80:	ldp	x29, x30, [sp], #48
  402e84:	ret
  402e88:	stp	x29, x30, [sp, #-32]!
  402e8c:	mov	x29, sp
  402e90:	stp	x19, x20, [sp, #16]
  402e94:	mov	w20, w0
  402e98:	mov	w19, w1
  402e9c:	bl	401690 <random@plt>
  402ea0:	sub	w1, w19, w20
  402ea4:	add	w1, w1, #0x1
  402ea8:	sxtw	x1, w1
  402eac:	sdiv	x2, x0, x1
  402eb0:	msub	x0, x2, x1, x0
  402eb4:	add	w0, w20, w0
  402eb8:	ldp	x19, x20, [sp, #16]
  402ebc:	ldp	x29, x30, [sp], #32
  402ec0:	ret
  402ec4:	nop
  402ec8:	stp	x29, x30, [sp, #-32]!
  402ecc:	adrp	x0, 405000 <ferror@plt+0x3740>
  402ed0:	mov	w1, #0x80000               	// #524288
  402ed4:	mov	x29, sp
  402ed8:	add	x0, x0, #0x128
  402edc:	str	x19, [sp, #16]
  402ee0:	bl	401600 <open@plt>
  402ee4:	mov	w19, w0
  402ee8:	cmn	w0, #0x1
  402eec:	b.eq	402f08 <ferror@plt+0x1648>  // b.none
  402ef0:	tbz	w19, #31, 402f24 <ferror@plt+0x1664>
  402ef4:	bl	402dc8 <ferror@plt+0x1508>
  402ef8:	mov	w0, w19
  402efc:	ldr	x19, [sp, #16]
  402f00:	ldp	x29, x30, [sp], #32
  402f04:	ret
  402f08:	mov	w1, #0x800                 	// #2048
  402f0c:	adrp	x0, 405000 <ferror@plt+0x3740>
  402f10:	movk	w1, #0x8, lsl #16
  402f14:	add	x0, x0, #0x138
  402f18:	bl	401600 <open@plt>
  402f1c:	mov	w19, w0
  402f20:	tbnz	w19, #31, 402ef4 <ferror@plt+0x1634>
  402f24:	mov	w0, w19
  402f28:	mov	w1, #0x1                   	// #1
  402f2c:	bl	4017b0 <fcntl@plt>
  402f30:	tbnz	w0, #31, 402ef4 <ferror@plt+0x1634>
  402f34:	orr	w2, w0, #0x1
  402f38:	mov	w1, #0x2                   	// #2
  402f3c:	mov	w0, w19
  402f40:	bl	4017b0 <fcntl@plt>
  402f44:	bl	402dc8 <ferror@plt+0x1508>
  402f48:	mov	w0, w19
  402f4c:	ldr	x19, [sp, #16]
  402f50:	ldp	x29, x30, [sp], #32
  402f54:	ret
  402f58:	stp	x29, x30, [sp, #-96]!
  402f5c:	mov	x29, sp
  402f60:	stp	x19, x20, [sp, #16]
  402f64:	stp	x21, x22, [sp, #32]
  402f68:	mov	x21, x0
  402f6c:	mov	x22, x1
  402f70:	stp	x25, x26, [sp, #64]
  402f74:	bl	401870 <__errno_location@plt>
  402f78:	mov	x25, x0
  402f7c:	cbz	x22, 40314c <ferror@plt+0x188c>
  402f80:	mov	x26, #0x5940                	// #22848
  402f84:	mov	x19, x22
  402f88:	mov	x20, x21
  402f8c:	stp	x23, x24, [sp, #48]
  402f90:	add	x23, sp, #0x50
  402f94:	mov	w24, #0x0                   	// #0
  402f98:	movk	x26, #0x773, lsl #16
  402f9c:	nop
  402fa0:	str	wzr, [x25]
  402fa4:	mov	x1, x19
  402fa8:	mov	x0, x20
  402fac:	mov	w2, #0x1                   	// #1
  402fb0:	bl	401840 <getrandom@plt>
  402fb4:	cmp	w0, #0x0
  402fb8:	b.le	402fe8 <ferror@plt+0x1728>
  402fbc:	add	x20, x20, w0, sxtw
  402fc0:	subs	x19, x19, w0, sxtw
  402fc4:	b.eq	403010 <ferror@plt+0x1750>  // b.none
  402fc8:	str	wzr, [x25]
  402fcc:	mov	x1, x19
  402fd0:	mov	x0, x20
  402fd4:	mov	w2, #0x1                   	// #1
  402fd8:	mov	w24, #0x0                   	// #0
  402fdc:	bl	401840 <getrandom@plt>
  402fe0:	cmp	w0, #0x0
  402fe4:	b.gt	402fbc <ferror@plt+0x16fc>
  402fe8:	ldr	w2, [x25]
  402fec:	cmp	w24, #0x7
  402ff0:	mov	x0, x23
  402ff4:	mov	x1, #0x0                   	// #0
  402ff8:	ccmp	w2, #0xb, #0x0, le
  402ffc:	b.ne	403014 <ferror@plt+0x1754>  // b.any
  403000:	add	w24, w24, #0x1
  403004:	stp	xzr, x26, [sp, #80]
  403008:	bl	401760 <nanosleep@plt>
  40300c:	b	402fa0 <ferror@plt+0x16e0>
  403010:	ldr	w2, [x25]
  403014:	cmp	w2, #0x26
  403018:	b.eq	4030dc <ferror@plt+0x181c>  // b.none
  40301c:	mov	x19, #0x0                   	// #0
  403020:	bl	402dc8 <ferror@plt+0x1508>
  403024:	nop
  403028:	bl	401690 <random@plt>
  40302c:	asr	x0, x0, #7
  403030:	ldrb	w1, [x21, x19]
  403034:	eor	w1, w1, w0
  403038:	strb	w1, [x21, x19]
  40303c:	add	x19, x19, #0x1
  403040:	cmp	x22, x19
  403044:	b.hi	403028 <ferror@plt+0x1768>  // b.pmore
  403048:	mrs	x20, tpidr_el0
  40304c:	movz	x0, #0x0, lsl #16
  403050:	movk	x0, #0x10
  403054:	nop
  403058:	nop
  40305c:	add	x24, x20, x0
  403060:	mov	x19, #0x0                   	// #0
  403064:	ldr	w2, [x20, x0]
  403068:	mov	x0, #0xb2                  	// #178
  40306c:	ldrh	w1, [x24, #4]
  403070:	ldrsh	w25, [x24, #4]
  403074:	str	w2, [sp, #80]
  403078:	strh	w1, [sp, #84]
  40307c:	bl	401880 <syscall@plt>
  403080:	eor	w25, w25, w0
  403084:	strh	w25, [x24, #4]
  403088:	mov	x0, x23
  40308c:	bl	401800 <jrand48@plt>
  403090:	ldrb	w2, [x21, x19]
  403094:	asr	x0, x0, #7
  403098:	eor	w2, w2, w0
  40309c:	strb	w2, [x21, x19]
  4030a0:	add	x19, x19, #0x1
  4030a4:	cmp	x22, x19
  4030a8:	b.hi	403088 <ferror@plt+0x17c8>  // b.pmore
  4030ac:	ldp	x23, x24, [sp, #48]
  4030b0:	movz	x0, #0x0, lsl #16
  4030b4:	movk	x0, #0x10
  4030b8:	nop
  4030bc:	nop
  4030c0:	ldr	w1, [sp, #80]
  4030c4:	str	w1, [x20, x0]
  4030c8:	ldp	x19, x20, [sp, #16]
  4030cc:	ldp	x21, x22, [sp, #32]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x29, x30, [sp], #96
  4030d8:	ret
  4030dc:	bl	402ec8 <ferror@plt+0x1608>
  4030e0:	mov	w24, w0
  4030e4:	tbnz	w0, #31, 40301c <ferror@plt+0x175c>
  4030e8:	cbz	x19, 403140 <ferror@plt+0x1880>
  4030ec:	mov	x26, #0x5940                	// #22848
  4030f0:	mov	w25, #0x0                   	// #0
  4030f4:	movk	x26, #0x773, lsl #16
  4030f8:	mov	x2, x19
  4030fc:	mov	x1, x20
  403100:	mov	w0, w24
  403104:	bl	4017f0 <read@plt>
  403108:	cmp	x0, #0x0
  40310c:	b.le	403138 <ferror@plt+0x1878>
  403110:	add	x20, x20, x0
  403114:	subs	x19, x19, x0
  403118:	b.eq	403140 <ferror@plt+0x1880>  // b.none
  40311c:	mov	x2, x19
  403120:	mov	x1, x20
  403124:	mov	w0, w24
  403128:	mov	w25, #0x0                   	// #0
  40312c:	bl	4017f0 <read@plt>
  403130:	cmp	x0, #0x0
  403134:	b.gt	403110 <ferror@plt+0x1850>
  403138:	cmp	w25, #0x8
  40313c:	b.le	40319c <ferror@plt+0x18dc>
  403140:	mov	w0, w24
  403144:	bl	4016c0 <close@plt>
  403148:	b	40301c <ferror@plt+0x175c>
  40314c:	ldr	w0, [x0]
  403150:	cmp	w0, #0x26
  403154:	b.eq	4031b4 <ferror@plt+0x18f4>  // b.none
  403158:	bl	402dc8 <ferror@plt+0x1508>
  40315c:	mrs	x20, tpidr_el0
  403160:	movz	x0, #0x0, lsl #16
  403164:	movk	x0, #0x10
  403168:	nop
  40316c:	nop
  403170:	add	x19, x20, x0
  403174:	ldr	w2, [x20, x0]
  403178:	mov	x0, #0xb2                  	// #178
  40317c:	ldrh	w1, [x19, #4]
  403180:	ldrsh	w21, [x19, #4]
  403184:	str	w2, [sp, #80]
  403188:	strh	w1, [sp, #84]
  40318c:	bl	401880 <syscall@plt>
  403190:	eor	w21, w21, w0
  403194:	strh	w21, [x19, #4]
  403198:	b	4030b0 <ferror@plt+0x17f0>
  40319c:	add	w25, w25, #0x1
  4031a0:	mov	x0, x23
  4031a4:	mov	x1, #0x0                   	// #0
  4031a8:	stp	xzr, x26, [sp, #80]
  4031ac:	bl	401760 <nanosleep@plt>
  4031b0:	b	4030f8 <ferror@plt+0x1838>
  4031b4:	bl	402ec8 <ferror@plt+0x1608>
  4031b8:	tbnz	w0, #31, 403158 <ferror@plt+0x1898>
  4031bc:	bl	4016c0 <close@plt>
  4031c0:	b	403158 <ferror@plt+0x1898>
  4031c4:	nop
  4031c8:	adrp	x1, 405000 <ferror@plt+0x3740>
  4031cc:	mov	w2, #0x5                   	// #5
  4031d0:	add	x1, x1, #0x148
  4031d4:	mov	x0, #0x0                   	// #0
  4031d8:	b	401810 <dcgettext@plt>
  4031dc:	nop
  4031e0:	str	xzr, [x1]
  4031e4:	mov	x2, x0
  4031e8:	cbz	x0, 403260 <ferror@plt+0x19a0>
  4031ec:	ldrsb	w3, [x0]
  4031f0:	cmp	w3, #0x2f
  4031f4:	b.ne	40324c <ferror@plt+0x198c>  // b.any
  4031f8:	ldrsb	w3, [x2, #1]
  4031fc:	mov	x0, x2
  403200:	add	x2, x2, #0x1
  403204:	cmp	w3, #0x2f
  403208:	b.eq	4031f8 <ferror@plt+0x1938>  // b.none
  40320c:	mov	x3, #0x1                   	// #1
  403210:	str	x3, [x1]
  403214:	ldrsb	w3, [x0, #1]
  403218:	cmp	w3, #0x2f
  40321c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403220:	b.eq	403248 <ferror@plt+0x1988>  // b.none
  403224:	sub	x2, x2, #0x1
  403228:	mov	x3, #0x2                   	// #2
  40322c:	nop
  403230:	str	x3, [x1]
  403234:	ldrsb	w4, [x2, x3]
  403238:	add	x3, x3, #0x1
  40323c:	cmp	w4, #0x2f
  403240:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403244:	b.ne	403230 <ferror@plt+0x1970>  // b.any
  403248:	ret
  40324c:	mov	x0, #0x0                   	// #0
  403250:	cbz	w3, 403248 <ferror@plt+0x1988>
  403254:	mov	x0, x2
  403258:	add	x2, x2, #0x1
  40325c:	b	40320c <ferror@plt+0x194c>
  403260:	mov	x0, #0x0                   	// #0
  403264:	ret
  403268:	stp	x29, x30, [sp, #-48]!
  40326c:	mov	x29, sp
  403270:	stp	x19, x20, [sp, #16]
  403274:	mov	x20, x0
  403278:	mov	w19, #0x0                   	// #0
  40327c:	str	x21, [sp, #32]
  403280:	mov	x21, x1
  403284:	ldrsb	w1, [x0]
  403288:	mov	x0, #0x0                   	// #0
  40328c:	cbz	w1, 4032b4 <ferror@plt+0x19f4>
  403290:	cmp	w1, #0x5c
  403294:	b.eq	4032c4 <ferror@plt+0x1a04>  // b.none
  403298:	mov	x0, x21
  40329c:	bl	4017a0 <strchr@plt>
  4032a0:	cbnz	x0, 4032f0 <ferror@plt+0x1a30>
  4032a4:	add	w19, w19, #0x1
  4032a8:	sxtw	x0, w19
  4032ac:	ldrsb	w1, [x20, w19, sxtw]
  4032b0:	cbnz	w1, 403290 <ferror@plt+0x19d0>
  4032b4:	ldp	x19, x20, [sp, #16]
  4032b8:	ldr	x21, [sp, #32]
  4032bc:	ldp	x29, x30, [sp], #48
  4032c0:	ret
  4032c4:	add	w0, w19, #0x1
  4032c8:	ldrsb	w0, [x20, w0, sxtw]
  4032cc:	cbz	w0, 4032f0 <ferror@plt+0x1a30>
  4032d0:	add	w19, w19, #0x2
  4032d4:	sxtw	x0, w19
  4032d8:	ldrsb	w1, [x20, w19, sxtw]
  4032dc:	cbnz	w1, 403290 <ferror@plt+0x19d0>
  4032e0:	ldp	x19, x20, [sp, #16]
  4032e4:	ldr	x21, [sp, #32]
  4032e8:	ldp	x29, x30, [sp], #48
  4032ec:	ret
  4032f0:	sxtw	x0, w19
  4032f4:	ldp	x19, x20, [sp, #16]
  4032f8:	ldr	x21, [sp, #32]
  4032fc:	ldp	x29, x30, [sp], #48
  403300:	ret
  403304:	nop
  403308:	stp	x29, x30, [sp, #-80]!
  40330c:	mov	x29, sp
  403310:	stp	x19, x20, [sp, #16]
  403314:	mov	x19, x0
  403318:	stp	x21, x22, [sp, #32]
  40331c:	mov	x22, x1
  403320:	mov	w21, w2
  403324:	str	x23, [sp, #48]
  403328:	adrp	x23, 417000 <ferror@plt+0x15740>
  40332c:	str	xzr, [sp, #72]
  403330:	bl	401870 <__errno_location@plt>
  403334:	str	wzr, [x0]
  403338:	cbz	x19, 40334c <ferror@plt+0x1a8c>
  40333c:	mov	x20, x0
  403340:	ldrsb	w0, [x19]
  403344:	adrp	x23, 417000 <ferror@plt+0x15740>
  403348:	cbnz	w0, 403364 <ferror@plt+0x1aa4>
  40334c:	ldr	w0, [x23, #512]
  403350:	adrp	x1, 405000 <ferror@plt+0x3740>
  403354:	mov	x3, x19
  403358:	mov	x2, x22
  40335c:	add	x1, x1, #0x160
  403360:	bl	401830 <errx@plt>
  403364:	add	x1, sp, #0x48
  403368:	mov	w2, w21
  40336c:	mov	x0, x19
  403370:	mov	w3, #0x0                   	// #0
  403374:	bl	4016a0 <__strtoul_internal@plt>
  403378:	ldr	w1, [x20]
  40337c:	cbnz	w1, 4033ac <ferror@plt+0x1aec>
  403380:	ldr	x1, [sp, #72]
  403384:	cmp	x1, x19
  403388:	b.eq	40334c <ferror@plt+0x1a8c>  // b.none
  40338c:	cbz	x1, 403398 <ferror@plt+0x1ad8>
  403390:	ldrsb	w1, [x1]
  403394:	cbnz	w1, 40334c <ferror@plt+0x1a8c>
  403398:	ldp	x19, x20, [sp, #16]
  40339c:	ldp	x21, x22, [sp, #32]
  4033a0:	ldr	x23, [sp, #48]
  4033a4:	ldp	x29, x30, [sp], #80
  4033a8:	ret
  4033ac:	ldr	w0, [x23, #512]
  4033b0:	cmp	w1, #0x22
  4033b4:	b.ne	40334c <ferror@plt+0x1a8c>  // b.any
  4033b8:	adrp	x1, 405000 <ferror@plt+0x3740>
  4033bc:	mov	x3, x19
  4033c0:	mov	x2, x22
  4033c4:	add	x1, x1, #0x160
  4033c8:	bl	4018a0 <err@plt>
  4033cc:	nop
  4033d0:	stp	x29, x30, [sp, #-32]!
  4033d4:	mov	x29, sp
  4033d8:	stp	x19, x20, [sp, #16]
  4033dc:	mov	x19, x1
  4033e0:	mov	x20, x0
  4033e4:	bl	401870 <__errno_location@plt>
  4033e8:	mov	x4, x0
  4033ec:	adrp	x0, 417000 <ferror@plt+0x15740>
  4033f0:	mov	w5, #0x22                  	// #34
  4033f4:	adrp	x1, 405000 <ferror@plt+0x3740>
  4033f8:	mov	x3, x20
  4033fc:	ldr	w0, [x0, #512]
  403400:	mov	x2, x19
  403404:	str	w5, [x4]
  403408:	add	x1, x1, #0x160
  40340c:	bl	4018a0 <err@plt>
  403410:	stp	x29, x30, [sp, #-32]!
  403414:	mov	x29, sp
  403418:	stp	x19, x20, [sp, #16]
  40341c:	mov	x20, x1
  403420:	mov	x19, x0
  403424:	bl	403308 <ferror@plt+0x1a48>
  403428:	mov	x1, #0xffffffff            	// #4294967295
  40342c:	cmp	x0, x1
  403430:	b.hi	403440 <ferror@plt+0x1b80>  // b.pmore
  403434:	ldp	x19, x20, [sp, #16]
  403438:	ldp	x29, x30, [sp], #32
  40343c:	ret
  403440:	mov	x1, x20
  403444:	mov	x0, x19
  403448:	bl	4033d0 <ferror@plt+0x1b10>
  40344c:	nop
  403450:	adrp	x1, 417000 <ferror@plt+0x15740>
  403454:	str	w0, [x1, #512]
  403458:	ret
  40345c:	nop
  403460:	stp	x29, x30, [sp, #-128]!
  403464:	mov	x29, sp
  403468:	stp	x19, x20, [sp, #16]
  40346c:	mov	x20, x0
  403470:	stp	x21, x22, [sp, #32]
  403474:	mov	x22, x1
  403478:	stp	x23, x24, [sp, #48]
  40347c:	mov	x23, x2
  403480:	str	xzr, [x1]
  403484:	bl	401870 <__errno_location@plt>
  403488:	mov	x21, x0
  40348c:	cbz	x20, 403720 <ferror@plt+0x1e60>
  403490:	ldrsb	w19, [x20]
  403494:	cbz	w19, 403720 <ferror@plt+0x1e60>
  403498:	bl	401730 <__ctype_b_loc@plt>
  40349c:	mov	x24, x0
  4034a0:	mov	x2, x20
  4034a4:	ldr	x0, [x0]
  4034a8:	b	4034b0 <ferror@plt+0x1bf0>
  4034ac:	ldrsb	w19, [x2, #1]!
  4034b0:	ubfiz	x1, x19, #1, #8
  4034b4:	ldrh	w1, [x0, x1]
  4034b8:	tbnz	w1, #13, 4034ac <ferror@plt+0x1bec>
  4034bc:	cmp	w19, #0x2d
  4034c0:	b.eq	403720 <ferror@plt+0x1e60>  // b.none
  4034c4:	stp	x25, x26, [sp, #64]
  4034c8:	mov	x0, x20
  4034cc:	mov	w3, #0x0                   	// #0
  4034d0:	stp	x27, x28, [sp, #80]
  4034d4:	add	x27, sp, #0x78
  4034d8:	mov	x1, x27
  4034dc:	str	wzr, [x21]
  4034e0:	mov	w2, #0x0                   	// #0
  4034e4:	str	xzr, [sp, #120]
  4034e8:	bl	4016a0 <__strtoul_internal@plt>
  4034ec:	mov	x25, x0
  4034f0:	ldr	x28, [sp, #120]
  4034f4:	ldr	w0, [x21]
  4034f8:	cmp	x28, x20
  4034fc:	b.eq	403710 <ferror@plt+0x1e50>  // b.none
  403500:	cbnz	w0, 403740 <ferror@plt+0x1e80>
  403504:	cbz	x28, 4037b4 <ferror@plt+0x1ef4>
  403508:	ldrsb	w0, [x28]
  40350c:	mov	w20, #0x0                   	// #0
  403510:	mov	x26, #0x0                   	// #0
  403514:	cbz	w0, 4037b4 <ferror@plt+0x1ef4>
  403518:	ldrsb	w0, [x28, #1]
  40351c:	cmp	w0, #0x69
  403520:	b.eq	4035cc <ferror@plt+0x1d0c>  // b.none
  403524:	and	w1, w0, #0xffffffdf
  403528:	cmp	w1, #0x42
  40352c:	b.ne	4037a4 <ferror@plt+0x1ee4>  // b.any
  403530:	ldrsb	w0, [x28, #2]
  403534:	cbz	w0, 4037ec <ferror@plt+0x1f2c>
  403538:	bl	4015c0 <localeconv@plt>
  40353c:	cbz	x0, 403718 <ferror@plt+0x1e58>
  403540:	ldr	x1, [x0]
  403544:	cbz	x1, 403718 <ferror@plt+0x1e58>
  403548:	mov	x0, x1
  40354c:	str	x1, [sp, #104]
  403550:	bl	401520 <strlen@plt>
  403554:	mov	x19, x0
  403558:	cbnz	x26, 403718 <ferror@plt+0x1e58>
  40355c:	ldrsb	w0, [x28]
  403560:	cbz	w0, 403718 <ferror@plt+0x1e58>
  403564:	ldr	x1, [sp, #104]
  403568:	mov	x2, x19
  40356c:	mov	x0, x1
  403570:	mov	x1, x28
  403574:	bl	401630 <strncmp@plt>
  403578:	cbnz	w0, 403718 <ferror@plt+0x1e58>
  40357c:	ldrsb	w4, [x28, x19]
  403580:	add	x1, x28, x19
  403584:	cmp	w4, #0x30
  403588:	b.ne	4037c8 <ferror@plt+0x1f08>  // b.any
  40358c:	add	w0, w20, #0x1
  403590:	mov	x19, x1
  403594:	nop
  403598:	sub	w3, w19, w1
  40359c:	ldrsb	w4, [x19, #1]!
  4035a0:	add	w20, w3, w0
  4035a4:	cmp	w4, #0x30
  4035a8:	b.eq	403598 <ferror@plt+0x1cd8>  // b.none
  4035ac:	ldr	x0, [x24]
  4035b0:	ldrh	w0, [x0, w4, sxtw #1]
  4035b4:	tbnz	w0, #11, 403754 <ferror@plt+0x1e94>
  4035b8:	mov	x28, x19
  4035bc:	str	x19, [sp, #120]
  4035c0:	ldrsb	w0, [x28, #1]
  4035c4:	cmp	w0, #0x69
  4035c8:	b.ne	403524 <ferror@plt+0x1c64>  // b.any
  4035cc:	ldrsb	w0, [x28, #2]
  4035d0:	and	w0, w0, #0xffffffdf
  4035d4:	cmp	w0, #0x42
  4035d8:	b.ne	403538 <ferror@plt+0x1c78>  // b.any
  4035dc:	ldrsb	w0, [x28, #3]
  4035e0:	cbnz	w0, 403538 <ferror@plt+0x1c78>
  4035e4:	mov	x19, #0x400                 	// #1024
  4035e8:	ldrsb	w27, [x28]
  4035ec:	adrp	x24, 405000 <ferror@plt+0x3740>
  4035f0:	add	x24, x24, #0x170
  4035f4:	mov	x0, x24
  4035f8:	mov	w1, w27
  4035fc:	bl	4017a0 <strchr@plt>
  403600:	cbz	x0, 4037f4 <ferror@plt+0x1f34>
  403604:	sub	x1, x0, x24
  403608:	add	w1, w1, #0x1
  40360c:	cbz	w1, 403810 <ferror@plt+0x1f50>
  403610:	sxtw	x2, w19
  403614:	umulh	x0, x25, x2
  403618:	cbnz	x0, 4037e0 <ferror@plt+0x1f20>
  40361c:	sub	w0, w1, #0x2
  403620:	b	403630 <ferror@plt+0x1d70>
  403624:	umulh	x3, x25, x2
  403628:	sub	w0, w0, #0x1
  40362c:	cbnz	x3, 4037e0 <ferror@plt+0x1f20>
  403630:	mul	x25, x25, x2
  403634:	cmn	w0, #0x1
  403638:	b.ne	403624 <ferror@plt+0x1d64>  // b.any
  40363c:	mov	w0, #0x0                   	// #0
  403640:	cbz	x23, 403648 <ferror@plt+0x1d88>
  403644:	str	w1, [x23]
  403648:	cmp	x26, #0x0
  40364c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403650:	b.eq	4036fc <ferror@plt+0x1e3c>  // b.none
  403654:	sub	w1, w1, #0x2
  403658:	mov	x5, #0x1                   	// #1
  40365c:	b	40366c <ferror@plt+0x1dac>
  403660:	umulh	x2, x5, x19
  403664:	sub	w1, w1, #0x1
  403668:	cbnz	x2, 403678 <ferror@plt+0x1db8>
  40366c:	mul	x5, x5, x19
  403670:	cmn	w1, #0x1
  403674:	b.ne	403660 <ferror@plt+0x1da0>  // b.any
  403678:	cmp	x26, #0xa
  40367c:	mov	x1, #0xa                   	// #10
  403680:	b.ls	403698 <ferror@plt+0x1dd8>  // b.plast
  403684:	nop
  403688:	add	x1, x1, x1, lsl #2
  40368c:	cmp	x26, x1, lsl #1
  403690:	lsl	x1, x1, #1
  403694:	b.hi	403688 <ferror@plt+0x1dc8>  // b.pmore
  403698:	cbz	w20, 4036b4 <ferror@plt+0x1df4>
  40369c:	mov	w2, #0x0                   	// #0
  4036a0:	add	x1, x1, x1, lsl #2
  4036a4:	add	w2, w2, #0x1
  4036a8:	cmp	w20, w2
  4036ac:	lsl	x1, x1, #1
  4036b0:	b.ne	4036a0 <ferror@plt+0x1de0>  // b.any
  4036b4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4036b8:	mov	x4, #0x1                   	// #1
  4036bc:	movk	x8, #0xcccd
  4036c0:	umulh	x6, x26, x8
  4036c4:	add	x7, x4, x4, lsl #2
  4036c8:	mov	x3, x4
  4036cc:	cmp	x26, #0x9
  4036d0:	lsl	x4, x7, #1
  4036d4:	lsr	x2, x6, #3
  4036d8:	add	x2, x2, x2, lsl #2
  4036dc:	sub	x2, x26, x2, lsl #1
  4036e0:	lsr	x26, x6, #3
  4036e4:	cbz	x2, 4036f8 <ferror@plt+0x1e38>
  4036e8:	udiv	x3, x1, x3
  4036ec:	udiv	x2, x3, x2
  4036f0:	udiv	x2, x5, x2
  4036f4:	add	x25, x25, x2
  4036f8:	b.hi	4036c0 <ferror@plt+0x1e00>  // b.pmore
  4036fc:	str	x25, [x22]
  403700:	tbnz	w0, #31, 4037d0 <ferror@plt+0x1f10>
  403704:	ldp	x25, x26, [sp, #64]
  403708:	ldp	x27, x28, [sp, #80]
  40370c:	b	40372c <ferror@plt+0x1e6c>
  403710:	cbnz	w0, 40374c <ferror@plt+0x1e8c>
  403714:	nop
  403718:	ldp	x25, x26, [sp, #64]
  40371c:	ldp	x27, x28, [sp, #80]
  403720:	mov	w1, #0x16                  	// #22
  403724:	mov	w0, #0xffffffea            	// #-22
  403728:	str	w1, [x21]
  40372c:	ldp	x19, x20, [sp, #16]
  403730:	ldp	x21, x22, [sp, #32]
  403734:	ldp	x23, x24, [sp, #48]
  403738:	ldp	x29, x30, [sp], #128
  40373c:	ret
  403740:	sub	x1, x25, #0x1
  403744:	cmn	x1, #0x3
  403748:	b.ls	403504 <ferror@plt+0x1c44>  // b.plast
  40374c:	neg	w0, w0
  403750:	b	403700 <ferror@plt+0x1e40>
  403754:	str	wzr, [x21]
  403758:	mov	x1, x27
  40375c:	mov	x0, x19
  403760:	mov	w3, #0x0                   	// #0
  403764:	mov	w2, #0x0                   	// #0
  403768:	str	xzr, [sp, #120]
  40376c:	bl	4016a0 <__strtoul_internal@plt>
  403770:	mov	x26, x0
  403774:	ldr	x28, [sp, #120]
  403778:	ldr	w0, [x21]
  40377c:	cmp	x28, x19
  403780:	b.eq	403710 <ferror@plt+0x1e50>  // b.none
  403784:	cbz	w0, 4037ac <ferror@plt+0x1eec>
  403788:	sub	x1, x26, #0x1
  40378c:	cmn	x1, #0x3
  403790:	b.hi	40374c <ferror@plt+0x1e8c>  // b.pmore
  403794:	cbz	x28, 403718 <ferror@plt+0x1e58>
  403798:	ldrsb	w0, [x28]
  40379c:	cbnz	w0, 403518 <ferror@plt+0x1c58>
  4037a0:	b	403718 <ferror@plt+0x1e58>
  4037a4:	cbnz	w0, 403538 <ferror@plt+0x1c78>
  4037a8:	b	4035e4 <ferror@plt+0x1d24>
  4037ac:	cbnz	x26, 403794 <ferror@plt+0x1ed4>
  4037b0:	b	403518 <ferror@plt+0x1c58>
  4037b4:	mov	w0, #0x0                   	// #0
  4037b8:	ldp	x27, x28, [sp, #80]
  4037bc:	str	x25, [x22]
  4037c0:	ldp	x25, x26, [sp, #64]
  4037c4:	b	40372c <ferror@plt+0x1e6c>
  4037c8:	mov	x19, x1
  4037cc:	b	4035ac <ferror@plt+0x1cec>
  4037d0:	neg	w1, w0
  4037d4:	ldp	x25, x26, [sp, #64]
  4037d8:	ldp	x27, x28, [sp, #80]
  4037dc:	b	403728 <ferror@plt+0x1e68>
  4037e0:	mov	w0, #0xffffffde            	// #-34
  4037e4:	cbnz	x23, 403644 <ferror@plt+0x1d84>
  4037e8:	b	403648 <ferror@plt+0x1d88>
  4037ec:	mov	x19, #0x3e8                 	// #1000
  4037f0:	b	4035e8 <ferror@plt+0x1d28>
  4037f4:	adrp	x1, 405000 <ferror@plt+0x3740>
  4037f8:	add	x24, x1, #0x180
  4037fc:	mov	x0, x24
  403800:	mov	w1, w27
  403804:	bl	4017a0 <strchr@plt>
  403808:	cbnz	x0, 403604 <ferror@plt+0x1d44>
  40380c:	b	403718 <ferror@plt+0x1e58>
  403810:	mov	w0, #0x0                   	// #0
  403814:	cbnz	x23, 403644 <ferror@plt+0x1d84>
  403818:	ldp	x27, x28, [sp, #80]
  40381c:	str	x25, [x22]
  403820:	ldp	x25, x26, [sp, #64]
  403824:	b	40372c <ferror@plt+0x1e6c>
  403828:	mov	x2, #0x0                   	// #0
  40382c:	b	403460 <ferror@plt+0x1ba0>
  403830:	stp	x29, x30, [sp, #-48]!
  403834:	mov	x29, sp
  403838:	stp	x21, x22, [sp, #32]
  40383c:	mov	x22, x1
  403840:	cbz	x0, 4038a0 <ferror@plt+0x1fe0>
  403844:	mov	x21, x0
  403848:	stp	x19, x20, [sp, #16]
  40384c:	mov	x20, x0
  403850:	b	40386c <ferror@plt+0x1fac>
  403854:	bl	401730 <__ctype_b_loc@plt>
  403858:	ubfiz	x19, x19, #1, #8
  40385c:	ldr	x2, [x0]
  403860:	ldrh	w2, [x2, x19]
  403864:	tbz	w2, #11, 403874 <ferror@plt+0x1fb4>
  403868:	add	x20, x20, #0x1
  40386c:	ldrsb	w19, [x20]
  403870:	cbnz	w19, 403854 <ferror@plt+0x1f94>
  403874:	cbz	x22, 40387c <ferror@plt+0x1fbc>
  403878:	str	x20, [x22]
  40387c:	cmp	x20, x21
  403880:	b.ls	4038b8 <ferror@plt+0x1ff8>  // b.plast
  403884:	ldrsb	w1, [x20]
  403888:	mov	w0, #0x1                   	// #1
  40388c:	ldp	x19, x20, [sp, #16]
  403890:	cbnz	w1, 4038a8 <ferror@plt+0x1fe8>
  403894:	ldp	x21, x22, [sp, #32]
  403898:	ldp	x29, x30, [sp], #48
  40389c:	ret
  4038a0:	cbz	x1, 4038a8 <ferror@plt+0x1fe8>
  4038a4:	str	xzr, [x1]
  4038a8:	mov	w0, #0x0                   	// #0
  4038ac:	ldp	x21, x22, [sp, #32]
  4038b0:	ldp	x29, x30, [sp], #48
  4038b4:	ret
  4038b8:	mov	w0, #0x0                   	// #0
  4038bc:	ldp	x19, x20, [sp, #16]
  4038c0:	b	4038ac <ferror@plt+0x1fec>
  4038c4:	nop
  4038c8:	stp	x29, x30, [sp, #-48]!
  4038cc:	mov	x29, sp
  4038d0:	stp	x21, x22, [sp, #32]
  4038d4:	mov	x22, x1
  4038d8:	cbz	x0, 403938 <ferror@plt+0x2078>
  4038dc:	mov	x21, x0
  4038e0:	stp	x19, x20, [sp, #16]
  4038e4:	mov	x20, x0
  4038e8:	b	403904 <ferror@plt+0x2044>
  4038ec:	bl	401730 <__ctype_b_loc@plt>
  4038f0:	ubfiz	x19, x19, #1, #8
  4038f4:	ldr	x2, [x0]
  4038f8:	ldrh	w2, [x2, x19]
  4038fc:	tbz	w2, #12, 40390c <ferror@plt+0x204c>
  403900:	add	x20, x20, #0x1
  403904:	ldrsb	w19, [x20]
  403908:	cbnz	w19, 4038ec <ferror@plt+0x202c>
  40390c:	cbz	x22, 403914 <ferror@plt+0x2054>
  403910:	str	x20, [x22]
  403914:	cmp	x20, x21
  403918:	b.ls	403950 <ferror@plt+0x2090>  // b.plast
  40391c:	ldrsb	w1, [x20]
  403920:	mov	w0, #0x1                   	// #1
  403924:	ldp	x19, x20, [sp, #16]
  403928:	cbnz	w1, 403940 <ferror@plt+0x2080>
  40392c:	ldp	x21, x22, [sp, #32]
  403930:	ldp	x29, x30, [sp], #48
  403934:	ret
  403938:	cbz	x1, 403940 <ferror@plt+0x2080>
  40393c:	str	xzr, [x1]
  403940:	mov	w0, #0x0                   	// #0
  403944:	ldp	x21, x22, [sp, #32]
  403948:	ldp	x29, x30, [sp], #48
  40394c:	ret
  403950:	mov	w0, #0x0                   	// #0
  403954:	ldp	x19, x20, [sp, #16]
  403958:	b	403944 <ferror@plt+0x2084>
  40395c:	nop
  403960:	stp	x29, x30, [sp, #-128]!
  403964:	mov	x29, sp
  403968:	stp	x19, x20, [sp, #16]
  40396c:	mov	x20, x0
  403970:	mov	w0, #0xffffffd0            	// #-48
  403974:	stp	x21, x22, [sp, #32]
  403978:	mov	x21, x1
  40397c:	add	x22, sp, #0x80
  403980:	add	x1, sp, #0x50
  403984:	stp	x22, x22, [sp, #48]
  403988:	str	x1, [sp, #64]
  40398c:	stp	w0, wzr, [sp, #72]
  403990:	stp	x2, x3, [sp, #80]
  403994:	stp	x4, x5, [sp, #96]
  403998:	stp	x6, x7, [sp, #112]
  40399c:	b	4039e8 <ferror@plt+0x2128>
  4039a0:	ldr	x1, [x2]
  4039a4:	add	x0, x2, #0xf
  4039a8:	and	x0, x0, #0xfffffffffffffff8
  4039ac:	str	x0, [sp, #48]
  4039b0:	cbz	x1, 403a28 <ferror@plt+0x2168>
  4039b4:	ldr	x2, [sp, #48]
  4039b8:	add	x0, x2, #0xf
  4039bc:	and	x0, x0, #0xfffffffffffffff8
  4039c0:	str	x0, [sp, #48]
  4039c4:	ldr	x19, [x2]
  4039c8:	cbz	x19, 403a28 <ferror@plt+0x2168>
  4039cc:	mov	x0, x20
  4039d0:	bl	401710 <strcmp@plt>
  4039d4:	cbz	w0, 403a44 <ferror@plt+0x2184>
  4039d8:	mov	x1, x19
  4039dc:	mov	x0, x20
  4039e0:	bl	401710 <strcmp@plt>
  4039e4:	cbz	w0, 403a48 <ferror@plt+0x2188>
  4039e8:	ldr	w3, [sp, #72]
  4039ec:	ldr	x2, [sp, #48]
  4039f0:	tbz	w3, #31, 4039a0 <ferror@plt+0x20e0>
  4039f4:	add	w0, w3, #0x8
  4039f8:	str	w0, [sp, #72]
  4039fc:	cmp	w0, #0x0
  403a00:	b.gt	4039a0 <ferror@plt+0x20e0>
  403a04:	ldr	x1, [x22, w3, sxtw]
  403a08:	cbz	x1, 403a28 <ferror@plt+0x2168>
  403a0c:	cbz	w0, 4039b8 <ferror@plt+0x20f8>
  403a10:	add	w3, w3, #0x10
  403a14:	str	w3, [sp, #72]
  403a18:	cmp	w3, #0x0
  403a1c:	b.gt	4039b8 <ferror@plt+0x20f8>
  403a20:	add	x2, x22, w0, sxtw
  403a24:	b	4039c4 <ferror@plt+0x2104>
  403a28:	adrp	x0, 417000 <ferror@plt+0x15740>
  403a2c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403a30:	mov	x3, x20
  403a34:	mov	x2, x21
  403a38:	ldr	w0, [x0, #512]
  403a3c:	add	x1, x1, #0x160
  403a40:	bl	401830 <errx@plt>
  403a44:	mov	w0, #0x1                   	// #1
  403a48:	ldp	x19, x20, [sp, #16]
  403a4c:	ldp	x21, x22, [sp, #32]
  403a50:	ldp	x29, x30, [sp], #128
  403a54:	ret
  403a58:	cbz	x1, 403a84 <ferror@plt+0x21c4>
  403a5c:	add	x3, x0, x1
  403a60:	sxtb	w2, w2
  403a64:	b	403a78 <ferror@plt+0x21b8>
  403a68:	b.eq	403a88 <ferror@plt+0x21c8>  // b.none
  403a6c:	add	x0, x0, #0x1
  403a70:	cmp	x3, x0
  403a74:	b.eq	403a84 <ferror@plt+0x21c4>  // b.none
  403a78:	ldrsb	w1, [x0]
  403a7c:	cmp	w2, w1
  403a80:	cbnz	w1, 403a68 <ferror@plt+0x21a8>
  403a84:	mov	x0, #0x0                   	// #0
  403a88:	ret
  403a8c:	nop
  403a90:	stp	x29, x30, [sp, #-32]!
  403a94:	mov	w2, #0xa                   	// #10
  403a98:	mov	x29, sp
  403a9c:	stp	x19, x20, [sp, #16]
  403aa0:	mov	x20, x1
  403aa4:	mov	x19, x0
  403aa8:	bl	403410 <ferror@plt+0x1b50>
  403aac:	mov	w1, #0xffff                	// #65535
  403ab0:	cmp	w0, w1
  403ab4:	b.hi	403ac4 <ferror@plt+0x2204>  // b.pmore
  403ab8:	ldp	x19, x20, [sp, #16]
  403abc:	ldp	x29, x30, [sp], #32
  403ac0:	ret
  403ac4:	mov	x1, x20
  403ac8:	mov	x0, x19
  403acc:	bl	4033d0 <ferror@plt+0x1b10>
  403ad0:	stp	x29, x30, [sp, #-32]!
  403ad4:	mov	w2, #0x10                  	// #16
  403ad8:	mov	x29, sp
  403adc:	stp	x19, x20, [sp, #16]
  403ae0:	mov	x20, x1
  403ae4:	mov	x19, x0
  403ae8:	bl	403410 <ferror@plt+0x1b50>
  403aec:	mov	w1, #0xffff                	// #65535
  403af0:	cmp	w0, w1
  403af4:	b.hi	403b04 <ferror@plt+0x2244>  // b.pmore
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldp	x29, x30, [sp], #32
  403b00:	ret
  403b04:	mov	x1, x20
  403b08:	mov	x0, x19
  403b0c:	bl	4033d0 <ferror@plt+0x1b10>
  403b10:	mov	w2, #0xa                   	// #10
  403b14:	b	403410 <ferror@plt+0x1b50>
  403b18:	mov	w2, #0x10                  	// #16
  403b1c:	b	403410 <ferror@plt+0x1b50>
  403b20:	stp	x29, x30, [sp, #-64]!
  403b24:	mov	x29, sp
  403b28:	stp	x19, x20, [sp, #16]
  403b2c:	mov	x19, x0
  403b30:	stp	x21, x22, [sp, #32]
  403b34:	mov	x21, x1
  403b38:	adrp	x22, 417000 <ferror@plt+0x15740>
  403b3c:	str	xzr, [sp, #56]
  403b40:	bl	401870 <__errno_location@plt>
  403b44:	str	wzr, [x0]
  403b48:	cbz	x19, 403b5c <ferror@plt+0x229c>
  403b4c:	mov	x20, x0
  403b50:	ldrsb	w0, [x19]
  403b54:	adrp	x22, 417000 <ferror@plt+0x15740>
  403b58:	cbnz	w0, 403b74 <ferror@plt+0x22b4>
  403b5c:	ldr	w0, [x22, #512]
  403b60:	adrp	x1, 405000 <ferror@plt+0x3740>
  403b64:	mov	x3, x19
  403b68:	mov	x2, x21
  403b6c:	add	x1, x1, #0x160
  403b70:	bl	401830 <errx@plt>
  403b74:	add	x1, sp, #0x38
  403b78:	mov	x0, x19
  403b7c:	mov	w3, #0x0                   	// #0
  403b80:	mov	w2, #0xa                   	// #10
  403b84:	bl	401620 <__strtol_internal@plt>
  403b88:	ldr	w1, [x20]
  403b8c:	cbnz	w1, 403bb8 <ferror@plt+0x22f8>
  403b90:	ldr	x1, [sp, #56]
  403b94:	cmp	x1, x19
  403b98:	b.eq	403b5c <ferror@plt+0x229c>  // b.none
  403b9c:	cbz	x1, 403ba8 <ferror@plt+0x22e8>
  403ba0:	ldrsb	w1, [x1]
  403ba4:	cbnz	w1, 403b5c <ferror@plt+0x229c>
  403ba8:	ldp	x19, x20, [sp, #16]
  403bac:	ldp	x21, x22, [sp, #32]
  403bb0:	ldp	x29, x30, [sp], #64
  403bb4:	ret
  403bb8:	ldr	w0, [x22, #512]
  403bbc:	cmp	w1, #0x22
  403bc0:	b.ne	403b5c <ferror@plt+0x229c>  // b.any
  403bc4:	adrp	x1, 405000 <ferror@plt+0x3740>
  403bc8:	mov	x3, x19
  403bcc:	mov	x2, x21
  403bd0:	add	x1, x1, #0x160
  403bd4:	bl	4018a0 <err@plt>
  403bd8:	stp	x29, x30, [sp, #-32]!
  403bdc:	mov	x29, sp
  403be0:	stp	x19, x20, [sp, #16]
  403be4:	mov	x19, x1
  403be8:	mov	x20, x0
  403bec:	bl	403b20 <ferror@plt+0x2260>
  403bf0:	mov	x2, #0x80000000            	// #2147483648
  403bf4:	add	x2, x0, x2
  403bf8:	mov	x1, #0xffffffff            	// #4294967295
  403bfc:	cmp	x2, x1
  403c00:	b.hi	403c10 <ferror@plt+0x2350>  // b.pmore
  403c04:	ldp	x19, x20, [sp, #16]
  403c08:	ldp	x29, x30, [sp], #32
  403c0c:	ret
  403c10:	bl	401870 <__errno_location@plt>
  403c14:	mov	x4, x0
  403c18:	adrp	x0, 417000 <ferror@plt+0x15740>
  403c1c:	mov	w5, #0x22                  	// #34
  403c20:	adrp	x1, 405000 <ferror@plt+0x3740>
  403c24:	mov	x3, x20
  403c28:	ldr	w0, [x0, #512]
  403c2c:	mov	x2, x19
  403c30:	str	w5, [x4]
  403c34:	add	x1, x1, #0x160
  403c38:	bl	4018a0 <err@plt>
  403c3c:	nop
  403c40:	stp	x29, x30, [sp, #-32]!
  403c44:	mov	x29, sp
  403c48:	stp	x19, x20, [sp, #16]
  403c4c:	mov	x19, x1
  403c50:	mov	x20, x0
  403c54:	bl	403bd8 <ferror@plt+0x2318>
  403c58:	add	w2, w0, #0x8, lsl #12
  403c5c:	mov	w1, #0xffff                	// #65535
  403c60:	cmp	w2, w1
  403c64:	b.hi	403c74 <ferror@plt+0x23b4>  // b.pmore
  403c68:	ldp	x19, x20, [sp, #16]
  403c6c:	ldp	x29, x30, [sp], #32
  403c70:	ret
  403c74:	bl	401870 <__errno_location@plt>
  403c78:	mov	x4, x0
  403c7c:	adrp	x0, 417000 <ferror@plt+0x15740>
  403c80:	mov	w5, #0x22                  	// #34
  403c84:	adrp	x1, 405000 <ferror@plt+0x3740>
  403c88:	mov	x3, x20
  403c8c:	ldr	w0, [x0, #512]
  403c90:	mov	x2, x19
  403c94:	str	w5, [x4]
  403c98:	add	x1, x1, #0x160
  403c9c:	bl	4018a0 <err@plt>
  403ca0:	mov	w2, #0xa                   	// #10
  403ca4:	b	403308 <ferror@plt+0x1a48>
  403ca8:	mov	w2, #0x10                  	// #16
  403cac:	b	403308 <ferror@plt+0x1a48>
  403cb0:	stp	x29, x30, [sp, #-64]!
  403cb4:	mov	x29, sp
  403cb8:	stp	x19, x20, [sp, #16]
  403cbc:	mov	x19, x0
  403cc0:	stp	x21, x22, [sp, #32]
  403cc4:	mov	x21, x1
  403cc8:	adrp	x22, 417000 <ferror@plt+0x15740>
  403ccc:	str	xzr, [sp, #56]
  403cd0:	bl	401870 <__errno_location@plt>
  403cd4:	str	wzr, [x0]
  403cd8:	cbz	x19, 403cec <ferror@plt+0x242c>
  403cdc:	mov	x20, x0
  403ce0:	ldrsb	w0, [x19]
  403ce4:	adrp	x22, 417000 <ferror@plt+0x15740>
  403ce8:	cbnz	w0, 403d04 <ferror@plt+0x2444>
  403cec:	ldr	w0, [x22, #512]
  403cf0:	adrp	x1, 405000 <ferror@plt+0x3740>
  403cf4:	mov	x3, x19
  403cf8:	mov	x2, x21
  403cfc:	add	x1, x1, #0x160
  403d00:	bl	401830 <errx@plt>
  403d04:	mov	x0, x19
  403d08:	add	x1, sp, #0x38
  403d0c:	bl	401560 <strtod@plt>
  403d10:	ldr	w0, [x20]
  403d14:	cbnz	w0, 403d40 <ferror@plt+0x2480>
  403d18:	ldr	x0, [sp, #56]
  403d1c:	cmp	x0, x19
  403d20:	b.eq	403cec <ferror@plt+0x242c>  // b.none
  403d24:	cbz	x0, 403d30 <ferror@plt+0x2470>
  403d28:	ldrsb	w0, [x0]
  403d2c:	cbnz	w0, 403cec <ferror@plt+0x242c>
  403d30:	ldp	x19, x20, [sp, #16]
  403d34:	ldp	x21, x22, [sp, #32]
  403d38:	ldp	x29, x30, [sp], #64
  403d3c:	ret
  403d40:	cmp	w0, #0x22
  403d44:	ldr	w0, [x22, #512]
  403d48:	b.ne	403cec <ferror@plt+0x242c>  // b.any
  403d4c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403d50:	mov	x3, x19
  403d54:	mov	x2, x21
  403d58:	add	x1, x1, #0x160
  403d5c:	bl	4018a0 <err@plt>
  403d60:	stp	x29, x30, [sp, #-64]!
  403d64:	mov	x29, sp
  403d68:	stp	x19, x20, [sp, #16]
  403d6c:	mov	x19, x0
  403d70:	stp	x21, x22, [sp, #32]
  403d74:	mov	x21, x1
  403d78:	adrp	x22, 417000 <ferror@plt+0x15740>
  403d7c:	str	xzr, [sp, #56]
  403d80:	bl	401870 <__errno_location@plt>
  403d84:	str	wzr, [x0]
  403d88:	cbz	x19, 403d9c <ferror@plt+0x24dc>
  403d8c:	mov	x20, x0
  403d90:	ldrsb	w0, [x19]
  403d94:	adrp	x22, 417000 <ferror@plt+0x15740>
  403d98:	cbnz	w0, 403db4 <ferror@plt+0x24f4>
  403d9c:	ldr	w0, [x22, #512]
  403da0:	adrp	x1, 405000 <ferror@plt+0x3740>
  403da4:	mov	x3, x19
  403da8:	mov	x2, x21
  403dac:	add	x1, x1, #0x160
  403db0:	bl	401830 <errx@plt>
  403db4:	add	x1, sp, #0x38
  403db8:	mov	x0, x19
  403dbc:	mov	w2, #0xa                   	// #10
  403dc0:	bl	401740 <strtol@plt>
  403dc4:	ldr	w1, [x20]
  403dc8:	cbnz	w1, 403df4 <ferror@plt+0x2534>
  403dcc:	ldr	x1, [sp, #56]
  403dd0:	cmp	x1, x19
  403dd4:	b.eq	403d9c <ferror@plt+0x24dc>  // b.none
  403dd8:	cbz	x1, 403de4 <ferror@plt+0x2524>
  403ddc:	ldrsb	w1, [x1]
  403de0:	cbnz	w1, 403d9c <ferror@plt+0x24dc>
  403de4:	ldp	x19, x20, [sp, #16]
  403de8:	ldp	x21, x22, [sp, #32]
  403dec:	ldp	x29, x30, [sp], #64
  403df0:	ret
  403df4:	ldr	w0, [x22, #512]
  403df8:	cmp	w1, #0x22
  403dfc:	b.ne	403d9c <ferror@plt+0x24dc>  // b.any
  403e00:	adrp	x1, 405000 <ferror@plt+0x3740>
  403e04:	mov	x3, x19
  403e08:	mov	x2, x21
  403e0c:	add	x1, x1, #0x160
  403e10:	bl	4018a0 <err@plt>
  403e14:	nop
  403e18:	stp	x29, x30, [sp, #-64]!
  403e1c:	mov	x29, sp
  403e20:	stp	x19, x20, [sp, #16]
  403e24:	mov	x19, x0
  403e28:	stp	x21, x22, [sp, #32]
  403e2c:	mov	x21, x1
  403e30:	adrp	x22, 417000 <ferror@plt+0x15740>
  403e34:	str	xzr, [sp, #56]
  403e38:	bl	401870 <__errno_location@plt>
  403e3c:	str	wzr, [x0]
  403e40:	cbz	x19, 403e54 <ferror@plt+0x2594>
  403e44:	mov	x20, x0
  403e48:	ldrsb	w0, [x19]
  403e4c:	adrp	x22, 417000 <ferror@plt+0x15740>
  403e50:	cbnz	w0, 403e6c <ferror@plt+0x25ac>
  403e54:	ldr	w0, [x22, #512]
  403e58:	adrp	x1, 405000 <ferror@plt+0x3740>
  403e5c:	mov	x3, x19
  403e60:	mov	x2, x21
  403e64:	add	x1, x1, #0x160
  403e68:	bl	401830 <errx@plt>
  403e6c:	add	x1, sp, #0x38
  403e70:	mov	x0, x19
  403e74:	mov	w2, #0xa                   	// #10
  403e78:	bl	401510 <strtoul@plt>
  403e7c:	ldr	w1, [x20]
  403e80:	cbnz	w1, 403eac <ferror@plt+0x25ec>
  403e84:	ldr	x1, [sp, #56]
  403e88:	cmp	x1, x19
  403e8c:	b.eq	403e54 <ferror@plt+0x2594>  // b.none
  403e90:	cbz	x1, 403e9c <ferror@plt+0x25dc>
  403e94:	ldrsb	w1, [x1]
  403e98:	cbnz	w1, 403e54 <ferror@plt+0x2594>
  403e9c:	ldp	x19, x20, [sp, #16]
  403ea0:	ldp	x21, x22, [sp, #32]
  403ea4:	ldp	x29, x30, [sp], #64
  403ea8:	ret
  403eac:	ldr	w0, [x22, #512]
  403eb0:	cmp	w1, #0x22
  403eb4:	b.ne	403e54 <ferror@plt+0x2594>  // b.any
  403eb8:	adrp	x1, 405000 <ferror@plt+0x3740>
  403ebc:	mov	x3, x19
  403ec0:	mov	x2, x21
  403ec4:	add	x1, x1, #0x160
  403ec8:	bl	4018a0 <err@plt>
  403ecc:	nop
  403ed0:	stp	x29, x30, [sp, #-48]!
  403ed4:	mov	x29, sp
  403ed8:	stp	x19, x20, [sp, #16]
  403edc:	mov	x19, x1
  403ee0:	mov	x20, x0
  403ee4:	add	x1, sp, #0x28
  403ee8:	bl	403828 <ferror@plt+0x1f68>
  403eec:	cbz	w0, 403f24 <ferror@plt+0x2664>
  403ef0:	bl	401870 <__errno_location@plt>
  403ef4:	ldr	w1, [x0]
  403ef8:	adrp	x2, 417000 <ferror@plt+0x15740>
  403efc:	mov	x3, x20
  403f00:	ldr	w0, [x2, #512]
  403f04:	mov	x2, x19
  403f08:	cbz	w1, 403f18 <ferror@plt+0x2658>
  403f0c:	adrp	x1, 405000 <ferror@plt+0x3740>
  403f10:	add	x1, x1, #0x160
  403f14:	bl	4018a0 <err@plt>
  403f18:	adrp	x1, 405000 <ferror@plt+0x3740>
  403f1c:	add	x1, x1, #0x160
  403f20:	bl	401830 <errx@plt>
  403f24:	ldp	x19, x20, [sp, #16]
  403f28:	ldr	x0, [sp, #40]
  403f2c:	ldp	x29, x30, [sp], #48
  403f30:	ret
  403f34:	nop
  403f38:	stp	x29, x30, [sp, #-32]!
  403f3c:	mov	x29, sp
  403f40:	str	x19, [sp, #16]
  403f44:	mov	x19, x1
  403f48:	mov	x1, x2
  403f4c:	bl	403cb0 <ferror@plt+0x23f0>
  403f50:	fcvtzs	d2, d0
  403f54:	mov	x0, #0x848000000000        	// #145685290680320
  403f58:	movk	x0, #0x412e, lsl #48
  403f5c:	fmov	d1, x0
  403f60:	scvtf	d3, d2
  403f64:	fsub	d0, d0, d3
  403f68:	fmul	d0, d0, d1
  403f6c:	fcvtzs	d0, d0
  403f70:	stp	d2, d0, [x19]
  403f74:	ldr	x19, [sp, #16]
  403f78:	ldp	x29, x30, [sp], #32
  403f7c:	ret
  403f80:	mov	w2, w0
  403f84:	mov	x0, x1
  403f88:	and	w1, w2, #0xf000
  403f8c:	add	x14, x0, #0x1
  403f90:	cmp	w1, #0x4, lsl #12
  403f94:	add	x13, x0, #0x2
  403f98:	add	x12, x0, #0x3
  403f9c:	add	x11, x0, #0x4
  403fa0:	add	x10, x0, #0x5
  403fa4:	add	x9, x0, #0x6
  403fa8:	add	x8, x0, #0x7
  403fac:	add	x7, x0, #0x8
  403fb0:	add	x6, x0, #0x9
  403fb4:	b.eq	404120 <ferror@plt+0x2860>  // b.none
  403fb8:	cmp	w1, #0xa, lsl #12
  403fbc:	b.eq	404014 <ferror@plt+0x2754>  // b.none
  403fc0:	cmp	w1, #0x2, lsl #12
  403fc4:	b.eq	404140 <ferror@plt+0x2880>  // b.none
  403fc8:	cmp	w1, #0x6, lsl #12
  403fcc:	b.eq	404130 <ferror@plt+0x2870>  // b.none
  403fd0:	cmp	w1, #0xc, lsl #12
  403fd4:	b.eq	404150 <ferror@plt+0x2890>  // b.none
  403fd8:	cmp	w1, #0x1, lsl #12
  403fdc:	b.eq	404160 <ferror@plt+0x28a0>  // b.none
  403fe0:	cmp	w1, #0x8, lsl #12
  403fe4:	b.eq	404170 <ferror@plt+0x28b0>  // b.none
  403fe8:	mov	x4, x6
  403fec:	mov	x6, x7
  403ff0:	mov	x7, x8
  403ff4:	mov	x8, x9
  403ff8:	mov	x9, x10
  403ffc:	mov	x10, x11
  404000:	mov	x11, x12
  404004:	mov	x12, x13
  404008:	mov	x13, x14
  40400c:	mov	x14, x0
  404010:	b	404020 <ferror@plt+0x2760>
  404014:	mov	x4, x0
  404018:	mov	w1, #0x6c                  	// #108
  40401c:	strb	w1, [x4], #10
  404020:	tst	x2, #0x100
  404024:	mov	w5, #0x2d                  	// #45
  404028:	mov	w3, #0x72                  	// #114
  40402c:	csel	w3, w3, w5, ne  // ne = any
  404030:	tst	x2, #0x80
  404034:	strb	w3, [x14]
  404038:	mov	w3, #0x77                  	// #119
  40403c:	csel	w3, w3, w5, ne  // ne = any
  404040:	strb	w3, [x13]
  404044:	and	w1, w2, #0x40
  404048:	tbz	w2, #11, 4040e8 <ferror@plt+0x2828>
  40404c:	cmp	w1, #0x0
  404050:	mov	w3, #0x53                  	// #83
  404054:	mov	w1, #0x73                  	// #115
  404058:	csel	w1, w1, w3, ne  // ne = any
  40405c:	tst	x2, #0x20
  404060:	strb	w1, [x12]
  404064:	mov	w5, #0x2d                  	// #45
  404068:	mov	w3, #0x72                  	// #114
  40406c:	csel	w3, w3, w5, ne  // ne = any
  404070:	tst	x2, #0x10
  404074:	strb	w3, [x11]
  404078:	mov	w3, #0x77                  	// #119
  40407c:	csel	w3, w3, w5, ne  // ne = any
  404080:	strb	w3, [x10]
  404084:	and	w1, w2, #0x8
  404088:	tbz	w2, #10, 404110 <ferror@plt+0x2850>
  40408c:	cmp	w1, #0x0
  404090:	mov	w3, #0x53                  	// #83
  404094:	mov	w1, #0x73                  	// #115
  404098:	csel	w1, w1, w3, ne  // ne = any
  40409c:	tst	x2, #0x4
  4040a0:	strb	w1, [x9]
  4040a4:	mov	w5, #0x2d                  	// #45
  4040a8:	mov	w3, #0x72                  	// #114
  4040ac:	csel	w3, w3, w5, ne  // ne = any
  4040b0:	tst	x2, #0x2
  4040b4:	strb	w3, [x8]
  4040b8:	mov	w3, #0x77                  	// #119
  4040bc:	csel	w3, w3, w5, ne  // ne = any
  4040c0:	strb	w3, [x7]
  4040c4:	and	w1, w2, #0x1
  4040c8:	tbz	w2, #9, 4040f8 <ferror@plt+0x2838>
  4040cc:	cmp	w1, #0x0
  4040d0:	mov	w2, #0x54                  	// #84
  4040d4:	mov	w1, #0x74                  	// #116
  4040d8:	csel	w1, w1, w2, ne  // ne = any
  4040dc:	strb	w1, [x6]
  4040e0:	strb	wzr, [x4]
  4040e4:	ret
  4040e8:	cmp	w1, #0x0
  4040ec:	mov	w1, #0x78                  	// #120
  4040f0:	csel	w1, w1, w5, ne  // ne = any
  4040f4:	b	40405c <ferror@plt+0x279c>
  4040f8:	cmp	w1, #0x0
  4040fc:	mov	w1, #0x78                  	// #120
  404100:	csel	w1, w1, w5, ne  // ne = any
  404104:	strb	w1, [x6]
  404108:	strb	wzr, [x4]
  40410c:	ret
  404110:	cmp	w1, #0x0
  404114:	mov	w1, #0x78                  	// #120
  404118:	csel	w1, w1, w5, ne  // ne = any
  40411c:	b	40409c <ferror@plt+0x27dc>
  404120:	mov	x4, x0
  404124:	mov	w1, #0x64                  	// #100
  404128:	strb	w1, [x4], #10
  40412c:	b	404020 <ferror@plt+0x2760>
  404130:	mov	x4, x0
  404134:	mov	w1, #0x62                  	// #98
  404138:	strb	w1, [x4], #10
  40413c:	b	404020 <ferror@plt+0x2760>
  404140:	mov	x4, x0
  404144:	mov	w1, #0x63                  	// #99
  404148:	strb	w1, [x4], #10
  40414c:	b	404020 <ferror@plt+0x2760>
  404150:	mov	x4, x0
  404154:	mov	w1, #0x73                  	// #115
  404158:	strb	w1, [x4], #10
  40415c:	b	404020 <ferror@plt+0x2760>
  404160:	mov	x4, x0
  404164:	mov	w1, #0x70                  	// #112
  404168:	strb	w1, [x4], #10
  40416c:	b	404020 <ferror@plt+0x2760>
  404170:	mov	x4, x0
  404174:	mov	w1, #0x2d                  	// #45
  404178:	strb	w1, [x4], #10
  40417c:	b	404020 <ferror@plt+0x2760>
  404180:	stp	x29, x30, [sp, #-96]!
  404184:	mov	x29, sp
  404188:	stp	x19, x20, [sp, #16]
  40418c:	stp	x21, x22, [sp, #32]
  404190:	add	x21, sp, #0x38
  404194:	mov	x4, x21
  404198:	tbz	w0, #1, 4041a8 <ferror@plt+0x28e8>
  40419c:	add	x4, x21, #0x1
  4041a0:	mov	w2, #0x20                  	// #32
  4041a4:	strb	w2, [sp, #56]
  4041a8:	mov	w2, #0xa                   	// #10
  4041ac:	mov	x5, #0x1                   	// #1
  4041b0:	lsl	x3, x5, x2
  4041b4:	cmp	x1, x3
  4041b8:	b.cc	4042cc <ferror@plt+0x2a0c>  // b.lo, b.ul, b.last
  4041bc:	add	w2, w2, #0xa
  4041c0:	cmp	w2, #0x46
  4041c4:	b.ne	4041b0 <ferror@plt+0x28f0>  // b.any
  4041c8:	mov	w19, #0x3c                  	// #60
  4041cc:	mov	w8, #0xcccd                	// #52429
  4041d0:	adrp	x6, 405000 <ferror@plt+0x3740>
  4041d4:	movk	w8, #0xcccc, lsl #16
  4041d8:	add	x6, x6, #0x198
  4041dc:	mov	x5, #0xffffffffffffffff    	// #-1
  4041e0:	and	w7, w0, #0x1
  4041e4:	umull	x8, w19, w8
  4041e8:	lsl	x5, x5, x19
  4041ec:	lsr	x19, x1, x19
  4041f0:	bic	x5, x1, x5
  4041f4:	mov	w3, w19
  4041f8:	lsr	x8, x8, #35
  4041fc:	ldrsb	w1, [x6, w8, sxtw]
  404200:	strb	w1, [x4]
  404204:	cmp	w1, #0x42
  404208:	add	x1, x4, #0x1
  40420c:	csel	w7, w7, wzr, ne  // ne = any
  404210:	cbz	w7, 404220 <ferror@plt+0x2960>
  404214:	add	x1, x4, #0x3
  404218:	mov	w6, #0x4269                	// #17001
  40421c:	sturh	w6, [x4, #1]
  404220:	strb	wzr, [x1]
  404224:	cbz	x5, 4042e0 <ferror@plt+0x2a20>
  404228:	sub	w2, w2, #0x14
  40422c:	lsr	x2, x5, x2
  404230:	tbz	w0, #2, 404314 <ferror@plt+0x2a54>
  404234:	add	x2, x2, #0x5
  404238:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40423c:	movk	x0, #0xcccd
  404240:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404244:	movk	x4, #0x1999, lsl #48
  404248:	umulh	x20, x2, x0
  40424c:	lsr	x20, x20, #3
  404250:	mul	x1, x20, x0
  404254:	umulh	x0, x20, x0
  404258:	ror	x1, x1, #1
  40425c:	lsr	x0, x0, #3
  404260:	cmp	x1, x4
  404264:	csel	x20, x20, x0, hi  // hi = pmore
  404268:	cbz	x20, 4042e0 <ferror@plt+0x2a20>
  40426c:	bl	4015c0 <localeconv@plt>
  404270:	cbz	x0, 404344 <ferror@plt+0x2a84>
  404274:	ldr	x4, [x0]
  404278:	cbz	x4, 404344 <ferror@plt+0x2a84>
  40427c:	ldrsb	w1, [x4]
  404280:	adrp	x0, 405000 <ferror@plt+0x3740>
  404284:	add	x0, x0, #0x190
  404288:	cmp	w1, #0x0
  40428c:	csel	x4, x0, x4, eq  // eq = none
  404290:	mov	x6, x21
  404294:	mov	x5, x20
  404298:	mov	w3, w19
  40429c:	adrp	x2, 405000 <ferror@plt+0x3740>
  4042a0:	add	x2, x2, #0x1a0
  4042a4:	add	x22, sp, #0x40
  4042a8:	mov	x1, #0x20                  	// #32
  4042ac:	mov	x0, x22
  4042b0:	bl	4015b0 <snprintf@plt>
  4042b4:	mov	x0, x22
  4042b8:	bl	4016b0 <strdup@plt>
  4042bc:	ldp	x19, x20, [sp, #16]
  4042c0:	ldp	x21, x22, [sp, #32]
  4042c4:	ldp	x29, x30, [sp], #96
  4042c8:	ret
  4042cc:	subs	w19, w2, #0xa
  4042d0:	b.ne	4041cc <ferror@plt+0x290c>  // b.any
  4042d4:	mov	w3, w1
  4042d8:	mov	w0, #0x42                  	// #66
  4042dc:	strh	w0, [x4]
  4042e0:	mov	x4, x21
  4042e4:	adrp	x2, 405000 <ferror@plt+0x3740>
  4042e8:	add	x2, x2, #0x1b0
  4042ec:	add	x22, sp, #0x40
  4042f0:	mov	x1, #0x20                  	// #32
  4042f4:	mov	x0, x22
  4042f8:	bl	4015b0 <snprintf@plt>
  4042fc:	mov	x0, x22
  404300:	bl	4016b0 <strdup@plt>
  404304:	ldp	x19, x20, [sp, #16]
  404308:	ldp	x21, x22, [sp, #32]
  40430c:	ldp	x29, x30, [sp], #96
  404310:	ret
  404314:	add	x2, x2, #0x32
  404318:	mov	x5, #0xf5c3                	// #62915
  40431c:	movk	x5, #0x5c28, lsl #16
  404320:	lsr	x20, x2, #2
  404324:	movk	x5, #0xc28f, lsl #32
  404328:	movk	x5, #0x28f5, lsl #48
  40432c:	umulh	x20, x20, x5
  404330:	lsr	x20, x20, #2
  404334:	cmp	x20, #0xa
  404338:	b.ne	404268 <ferror@plt+0x29a8>  // b.any
  40433c:	add	w3, w19, #0x1
  404340:	b	4042e0 <ferror@plt+0x2a20>
  404344:	adrp	x4, 405000 <ferror@plt+0x3740>
  404348:	add	x4, x4, #0x190
  40434c:	b	404290 <ferror@plt+0x29d0>
  404350:	cbz	x0, 40444c <ferror@plt+0x2b8c>
  404354:	stp	x29, x30, [sp, #-64]!
  404358:	mov	x29, sp
  40435c:	stp	x19, x20, [sp, #16]
  404360:	mov	x20, x0
  404364:	ldrsb	w4, [x0]
  404368:	cbz	w4, 40443c <ferror@plt+0x2b7c>
  40436c:	cmp	x1, #0x0
  404370:	stp	x21, x22, [sp, #32]
  404374:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404378:	stp	x23, x24, [sp, #48]
  40437c:	mov	x21, x2
  404380:	mov	x23, x1
  404384:	mov	x22, x3
  404388:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40438c:	b.eq	404434 <ferror@plt+0x2b74>  // b.none
  404390:	mov	x19, #0x0                   	// #0
  404394:	nop
  404398:	cmp	w4, #0x2c
  40439c:	ldrsb	w4, [x20, #1]
  4043a0:	b.eq	4043cc <ferror@plt+0x2b0c>  // b.none
  4043a4:	cbz	w4, 4043d4 <ferror@plt+0x2b14>
  4043a8:	add	x20, x20, #0x1
  4043ac:	cmp	x21, x19
  4043b0:	b.hi	404398 <ferror@plt+0x2ad8>  // b.pmore
  4043b4:	mov	w0, #0xfffffffe            	// #-2
  4043b8:	ldp	x19, x20, [sp, #16]
  4043bc:	ldp	x21, x22, [sp, #32]
  4043c0:	ldp	x23, x24, [sp, #48]
  4043c4:	ldp	x29, x30, [sp], #64
  4043c8:	ret
  4043cc:	mov	x24, x20
  4043d0:	cbnz	w4, 4043d8 <ferror@plt+0x2b18>
  4043d4:	add	x24, x20, #0x1
  4043d8:	cmp	x0, x24
  4043dc:	b.cs	404434 <ferror@plt+0x2b74>  // b.hs, b.nlast
  4043e0:	sub	x1, x24, x0
  4043e4:	blr	x22
  4043e8:	cmn	w0, #0x1
  4043ec:	b.eq	404434 <ferror@plt+0x2b74>  // b.none
  4043f0:	str	w0, [x23, x19, lsl #2]
  4043f4:	add	x19, x19, #0x1
  4043f8:	ldrsb	w0, [x24]
  4043fc:	cbz	w0, 40441c <ferror@plt+0x2b5c>
  404400:	mov	x0, x20
  404404:	ldrsb	w4, [x0, #1]!
  404408:	cbz	w4, 40441c <ferror@plt+0x2b5c>
  40440c:	cmp	x21, x19
  404410:	b.ls	4043b4 <ferror@plt+0x2af4>  // b.plast
  404414:	mov	x20, x0
  404418:	b	404398 <ferror@plt+0x2ad8>
  40441c:	mov	w0, w19
  404420:	ldp	x19, x20, [sp, #16]
  404424:	ldp	x21, x22, [sp, #32]
  404428:	ldp	x23, x24, [sp, #48]
  40442c:	ldp	x29, x30, [sp], #64
  404430:	ret
  404434:	ldp	x21, x22, [sp, #32]
  404438:	ldp	x23, x24, [sp, #48]
  40443c:	mov	w0, #0xffffffff            	// #-1
  404440:	ldp	x19, x20, [sp, #16]
  404444:	ldp	x29, x30, [sp], #64
  404448:	ret
  40444c:	mov	w0, #0xffffffff            	// #-1
  404450:	ret
  404454:	nop
  404458:	cbz	x0, 4044d4 <ferror@plt+0x2c14>
  40445c:	stp	x29, x30, [sp, #-32]!
  404460:	mov	x29, sp
  404464:	str	x19, [sp, #16]
  404468:	mov	x19, x3
  40446c:	mov	x3, x4
  404470:	cmp	x19, #0x0
  404474:	ldrsb	w4, [x0]
  404478:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40447c:	b.eq	4044cc <ferror@plt+0x2c0c>  // b.none
  404480:	ldr	x5, [x19]
  404484:	cmp	x5, x2
  404488:	b.hi	4044cc <ferror@plt+0x2c0c>  // b.pmore
  40448c:	cmp	w4, #0x2b
  404490:	b.eq	4044bc <ferror@plt+0x2bfc>  // b.none
  404494:	str	xzr, [x19]
  404498:	bl	404350 <ferror@plt+0x2a90>
  40449c:	cmp	w0, #0x0
  4044a0:	b.le	4044b0 <ferror@plt+0x2bf0>
  4044a4:	ldr	x1, [x19]
  4044a8:	add	x1, x1, w0, sxtw
  4044ac:	str	x1, [x19]
  4044b0:	ldr	x19, [sp, #16]
  4044b4:	ldp	x29, x30, [sp], #32
  4044b8:	ret
  4044bc:	add	x0, x0, #0x1
  4044c0:	add	x1, x1, x5, lsl #2
  4044c4:	sub	x2, x2, x5
  4044c8:	b	404498 <ferror@plt+0x2bd8>
  4044cc:	mov	w0, #0xffffffff            	// #-1
  4044d0:	b	4044b0 <ferror@plt+0x2bf0>
  4044d4:	mov	w0, #0xffffffff            	// #-1
  4044d8:	ret
  4044dc:	nop
  4044e0:	cmp	x2, #0x0
  4044e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4044e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4044ec:	b.eq	4045c8 <ferror@plt+0x2d08>  // b.none
  4044f0:	stp	x29, x30, [sp, #-64]!
  4044f4:	mov	x29, sp
  4044f8:	stp	x19, x20, [sp, #16]
  4044fc:	mov	x20, x2
  404500:	mov	x19, x0
  404504:	stp	x21, x22, [sp, #32]
  404508:	mov	w21, #0x1                   	// #1
  40450c:	str	x23, [sp, #48]
  404510:	mov	x23, x1
  404514:	ldrsb	w3, [x0]
  404518:	cbz	w3, 4045b0 <ferror@plt+0x2cf0>
  40451c:	nop
  404520:	cmp	w3, #0x2c
  404524:	ldrsb	w3, [x19, #1]
  404528:	b.eq	404540 <ferror@plt+0x2c80>  // b.none
  40452c:	cbz	w3, 40458c <ferror@plt+0x2ccc>
  404530:	add	x19, x19, #0x1
  404534:	cmp	w3, #0x2c
  404538:	ldrsb	w3, [x19, #1]
  40453c:	b.ne	40452c <ferror@plt+0x2c6c>  // b.any
  404540:	mov	x22, x19
  404544:	cbz	w3, 40458c <ferror@plt+0x2ccc>
  404548:	cmp	x0, x22
  40454c:	b.cs	404598 <ferror@plt+0x2cd8>  // b.hs, b.nlast
  404550:	sub	x1, x22, x0
  404554:	blr	x20
  404558:	tbnz	w0, #31, 40459c <ferror@plt+0x2cdc>
  40455c:	asr	w2, w0, #3
  404560:	and	w0, w0, #0x7
  404564:	lsl	w0, w21, w0
  404568:	ldrb	w1, [x23, w2, sxtw]
  40456c:	orr	w0, w0, w1
  404570:	strb	w0, [x23, w2, sxtw]
  404574:	ldrsb	w0, [x22]
  404578:	cbz	w0, 4045b0 <ferror@plt+0x2cf0>
  40457c:	ldrsb	w3, [x19, #1]!
  404580:	cbz	w3, 4045b0 <ferror@plt+0x2cf0>
  404584:	mov	x0, x19
  404588:	b	404520 <ferror@plt+0x2c60>
  40458c:	add	x22, x19, #0x1
  404590:	cmp	x0, x22
  404594:	b.cc	404550 <ferror@plt+0x2c90>  // b.lo, b.ul, b.last
  404598:	mov	w0, #0xffffffff            	// #-1
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	ldp	x21, x22, [sp, #32]
  4045a4:	ldr	x23, [sp, #48]
  4045a8:	ldp	x29, x30, [sp], #64
  4045ac:	ret
  4045b0:	mov	w0, #0x0                   	// #0
  4045b4:	ldp	x19, x20, [sp, #16]
  4045b8:	ldp	x21, x22, [sp, #32]
  4045bc:	ldr	x23, [sp, #48]
  4045c0:	ldp	x29, x30, [sp], #64
  4045c4:	ret
  4045c8:	mov	w0, #0xffffffea            	// #-22
  4045cc:	ret
  4045d0:	cmp	x2, #0x0
  4045d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4045d8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4045dc:	b.eq	40469c <ferror@plt+0x2ddc>  // b.none
  4045e0:	stp	x29, x30, [sp, #-48]!
  4045e4:	mov	x29, sp
  4045e8:	stp	x19, x20, [sp, #16]
  4045ec:	mov	x19, x0
  4045f0:	stp	x21, x22, [sp, #32]
  4045f4:	mov	x21, x2
  4045f8:	mov	x22, x1
  4045fc:	ldrsb	w3, [x0]
  404600:	cbz	w3, 404688 <ferror@plt+0x2dc8>
  404604:	nop
  404608:	cmp	w3, #0x2c
  40460c:	ldrsb	w3, [x19, #1]
  404610:	b.eq	404628 <ferror@plt+0x2d68>  // b.none
  404614:	cbz	w3, 404668 <ferror@plt+0x2da8>
  404618:	add	x19, x19, #0x1
  40461c:	cmp	w3, #0x2c
  404620:	ldrsb	w3, [x19, #1]
  404624:	b.ne	404614 <ferror@plt+0x2d54>  // b.any
  404628:	mov	x20, x19
  40462c:	cbz	w3, 404668 <ferror@plt+0x2da8>
  404630:	cmp	x0, x20
  404634:	b.cs	404674 <ferror@plt+0x2db4>  // b.hs, b.nlast
  404638:	sub	x1, x20, x0
  40463c:	blr	x21
  404640:	tbnz	x0, #63, 404678 <ferror@plt+0x2db8>
  404644:	ldr	x2, [x22]
  404648:	orr	x0, x2, x0
  40464c:	str	x0, [x22]
  404650:	ldrsb	w0, [x20]
  404654:	cbz	w0, 404688 <ferror@plt+0x2dc8>
  404658:	ldrsb	w3, [x19, #1]!
  40465c:	cbz	w3, 404688 <ferror@plt+0x2dc8>
  404660:	mov	x0, x19
  404664:	b	404608 <ferror@plt+0x2d48>
  404668:	add	x20, x19, #0x1
  40466c:	cmp	x0, x20
  404670:	b.cc	404638 <ferror@plt+0x2d78>  // b.lo, b.ul, b.last
  404674:	mov	w0, #0xffffffff            	// #-1
  404678:	ldp	x19, x20, [sp, #16]
  40467c:	ldp	x21, x22, [sp, #32]
  404680:	ldp	x29, x30, [sp], #48
  404684:	ret
  404688:	mov	w0, #0x0                   	// #0
  40468c:	ldp	x19, x20, [sp, #16]
  404690:	ldp	x21, x22, [sp, #32]
  404694:	ldp	x29, x30, [sp], #48
  404698:	ret
  40469c:	mov	w0, #0xffffffea            	// #-22
  4046a0:	ret
  4046a4:	nop
  4046a8:	stp	x29, x30, [sp, #-80]!
  4046ac:	mov	x29, sp
  4046b0:	str	xzr, [sp, #72]
  4046b4:	cbz	x0, 404748 <ferror@plt+0x2e88>
  4046b8:	stp	x19, x20, [sp, #16]
  4046bc:	mov	x19, x0
  4046c0:	mov	x20, x2
  4046c4:	stp	x21, x22, [sp, #32]
  4046c8:	mov	w21, w3
  4046cc:	stp	x23, x24, [sp, #48]
  4046d0:	mov	x23, x1
  4046d4:	str	w3, [x1]
  4046d8:	str	w3, [x2]
  4046dc:	bl	401870 <__errno_location@plt>
  4046e0:	str	wzr, [x0]
  4046e4:	mov	x22, x0
  4046e8:	ldrsb	w0, [x19]
  4046ec:	cmp	w0, #0x3a
  4046f0:	b.eq	404754 <ferror@plt+0x2e94>  // b.none
  4046f4:	add	x24, sp, #0x48
  4046f8:	mov	x0, x19
  4046fc:	mov	x1, x24
  404700:	mov	w2, #0xa                   	// #10
  404704:	bl	401740 <strtol@plt>
  404708:	str	w0, [x23]
  40470c:	str	w0, [x20]
  404710:	ldr	w0, [x22]
  404714:	cbnz	w0, 40478c <ferror@plt+0x2ecc>
  404718:	ldr	x2, [sp, #72]
  40471c:	cmp	x2, #0x0
  404720:	ccmp	x2, x19, #0x4, ne  // ne = any
  404724:	b.eq	40478c <ferror@plt+0x2ecc>  // b.none
  404728:	ldrsb	w3, [x2]
  40472c:	cmp	w3, #0x3a
  404730:	b.eq	4047a0 <ferror@plt+0x2ee0>  // b.none
  404734:	cmp	w3, #0x2d
  404738:	b.eq	4047bc <ferror@plt+0x2efc>  // b.none
  40473c:	ldp	x19, x20, [sp, #16]
  404740:	ldp	x21, x22, [sp, #32]
  404744:	ldp	x23, x24, [sp, #48]
  404748:	mov	w0, #0x0                   	// #0
  40474c:	ldp	x29, x30, [sp], #80
  404750:	ret
  404754:	add	x19, x19, #0x1
  404758:	add	x1, sp, #0x48
  40475c:	mov	x0, x19
  404760:	mov	w2, #0xa                   	// #10
  404764:	bl	401740 <strtol@plt>
  404768:	str	w0, [x20]
  40476c:	ldr	w0, [x22]
  404770:	cbnz	w0, 40478c <ferror@plt+0x2ecc>
  404774:	ldr	x0, [sp, #72]
  404778:	cbz	x0, 40478c <ferror@plt+0x2ecc>
  40477c:	ldrsb	w1, [x0]
  404780:	cmp	w1, #0x0
  404784:	ccmp	x0, x19, #0x4, eq  // eq = none
  404788:	b.ne	40473c <ferror@plt+0x2e7c>  // b.any
  40478c:	mov	w0, #0xffffffff            	// #-1
  404790:	ldp	x19, x20, [sp, #16]
  404794:	ldp	x21, x22, [sp, #32]
  404798:	ldp	x23, x24, [sp, #48]
  40479c:	b	40474c <ferror@plt+0x2e8c>
  4047a0:	ldrsb	w1, [x2, #1]
  4047a4:	cbnz	w1, 4047bc <ferror@plt+0x2efc>
  4047a8:	ldp	x23, x24, [sp, #48]
  4047ac:	str	w21, [x20]
  4047b0:	ldp	x19, x20, [sp, #16]
  4047b4:	ldp	x21, x22, [sp, #32]
  4047b8:	b	40474c <ferror@plt+0x2e8c>
  4047bc:	str	wzr, [x22]
  4047c0:	add	x19, x2, #0x1
  4047c4:	mov	x1, x24
  4047c8:	mov	x0, x19
  4047cc:	mov	w2, #0xa                   	// #10
  4047d0:	str	xzr, [sp, #72]
  4047d4:	bl	401740 <strtol@plt>
  4047d8:	str	w0, [x20]
  4047dc:	ldr	w0, [x22]
  4047e0:	cbz	w0, 404774 <ferror@plt+0x2eb4>
  4047e4:	b	40478c <ferror@plt+0x2ecc>
  4047e8:	cmp	x1, #0x0
  4047ec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4047f0:	b.eq	4048c4 <ferror@plt+0x3004>  // b.none
  4047f4:	stp	x29, x30, [sp, #-80]!
  4047f8:	mov	x29, sp
  4047fc:	stp	x19, x20, [sp, #16]
  404800:	mov	x19, x1
  404804:	stp	x21, x22, [sp, #32]
  404808:	add	x22, sp, #0x48
  40480c:	str	x23, [sp, #48]
  404810:	add	x23, sp, #0x40
  404814:	b	404838 <ferror@plt+0x2f78>
  404818:	cmp	x20, #0x0
  40481c:	add	x19, x3, x4
  404820:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404824:	ccmp	x21, x4, #0x0, ne  // ne = any
  404828:	b.ne	4048ac <ferror@plt+0x2fec>  // b.any
  40482c:	bl	401630 <strncmp@plt>
  404830:	cbnz	w0, 4048ac <ferror@plt+0x2fec>
  404834:	add	x0, x20, x21
  404838:	mov	x1, x23
  40483c:	bl	4031e0 <ferror@plt+0x1920>
  404840:	mov	x1, x22
  404844:	mov	x20, x0
  404848:	mov	x0, x19
  40484c:	bl	4031e0 <ferror@plt+0x1920>
  404850:	ldp	x21, x4, [sp, #64]
  404854:	mov	x3, x0
  404858:	mov	x1, x3
  40485c:	mov	x0, x20
  404860:	mov	x2, x21
  404864:	adds	x5, x21, x4
  404868:	b.eq	404894 <ferror@plt+0x2fd4>  // b.none
  40486c:	cmp	x5, #0x1
  404870:	b.ne	404818 <ferror@plt+0x2f58>  // b.any
  404874:	cbz	x20, 404884 <ferror@plt+0x2fc4>
  404878:	ldrsb	w5, [x20]
  40487c:	cmp	w5, #0x2f
  404880:	b.eq	404894 <ferror@plt+0x2fd4>  // b.none
  404884:	cbz	x3, 4048ac <ferror@plt+0x2fec>
  404888:	ldrsb	w5, [x3]
  40488c:	cmp	w5, #0x2f
  404890:	b.ne	404818 <ferror@plt+0x2f58>  // b.any
  404894:	mov	w0, #0x1                   	// #1
  404898:	ldp	x19, x20, [sp, #16]
  40489c:	ldp	x21, x22, [sp, #32]
  4048a0:	ldr	x23, [sp, #48]
  4048a4:	ldp	x29, x30, [sp], #80
  4048a8:	ret
  4048ac:	mov	w0, #0x0                   	// #0
  4048b0:	ldp	x19, x20, [sp, #16]
  4048b4:	ldp	x21, x22, [sp, #32]
  4048b8:	ldr	x23, [sp, #48]
  4048bc:	ldp	x29, x30, [sp], #80
  4048c0:	ret
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	ret
  4048cc:	nop
  4048d0:	stp	x29, x30, [sp, #-64]!
  4048d4:	mov	x29, sp
  4048d8:	stp	x19, x20, [sp, #16]
  4048dc:	mov	x19, x1
  4048e0:	orr	x1, x0, x1
  4048e4:	cbz	x1, 404964 <ferror@plt+0x30a4>
  4048e8:	stp	x21, x22, [sp, #32]
  4048ec:	mov	x20, x0
  4048f0:	mov	x21, x2
  4048f4:	cbz	x0, 404978 <ferror@plt+0x30b8>
  4048f8:	cbz	x19, 404990 <ferror@plt+0x30d0>
  4048fc:	stp	x23, x24, [sp, #48]
  404900:	bl	401520 <strlen@plt>
  404904:	mov	x23, x0
  404908:	mvn	x0, x0
  40490c:	mov	x22, #0x0                   	// #0
  404910:	cmp	x21, x0
  404914:	b.hi	40494c <ferror@plt+0x308c>  // b.pmore
  404918:	add	x24, x21, x23
  40491c:	add	x0, x24, #0x1
  404920:	bl	4015f0 <malloc@plt>
  404924:	mov	x22, x0
  404928:	cbz	x0, 40494c <ferror@plt+0x308c>
  40492c:	mov	x1, x20
  404930:	mov	x2, x23
  404934:	bl	4014f0 <memcpy@plt>
  404938:	mov	x2, x21
  40493c:	mov	x1, x19
  404940:	add	x0, x22, x23
  404944:	bl	4014f0 <memcpy@plt>
  404948:	strb	wzr, [x22, x24]
  40494c:	mov	x0, x22
  404950:	ldp	x19, x20, [sp, #16]
  404954:	ldp	x21, x22, [sp, #32]
  404958:	ldp	x23, x24, [sp, #48]
  40495c:	ldp	x29, x30, [sp], #64
  404960:	ret
  404964:	ldp	x19, x20, [sp, #16]
  404968:	adrp	x0, 404000 <ferror@plt+0x2740>
  40496c:	ldp	x29, x30, [sp], #64
  404970:	add	x0, x0, #0xdc0
  404974:	b	4016b0 <strdup@plt>
  404978:	mov	x0, x19
  40497c:	mov	x1, x2
  404980:	ldp	x19, x20, [sp, #16]
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldp	x29, x30, [sp], #64
  40498c:	b	401780 <strndup@plt>
  404990:	ldp	x19, x20, [sp, #16]
  404994:	ldp	x21, x22, [sp, #32]
  404998:	ldp	x29, x30, [sp], #64
  40499c:	b	4016b0 <strdup@plt>
  4049a0:	stp	x29, x30, [sp, #-32]!
  4049a4:	mov	x2, #0x0                   	// #0
  4049a8:	mov	x29, sp
  4049ac:	stp	x19, x20, [sp, #16]
  4049b0:	mov	x20, x0
  4049b4:	mov	x19, x1
  4049b8:	cbz	x1, 4049c8 <ferror@plt+0x3108>
  4049bc:	mov	x0, x1
  4049c0:	bl	401520 <strlen@plt>
  4049c4:	mov	x2, x0
  4049c8:	mov	x1, x19
  4049cc:	mov	x0, x20
  4049d0:	ldp	x19, x20, [sp, #16]
  4049d4:	ldp	x29, x30, [sp], #32
  4049d8:	b	4048d0 <ferror@plt+0x3010>
  4049dc:	nop
  4049e0:	stp	x29, x30, [sp, #-288]!
  4049e4:	mov	w9, #0xffffffd0            	// #-48
  4049e8:	mov	w8, #0xffffff80            	// #-128
  4049ec:	mov	x29, sp
  4049f0:	add	x10, sp, #0xf0
  4049f4:	add	x11, sp, #0x120
  4049f8:	stp	x11, x11, [sp, #80]
  4049fc:	str	x10, [sp, #96]
  404a00:	stp	w9, w8, [sp, #104]
  404a04:	ldp	x10, x11, [sp, #80]
  404a08:	str	x19, [sp, #16]
  404a0c:	ldp	x8, x9, [sp, #96]
  404a10:	mov	x19, x0
  404a14:	add	x0, sp, #0x48
  404a18:	stp	x10, x11, [sp, #32]
  404a1c:	stp	x8, x9, [sp, #48]
  404a20:	str	q0, [sp, #112]
  404a24:	str	q1, [sp, #128]
  404a28:	str	q2, [sp, #144]
  404a2c:	str	q3, [sp, #160]
  404a30:	str	q4, [sp, #176]
  404a34:	str	q5, [sp, #192]
  404a38:	str	q6, [sp, #208]
  404a3c:	str	q7, [sp, #224]
  404a40:	stp	x2, x3, [sp, #240]
  404a44:	add	x2, sp, #0x20
  404a48:	stp	x4, x5, [sp, #256]
  404a4c:	stp	x6, x7, [sp, #272]
  404a50:	bl	401770 <vasprintf@plt>
  404a54:	tbnz	w0, #31, 404a84 <ferror@plt+0x31c4>
  404a58:	ldr	x1, [sp, #72]
  404a5c:	sxtw	x2, w0
  404a60:	mov	x0, x19
  404a64:	bl	4048d0 <ferror@plt+0x3010>
  404a68:	mov	x19, x0
  404a6c:	ldr	x0, [sp, #72]
  404a70:	bl	401750 <free@plt>
  404a74:	mov	x0, x19
  404a78:	ldr	x19, [sp, #16]
  404a7c:	ldp	x29, x30, [sp], #288
  404a80:	ret
  404a84:	mov	x19, #0x0                   	// #0
  404a88:	mov	x0, x19
  404a8c:	ldr	x19, [sp, #16]
  404a90:	ldp	x29, x30, [sp], #288
  404a94:	ret
  404a98:	stp	x29, x30, [sp, #-80]!
  404a9c:	mov	x29, sp
  404aa0:	stp	x21, x22, [sp, #32]
  404aa4:	ldr	x21, [x0]
  404aa8:	stp	x19, x20, [sp, #16]
  404aac:	mov	x19, x0
  404ab0:	ldrsb	w0, [x21]
  404ab4:	cbz	w0, 404bf8 <ferror@plt+0x3338>
  404ab8:	mov	x0, x21
  404abc:	mov	x22, x2
  404ac0:	stp	x23, x24, [sp, #48]
  404ac4:	mov	x24, x1
  404ac8:	mov	w23, w3
  404acc:	mov	x1, x2
  404ad0:	bl	401790 <strspn@plt>
  404ad4:	add	x20, x21, x0
  404ad8:	ldrsb	w21, [x21, x0]
  404adc:	cbz	w21, 404bbc <ferror@plt+0x32fc>
  404ae0:	cbz	w23, 404b64 <ferror@plt+0x32a4>
  404ae4:	adrp	x0, 405000 <ferror@plt+0x3740>
  404ae8:	mov	w1, w21
  404aec:	add	x0, x0, #0x1b8
  404af0:	bl	4017a0 <strchr@plt>
  404af4:	cbz	x0, 404b94 <ferror@plt+0x32d4>
  404af8:	add	x1, sp, #0x48
  404afc:	add	x23, x20, #0x1
  404b00:	mov	x0, x23
  404b04:	strb	w21, [sp, #72]
  404b08:	strb	wzr, [sp, #73]
  404b0c:	bl	403268 <ferror@plt+0x19a8>
  404b10:	add	x1, x20, x0
  404b14:	str	x0, [x24]
  404b18:	ldrsb	w1, [x1, #1]
  404b1c:	cmp	w1, #0x0
  404b20:	ccmp	w21, w1, #0x0, ne  // ne = any
  404b24:	b.ne	404bbc <ferror@plt+0x32fc>  // b.any
  404b28:	add	x0, x0, #0x2
  404b2c:	add	x21, x20, x0
  404b30:	ldrsb	w1, [x20, x0]
  404b34:	cbz	w1, 404b44 <ferror@plt+0x3284>
  404b38:	mov	x0, x22
  404b3c:	bl	4017a0 <strchr@plt>
  404b40:	cbz	x0, 404bbc <ferror@plt+0x32fc>
  404b44:	mov	x20, x23
  404b48:	ldp	x23, x24, [sp, #48]
  404b4c:	str	x21, [x19]
  404b50:	mov	x0, x20
  404b54:	ldp	x19, x20, [sp, #16]
  404b58:	ldp	x21, x22, [sp, #32]
  404b5c:	ldp	x29, x30, [sp], #80
  404b60:	ret
  404b64:	mov	x1, x22
  404b68:	mov	x0, x20
  404b6c:	bl	401850 <strcspn@plt>
  404b70:	str	x0, [x24]
  404b74:	add	x0, x20, x0
  404b78:	ldp	x23, x24, [sp, #48]
  404b7c:	str	x0, [x19]
  404b80:	mov	x0, x20
  404b84:	ldp	x19, x20, [sp, #16]
  404b88:	ldp	x21, x22, [sp, #32]
  404b8c:	ldp	x29, x30, [sp], #80
  404b90:	ret
  404b94:	mov	x1, x22
  404b98:	mov	x0, x20
  404b9c:	bl	403268 <ferror@plt+0x19a8>
  404ba0:	str	x0, [x24]
  404ba4:	add	x21, x20, x0
  404ba8:	ldrsb	w1, [x20, x0]
  404bac:	cbz	w1, 404bdc <ferror@plt+0x331c>
  404bb0:	mov	x0, x22
  404bb4:	bl	4017a0 <strchr@plt>
  404bb8:	cbnz	x0, 404bdc <ferror@plt+0x331c>
  404bbc:	ldp	x23, x24, [sp, #48]
  404bc0:	str	x20, [x19]
  404bc4:	mov	x20, #0x0                   	// #0
  404bc8:	mov	x0, x20
  404bcc:	ldp	x19, x20, [sp, #16]
  404bd0:	ldp	x21, x22, [sp, #32]
  404bd4:	ldp	x29, x30, [sp], #80
  404bd8:	ret
  404bdc:	ldp	x23, x24, [sp, #48]
  404be0:	str	x21, [x19]
  404be4:	mov	x0, x20
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x29, x30, [sp], #80
  404bf4:	ret
  404bf8:	mov	x20, #0x0                   	// #0
  404bfc:	mov	x0, x20
  404c00:	ldp	x19, x20, [sp, #16]
  404c04:	ldp	x21, x22, [sp, #32]
  404c08:	ldp	x29, x30, [sp], #80
  404c0c:	ret
  404c10:	stp	x29, x30, [sp, #-32]!
  404c14:	mov	x29, sp
  404c18:	str	x19, [sp, #16]
  404c1c:	mov	x19, x0
  404c20:	b	404c2c <ferror@plt+0x336c>
  404c24:	cmp	w0, #0xa
  404c28:	b.eq	404c4c <ferror@plt+0x338c>  // b.none
  404c2c:	mov	x0, x19
  404c30:	bl	401660 <fgetc@plt>
  404c34:	cmn	w0, #0x1
  404c38:	b.ne	404c24 <ferror@plt+0x3364>  // b.any
  404c3c:	mov	w0, #0x1                   	// #1
  404c40:	ldr	x19, [sp, #16]
  404c44:	ldp	x29, x30, [sp], #32
  404c48:	ret
  404c4c:	mov	w0, #0x0                   	// #0
  404c50:	ldr	x19, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #32
  404c58:	ret
  404c5c:	nop
  404c60:	stp	x29, x30, [sp, #-64]!
  404c64:	mov	x29, sp
  404c68:	stp	x19, x20, [sp, #16]
  404c6c:	adrp	x20, 416000 <ferror@plt+0x14740>
  404c70:	add	x20, x20, #0xdf0
  404c74:	stp	x21, x22, [sp, #32]
  404c78:	adrp	x21, 416000 <ferror@plt+0x14740>
  404c7c:	add	x21, x21, #0xde8
  404c80:	sub	x20, x20, x21
  404c84:	mov	w22, w0
  404c88:	stp	x23, x24, [sp, #48]
  404c8c:	mov	x23, x1
  404c90:	mov	x24, x2
  404c94:	bl	4014b8 <memcpy@plt-0x38>
  404c98:	cmp	xzr, x20, asr #3
  404c9c:	b.eq	404cc8 <ferror@plt+0x3408>  // b.none
  404ca0:	asr	x20, x20, #3
  404ca4:	mov	x19, #0x0                   	// #0
  404ca8:	ldr	x3, [x21, x19, lsl #3]
  404cac:	mov	x2, x24
  404cb0:	add	x19, x19, #0x1
  404cb4:	mov	x1, x23
  404cb8:	mov	w0, w22
  404cbc:	blr	x3
  404cc0:	cmp	x20, x19
  404cc4:	b.ne	404ca8 <ferror@plt+0x33e8>  // b.any
  404cc8:	ldp	x19, x20, [sp, #16]
  404ccc:	ldp	x21, x22, [sp, #32]
  404cd0:	ldp	x23, x24, [sp, #48]
  404cd4:	ldp	x29, x30, [sp], #64
  404cd8:	ret
  404cdc:	nop
  404ce0:	ret
  404ce4:	nop
  404ce8:	adrp	x2, 417000 <ferror@plt+0x15740>
  404cec:	mov	x1, #0x0                   	// #0
  404cf0:	ldr	x2, [x2, #504]
  404cf4:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404cf8 <.fini>:
  404cf8:	stp	x29, x30, [sp, #-16]!
  404cfc:	mov	x29, sp
  404d00:	ldp	x29, x30, [sp], #16
  404d04:	ret
