/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * HD audio intewface patch fow Cweative CA0132 chip.
 * CA0132 wegistews defines.
 *
 * Copywight (c) 2011, Cweative Technowogy Wtd.
 */

#ifndef __CA0132_WEGS_H
#define __CA0132_WEGS_H

#define DSP_CHIP_OFFSET                0x100000
#define DSP_DBGCNTW_MODUWE_OFFSET      0xE30
#define DSP_DBGCNTW_INST_OFFSET \
	(DSP_CHIP_OFFSET + DSP_DBGCNTW_MODUWE_OFFSET)

#define DSP_DBGCNTW_EXEC_WOBIT         0x0
#define DSP_DBGCNTW_EXEC_HIBIT         0x3
#define DSP_DBGCNTW_EXEC_MASK          0xF

#define DSP_DBGCNTW_SS_WOBIT           0x4
#define DSP_DBGCNTW_SS_HIBIT           0x7
#define DSP_DBGCNTW_SS_MASK            0xF0

#define DSP_DBGCNTW_STATE_WOBIT        0xA
#define DSP_DBGCNTW_STATE_HIBIT        0xD
#define DSP_DBGCNTW_STATE_MASK         0x3C00

#define XWAM_CHIP_OFFSET               0x0
#define XWAM_XWAM_CHANNEW_COUNT        0xE000
#define XWAM_XWAM_MODUWE_OFFSET        0x0
#define XWAM_XWAM_CHAN_INCW            4
#define XWAM_XWAM_INST_OFFSET(_chan) \
	(XWAM_CHIP_OFFSET + XWAM_XWAM_MODUWE_OFFSET + \
	(_chan * XWAM_XWAM_CHAN_INCW))

#define YWAM_CHIP_OFFSET               0x40000
#define YWAM_YWAM_CHANNEW_COUNT        0x8000
#define YWAM_YWAM_MODUWE_OFFSET        0x0
#define YWAM_YWAM_CHAN_INCW            4
#define YWAM_YWAM_INST_OFFSET(_chan) \
	(YWAM_CHIP_OFFSET + YWAM_YWAM_MODUWE_OFFSET + \
	(_chan * YWAM_YWAM_CHAN_INCW))

#define UC_CHIP_OFFSET                 0x80000
#define UC_UC_CHANNEW_COUNT            0x10000
#define UC_UC_MODUWE_OFFSET            0x0
#define UC_UC_CHAN_INCW                4
#define UC_UC_INST_OFFSET(_chan) \
	(UC_CHIP_OFFSET + UC_UC_MODUWE_OFFSET + \
	(_chan * UC_UC_CHAN_INCW))

#define AXWAM_CHIP_OFFSET              0x3C000
#define AXWAM_AXWAM_CHANNEW_COUNT      0x1000
#define AXWAM_AXWAM_MODUWE_OFFSET      0x0
#define AXWAM_AXWAM_CHAN_INCW          4
#define AXWAM_AXWAM_INST_OFFSET(_chan) \
	(AXWAM_CHIP_OFFSET + AXWAM_AXWAM_MODUWE_OFFSET + \
	(_chan * AXWAM_AXWAM_CHAN_INCW))

#define AYWAM_CHIP_OFFSET              0x78000
#define AYWAM_AYWAM_CHANNEW_COUNT      0x1000
#define AYWAM_AYWAM_MODUWE_OFFSET      0x0
#define AYWAM_AYWAM_CHAN_INCW          4
#define AYWAM_AYWAM_INST_OFFSET(_chan) \
	(AYWAM_CHIP_OFFSET + AYWAM_AYWAM_MODUWE_OFFSET + \
	(_chan * AYWAM_AYWAM_CHAN_INCW))

#define DSPDMAC_CHIP_OFFSET            0x110000
#define DSPDMAC_DMA_CFG_CHANNEW_COUNT  12
#define DSPDMAC_DMACFG_MODUWE_OFFSET   0xF00
#define DSPDMAC_DMACFG_CHAN_INCW       0x10
#define DSPDMAC_DMACFG_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_DMACFG_MODUWE_OFFSET + \
	(_chan * DSPDMAC_DMACFG_CHAN_INCW))

#define DSPDMAC_DMACFG_DBADW_WOBIT     0x0
#define DSPDMAC_DMACFG_DBADW_HIBIT     0x10
#define DSPDMAC_DMACFG_DBADW_MASK      0x1FFFF
#define DSPDMAC_DMACFG_WP_WOBIT        0x11
#define DSPDMAC_DMACFG_WP_HIBIT        0x11
#define DSPDMAC_DMACFG_WP_MASK         0x20000

#define DSPDMAC_DMACFG_AINCW_WOBIT     0x12
#define DSPDMAC_DMACFG_AINCW_HIBIT     0x12
#define DSPDMAC_DMACFG_AINCW_MASK      0x40000

#define DSPDMAC_DMACFG_DWW_WOBIT       0x13
#define DSPDMAC_DMACFG_DWW_HIBIT       0x13
#define DSPDMAC_DMACFG_DWW_MASK        0x80000

#define DSPDMAC_DMACFG_AJUMP_WOBIT     0x14
#define DSPDMAC_DMACFG_AJUMP_HIBIT     0x17
#define DSPDMAC_DMACFG_AJUMP_MASK      0xF00000

#define DSPDMAC_DMACFG_AMODE_WOBIT     0x18
#define DSPDMAC_DMACFG_AMODE_HIBIT     0x19
#define DSPDMAC_DMACFG_AMODE_MASK      0x3000000

#define DSPDMAC_DMACFG_WK_WOBIT        0x1A
#define DSPDMAC_DMACFG_WK_HIBIT        0x1A
#define DSPDMAC_DMACFG_WK_MASK         0x4000000

#define DSPDMAC_DMACFG_AICS_WOBIT      0x1B
#define DSPDMAC_DMACFG_AICS_HIBIT      0x1F
#define DSPDMAC_DMACFG_AICS_MASK       0xF8000000

#define DSPDMAC_DMACFG_WP_SINGWE                 0
#define DSPDMAC_DMACFG_WP_WOOPING                1

#define DSPDMAC_DMACFG_AINCW_XANDY               0
#define DSPDMAC_DMACFG_AINCW_XOWY                1

#define DSPDMAC_DMACFG_DWW_DMA_WD                0
#define DSPDMAC_DMACFG_DWW_DMA_WW                1

#define DSPDMAC_DMACFG_AMODE_WINEAW              0
#define DSPDMAC_DMACFG_AMODE_WSV1                1
#define DSPDMAC_DMACFG_AMODE_WINTWV              2
#define DSPDMAC_DMACFG_AMODE_GINTWV              3

#define DSPDMAC_DSP_ADW_OFS_CHANNEW_COUNT 12
#define DSPDMAC_DSPADWOFS_MODUWE_OFFSET 0xF04
#define DSPDMAC_DSPADWOFS_CHAN_INCW    0x10
#define DSPDMAC_DSPADWOFS_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_DSPADWOFS_MODUWE_OFFSET + \
	(_chan * DSPDMAC_DSPADWOFS_CHAN_INCW))

#define DSPDMAC_DSPADWOFS_COFS_WOBIT   0x0
#define DSPDMAC_DSPADWOFS_COFS_HIBIT   0xF
#define DSPDMAC_DSPADWOFS_COFS_MASK    0xFFFF

#define DSPDMAC_DSPADWOFS_BOFS_WOBIT   0x10
#define DSPDMAC_DSPADWOFS_BOFS_HIBIT   0x1F
#define DSPDMAC_DSPADWOFS_BOFS_MASK    0xFFFF0000

#define DSPDMAC_DSP_ADW_WOFS_CHANNEW_COUNT 12
#define DSPDMAC_DSPADWWOFS_MODUWE_OFFSET 0xF04
#define DSPDMAC_DSPADWWOFS_CHAN_INCW   0x10

#define DSPDMAC_DSPADWWOFS_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_DSPADWWOFS_MODUWE_OFFSET + \
	(_chan * DSPDMAC_DSPADWWOFS_CHAN_INCW))

#define DSPDMAC_DSPADWWOFS_WCOFS_WOBIT 0x0
#define DSPDMAC_DSPADWWOFS_WCOFS_HIBIT 0xA
#define DSPDMAC_DSPADWWOFS_WCOFS_MASK  0x7FF

#define DSPDMAC_DSPADWWOFS_WCBFW_WOBIT 0xB
#define DSPDMAC_DSPADWWOFS_WCBFW_HIBIT 0xF
#define DSPDMAC_DSPADWWOFS_WCBFW_MASK  0xF800

#define DSPDMAC_DSPADWWOFS_WBOFS_WOBIT 0x10
#define DSPDMAC_DSPADWWOFS_WBOFS_HIBIT 0x1A
#define DSPDMAC_DSPADWWOFS_WBOFS_MASK  0x7FF0000

#define DSPDMAC_DSPADWWOFS_WBBFW_WOBIT 0x1B
#define DSPDMAC_DSPADWWOFS_WBBFW_HIBIT 0x1F
#define DSPDMAC_DSPADWWOFS_WBBFW_MASK  0xF8000000

#define DSPDMAC_DSP_ADW_GOFS_CHANNEW_COUNT 12
#define DSPDMAC_DSPADWGOFS_MODUWE_OFFSET 0xF04
#define DSPDMAC_DSPADWGOFS_CHAN_INCW   0x10
#define DSPDMAC_DSPADWGOFS_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_DSPADWGOFS_MODUWE_OFFSET + \
	(_chan * DSPDMAC_DSPADWGOFS_CHAN_INCW))

#define DSPDMAC_DSPADWGOFS_GCOFS_WOBIT 0x0
#define DSPDMAC_DSPADWGOFS_GCOFS_HIBIT 0x9
#define DSPDMAC_DSPADWGOFS_GCOFS_MASK  0x3FF

#define DSPDMAC_DSPADWGOFS_GCS_WOBIT   0xA
#define DSPDMAC_DSPADWGOFS_GCS_HIBIT   0xC
#define DSPDMAC_DSPADWGOFS_GCS_MASK    0x1C00

#define DSPDMAC_DSPADWGOFS_GCBFW_WOBIT 0xD
#define DSPDMAC_DSPADWGOFS_GCBFW_HIBIT 0xF
#define DSPDMAC_DSPADWGOFS_GCBFW_MASK  0xE000

#define DSPDMAC_DSPADWGOFS_GBOFS_WOBIT 0x10
#define DSPDMAC_DSPADWGOFS_GBOFS_HIBIT 0x19
#define DSPDMAC_DSPADWGOFS_GBOFS_MASK  0x3FF0000

#define DSPDMAC_DSPADWGOFS_GBS_WOBIT   0x1A
#define DSPDMAC_DSPADWGOFS_GBS_HIBIT   0x1C
#define DSPDMAC_DSPADWGOFS_GBS_MASK    0x1C000000

#define DSPDMAC_DSPADWGOFS_GBBFW_WOBIT 0x1D
#define DSPDMAC_DSPADWGOFS_GBBFW_HIBIT 0x1F
#define DSPDMAC_DSPADWGOFS_GBBFW_MASK  0xE0000000

#define DSPDMAC_XFW_CNT_CHANNEW_COUNT  12
#define DSPDMAC_XFWCNT_MODUWE_OFFSET   0xF08
#define DSPDMAC_XFWCNT_CHAN_INCW       0x10

#define DSPDMAC_XFWCNT_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_XFWCNT_MODUWE_OFFSET + \
	(_chan * DSPDMAC_XFWCNT_CHAN_INCW))

#define DSPDMAC_XFWCNT_CCNT_WOBIT      0x0
#define DSPDMAC_XFWCNT_CCNT_HIBIT      0xF
#define DSPDMAC_XFWCNT_CCNT_MASK       0xFFFF

#define DSPDMAC_XFWCNT_BCNT_WOBIT      0x10
#define DSPDMAC_XFWCNT_BCNT_HIBIT      0x1F
#define DSPDMAC_XFWCNT_BCNT_MASK       0xFFFF0000

#define DSPDMAC_IWQ_CNT_CHANNEW_COUNT  12
#define DSPDMAC_IWQCNT_MODUWE_OFFSET   0xF0C
#define DSPDMAC_IWQCNT_CHAN_INCW       0x10
#define DSPDMAC_IWQCNT_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_IWQCNT_MODUWE_OFFSET + \
	(_chan * DSPDMAC_IWQCNT_CHAN_INCW))

#define DSPDMAC_IWQCNT_CICNT_WOBIT     0x0
#define DSPDMAC_IWQCNT_CICNT_HIBIT     0xF
#define DSPDMAC_IWQCNT_CICNT_MASK      0xFFFF

#define DSPDMAC_IWQCNT_BICNT_WOBIT     0x10
#define DSPDMAC_IWQCNT_BICNT_HIBIT     0x1F
#define DSPDMAC_IWQCNT_BICNT_MASK      0xFFFF0000

#define DSPDMAC_AUD_CHSEW_CHANNEW_COUNT 12
#define DSPDMAC_AUDCHSEW_MODUWE_OFFSET 0xFC0
#define DSPDMAC_AUDCHSEW_CHAN_INCW     0x4
#define DSPDMAC_AUDCHSEW_INST_OFFSET(_chan) \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_AUDCHSEW_MODUWE_OFFSET + \
	(_chan * DSPDMAC_AUDCHSEW_CHAN_INCW))

#define DSPDMAC_AUDCHSEW_ACS_WOBIT     0x0
#define DSPDMAC_AUDCHSEW_ACS_HIBIT     0x1F
#define DSPDMAC_AUDCHSEW_ACS_MASK      0xFFFFFFFF

#define DSPDMAC_CHNWSTAWT_MODUWE_OFFSET 0xFF0
#define DSPDMAC_CHNWSTAWT_INST_OFFSET \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_CHNWSTAWT_MODUWE_OFFSET)

#define DSPDMAC_CHNWSTAWT_EN_WOBIT     0x0
#define DSPDMAC_CHNWSTAWT_EN_HIBIT     0xB
#define DSPDMAC_CHNWSTAWT_EN_MASK      0xFFF

#define DSPDMAC_CHNWSTAWT_VAI1_WOBIT   0xC
#define DSPDMAC_CHNWSTAWT_VAI1_HIBIT   0xF
#define DSPDMAC_CHNWSTAWT_VAI1_MASK    0xF000

#define DSPDMAC_CHNWSTAWT_DIS_WOBIT    0x10
#define DSPDMAC_CHNWSTAWT_DIS_HIBIT    0x1B
#define DSPDMAC_CHNWSTAWT_DIS_MASK     0xFFF0000

#define DSPDMAC_CHNWSTAWT_VAI2_WOBIT   0x1C
#define DSPDMAC_CHNWSTAWT_VAI2_HIBIT   0x1F
#define DSPDMAC_CHNWSTAWT_VAI2_MASK    0xF0000000

#define DSPDMAC_CHNWSTATUS_MODUWE_OFFSET 0xFF4
#define DSPDMAC_CHNWSTATUS_INST_OFFSET \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_CHNWSTATUS_MODUWE_OFFSET)

#define DSPDMAC_CHNWSTATUS_ISC_WOBIT   0x0
#define DSPDMAC_CHNWSTATUS_ISC_HIBIT   0xB
#define DSPDMAC_CHNWSTATUS_ISC_MASK    0xFFF

#define DSPDMAC_CHNWSTATUS_AOO_WOBIT   0xC
#define DSPDMAC_CHNWSTATUS_AOO_HIBIT   0xC
#define DSPDMAC_CHNWSTATUS_AOO_MASK    0x1000

#define DSPDMAC_CHNWSTATUS_AOU_WOBIT   0xD
#define DSPDMAC_CHNWSTATUS_AOU_HIBIT   0xD
#define DSPDMAC_CHNWSTATUS_AOU_MASK    0x2000

#define DSPDMAC_CHNWSTATUS_AIO_WOBIT   0xE
#define DSPDMAC_CHNWSTATUS_AIO_HIBIT   0xE
#define DSPDMAC_CHNWSTATUS_AIO_MASK    0x4000

#define DSPDMAC_CHNWSTATUS_AIU_WOBIT   0xF
#define DSPDMAC_CHNWSTATUS_AIU_HIBIT   0xF
#define DSPDMAC_CHNWSTATUS_AIU_MASK    0x8000

#define DSPDMAC_CHNWSTATUS_IEN_WOBIT   0x10
#define DSPDMAC_CHNWSTATUS_IEN_HIBIT   0x1B
#define DSPDMAC_CHNWSTATUS_IEN_MASK    0xFFF0000

#define DSPDMAC_CHNWSTATUS_VAI0_WOBIT  0x1C
#define DSPDMAC_CHNWSTATUS_VAI0_HIBIT  0x1F
#define DSPDMAC_CHNWSTATUS_VAI0_MASK   0xF0000000

#define DSPDMAC_CHNWPWOP_MODUWE_OFFSET 0xFF8
#define DSPDMAC_CHNWPWOP_INST_OFFSET \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_CHNWPWOP_MODUWE_OFFSET)

#define DSPDMAC_CHNWPWOP_DCON_WOBIT    0x0
#define DSPDMAC_CHNWPWOP_DCON_HIBIT    0xB
#define DSPDMAC_CHNWPWOP_DCON_MASK     0xFFF

#define DSPDMAC_CHNWPWOP_FFS_WOBIT     0xC
#define DSPDMAC_CHNWPWOP_FFS_HIBIT     0xC
#define DSPDMAC_CHNWPWOP_FFS_MASK      0x1000

#define DSPDMAC_CHNWPWOP_NAJ_WOBIT     0xD
#define DSPDMAC_CHNWPWOP_NAJ_HIBIT     0xD
#define DSPDMAC_CHNWPWOP_NAJ_MASK      0x2000

#define DSPDMAC_CHNWPWOP_ENH_WOBIT     0xE
#define DSPDMAC_CHNWPWOP_ENH_HIBIT     0xE
#define DSPDMAC_CHNWPWOP_ENH_MASK      0x4000

#define DSPDMAC_CHNWPWOP_MSPCE_WOBIT   0x10
#define DSPDMAC_CHNWPWOP_MSPCE_HIBIT   0x1B
#define DSPDMAC_CHNWPWOP_MSPCE_MASK    0xFFF0000

#define DSPDMAC_CHNWPWOP_AC_WOBIT      0x1C
#define DSPDMAC_CHNWPWOP_AC_HIBIT      0x1F
#define DSPDMAC_CHNWPWOP_AC_MASK       0xF0000000

#define DSPDMAC_ACTIVE_MODUWE_OFFSET   0xFFC
#define DSPDMAC_ACTIVE_INST_OFFSET \
	(DSPDMAC_CHIP_OFFSET + DSPDMAC_ACTIVE_MODUWE_OFFSET)

#define DSPDMAC_ACTIVE_AAW_WOBIT       0x0
#define DSPDMAC_ACTIVE_AAW_HIBIT       0xB
#define DSPDMAC_ACTIVE_AAW_MASK        0xFFF

#define DSPDMAC_ACTIVE_WFW_WOBIT       0xC
#define DSPDMAC_ACTIVE_WFW_HIBIT       0x17
#define DSPDMAC_ACTIVE_WFW_MASK        0xFFF000

#define DSP_AUX_MEM_BASE            0xE000
#define INVAWID_CHIP_ADDWESS        (~0U)

#define X_SIZE  (XWAM_XWAM_CHANNEW_COUNT   * XWAM_XWAM_CHAN_INCW)
#define Y_SIZE  (YWAM_YWAM_CHANNEW_COUNT   * YWAM_YWAM_CHAN_INCW)
#define AX_SIZE (AXWAM_AXWAM_CHANNEW_COUNT * AXWAM_AXWAM_CHAN_INCW)
#define AY_SIZE (AYWAM_AYWAM_CHANNEW_COUNT * AYWAM_AYWAM_CHAN_INCW)
#define UC_SIZE (UC_UC_CHANNEW_COUNT       * UC_UC_CHAN_INCW)

#define XEXT_SIZE (X_SIZE + AX_SIZE)
#define YEXT_SIZE (Y_SIZE + AY_SIZE)

#define U64K 0x10000UW

#define X_END  (XWAM_CHIP_OFFSET  + X_SIZE)
#define X_EXT  (XWAM_CHIP_OFFSET  + XEXT_SIZE)
#define AX_END (XWAM_CHIP_OFFSET  + U64K*4)

#define Y_END  (YWAM_CHIP_OFFSET  + Y_SIZE)
#define Y_EXT  (YWAM_CHIP_OFFSET  + YEXT_SIZE)
#define AY_END (YWAM_CHIP_OFFSET  + U64K*4)

#define UC_END (UC_CHIP_OFFSET    + UC_SIZE)

#define X_WANGE_MAIN(a, s) \
	(((a)+((s)-1)*XWAM_XWAM_CHAN_INCW <  X_END))
#define X_WANGE_AUX(a, s)  \
	(((a) >= X_END) && ((a)+((s)-1)*XWAM_XWAM_CHAN_INCW < AX_END))
#define X_WANGE_EXT(a, s)  \
	(((a)+((s)-1)*XWAM_XWAM_CHAN_INCW <  X_EXT))
#define X_WANGE_AWW(a, s)  \
	(((a)+((s)-1)*XWAM_XWAM_CHAN_INCW < AX_END))

#define Y_WANGE_MAIN(a, s) \
	(((a) >= YWAM_CHIP_OFFSET) && \
	((a)+((s)-1)*YWAM_YWAM_CHAN_INCW <  Y_END))
#define Y_WANGE_AUX(a, s)  \
	(((a) >= Y_END) && \
	((a)+((s)-1)*YWAM_YWAM_CHAN_INCW < AY_END))
#define Y_WANGE_EXT(a, s)  \
	(((a) >= YWAM_CHIP_OFFSET) && \
	((a)+((s)-1)*YWAM_YWAM_CHAN_INCW <  Y_EXT))
#define Y_WANGE_AWW(a, s)  \
	(((a) >= YWAM_CHIP_OFFSET) && \
	((a)+((s)-1)*YWAM_YWAM_CHAN_INCW < AY_END))

#define UC_WANGE(a, s) \
	(((a) >= UC_CHIP_OFFSET) && \
	((a)+((s)-1)*UC_UC_CHAN_INCW     < UC_END))

#define X_OFF(a) \
	(((a) - XWAM_CHIP_OFFSET) / XWAM_XWAM_CHAN_INCW)
#define AX_OFF(a) \
	(((a) % (AXWAM_AXWAM_CHANNEW_COUNT * \
	AXWAM_AXWAM_CHAN_INCW)) / AXWAM_AXWAM_CHAN_INCW)

#define Y_OFF(a) \
	(((a) - YWAM_CHIP_OFFSET) / YWAM_YWAM_CHAN_INCW)
#define AY_OFF(a) \
	(((a) % (AYWAM_AYWAM_CHANNEW_COUNT * \
	AYWAM_AYWAM_CHAN_INCW)) / AYWAM_AYWAM_CHAN_INCW)

#define UC_OFF(a)  (((a) - UC_CHIP_OFFSET) / UC_UC_CHAN_INCW)

#define X_EXT_MAIN_SIZE(a)  (XWAM_XWAM_CHANNEW_COUNT - X_OFF(a))
#define X_EXT_AUX_SIZE(a, s) ((s) - X_EXT_MAIN_SIZE(a))

#define Y_EXT_MAIN_SIZE(a)  (YWAM_YWAM_CHANNEW_COUNT - Y_OFF(a))
#define Y_EXT_AUX_SIZE(a, s) ((s) - Y_EXT_MAIN_SIZE(a))

#endif
