#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1795230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a8a30 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x17956c0 .functor NOT 1, L_0x1813450, C4<0>, C4<0>, C4<0>;
L_0x18132d0 .functor XOR 12, L_0x1813190, L_0x1813230, C4<000000000000>, C4<000000000000>;
L_0x18133e0 .functor XOR 12, L_0x18132d0, L_0x1813340, C4<000000000000>, C4<000000000000>;
v0x180bf50_0 .net *"_ivl_10", 11 0, L_0x1813340;  1 drivers
v0x180c050_0 .net *"_ivl_12", 11 0, L_0x18133e0;  1 drivers
v0x180c130_0 .net *"_ivl_2", 11 0, L_0x18130f0;  1 drivers
v0x180c1f0_0 .net *"_ivl_4", 11 0, L_0x1813190;  1 drivers
v0x180c2d0_0 .net *"_ivl_6", 11 0, L_0x1813230;  1 drivers
v0x180c400_0 .net *"_ivl_8", 11 0, L_0x18132d0;  1 drivers
v0x180c4e0_0 .var "clk", 0 0;
v0x180c580_0 .net "in", 0 0, v0x1808030_0;  1 drivers
v0x180c620_0 .net "next_state_dut", 9 0, L_0x1812a20;  1 drivers
v0x180c6c0_0 .net "next_state_ref", 9 0, L_0x180f560;  1 drivers
v0x180c7d0_0 .net "out1_dut", 0 0, L_0x180fe20;  1 drivers
v0x180c870_0 .net "out1_ref", 0 0, L_0x1798510;  1 drivers
v0x180c910_0 .net "out2_dut", 0 0, L_0x18100c0;  1 drivers
v0x180c9b0_0 .net "out2_ref", 0 0, L_0x17993b0;  1 drivers
v0x180ca80_0 .net "state", 9 0, v0x1808360_0;  1 drivers
v0x180cb20_0 .var/2u "stats1", 287 0;
v0x180cbc0_0 .var/2u "strobe", 0 0;
v0x180cc60_0 .net "tb_match", 0 0, L_0x1813450;  1 drivers
v0x180cd30_0 .net "tb_mismatch", 0 0, L_0x17956c0;  1 drivers
v0x180cdd0_0 .net "wavedrom_enable", 0 0, v0x18085a0_0;  1 drivers
v0x180cea0_0 .net "wavedrom_title", 511 0, v0x1808660_0;  1 drivers
L_0x18130f0 .concat [ 1 1 10 0], L_0x17993b0, L_0x1798510, L_0x180f560;
L_0x1813190 .concat [ 1 1 10 0], L_0x17993b0, L_0x1798510, L_0x180f560;
L_0x1813230 .concat [ 1 1 10 0], L_0x18100c0, L_0x180fe20, L_0x1812a20;
L_0x1813340 .concat [ 1 1 10 0], L_0x17993b0, L_0x1798510, L_0x180f560;
L_0x1813450 .cmp/eeq 12, L_0x18130f0, L_0x18133e0;
S_0x17a8bc0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x17a8a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1798510 .functor OR 1, L_0x180cff0, L_0x180d090, C4<0>, C4<0>;
L_0x17993b0 .functor OR 1, L_0x180d220, L_0x180d2c0, C4<0>, C4<0>;
L_0x1799b00 .functor OR 1, L_0x180d7a0, L_0x180d840, C4<0>, C4<0>;
L_0x1796510 .functor OR 1, L_0x1799b00, L_0x180d9d0, C4<0>, C4<0>;
L_0x17b6560 .functor OR 1, L_0x1796510, L_0x180db40, C4<0>, C4<0>;
L_0x17de9a0 .functor AND 1, L_0x180d480, L_0x17b6560, C4<1>, C4<1>;
L_0x180df20 .functor OR 1, L_0x180dd70, L_0x180de10, C4<0>, C4<0>;
L_0x180e0d0 .functor OR 1, L_0x180df20, L_0x180e030, C4<0>, C4<0>;
L_0x180e230 .functor AND 1, v0x1808030_0, L_0x180e0d0, C4<1>, C4<1>;
L_0x180deb0 .functor AND 1, v0x1808030_0, L_0x180e2f0, C4<1>, C4<1>;
L_0x180e770 .functor AND 1, v0x1808030_0, L_0x180e4c0, C4<1>, C4<1>;
L_0x180e910 .functor AND 1, v0x1808030_0, L_0x180e7e0, C4<1>, C4<1>;
L_0x180eae0 .functor AND 1, v0x1808030_0, L_0x180ea40, C4<1>, C4<1>;
L_0x180ed10 .functor AND 1, v0x1808030_0, L_0x180ebd0, C4<1>, C4<1>;
L_0x180e9d0 .functor OR 1, L_0x180ee80, L_0x180ef20, C4<0>, C4<0>;
L_0x180f170 .functor AND 1, v0x1808030_0, L_0x180e9d0, C4<1>, C4<1>;
L_0x180f420 .functor AND 1, L_0x180ec70, L_0x180f2c0, C4<1>, C4<1>;
L_0x180fae0 .functor AND 1, L_0x180f8d0, L_0x180fa40, C4<1>, C4<1>;
v0x17986c0_0 .net *"_ivl_1", 0 0, L_0x180cff0;  1 drivers
v0x17994c0_0 .net *"_ivl_100", 0 0, L_0x180f8d0;  1 drivers
v0x1799560_0 .net *"_ivl_102", 0 0, L_0x180fa40;  1 drivers
v0x1799d70_0 .net *"_ivl_104", 0 0, L_0x180fae0;  1 drivers
v0x1799e10_0 .net *"_ivl_15", 0 0, L_0x180d480;  1 drivers
v0x1796660_0 .net *"_ivl_17", 4 0, L_0x180d5b0;  1 drivers
v0x1796700_0 .net *"_ivl_19", 0 0, L_0x180d7a0;  1 drivers
v0x1804b30_0 .net *"_ivl_21", 0 0, L_0x180d840;  1 drivers
v0x1804c10_0 .net *"_ivl_22", 0 0, L_0x1799b00;  1 drivers
v0x1804cf0_0 .net *"_ivl_25", 0 0, L_0x180d9d0;  1 drivers
v0x1804dd0_0 .net *"_ivl_26", 0 0, L_0x1796510;  1 drivers
v0x1804eb0_0 .net *"_ivl_29", 0 0, L_0x180db40;  1 drivers
v0x1804f90_0 .net *"_ivl_3", 0 0, L_0x180d090;  1 drivers
v0x1805070_0 .net *"_ivl_30", 0 0, L_0x17b6560;  1 drivers
v0x1805150_0 .net *"_ivl_33", 0 0, L_0x17de9a0;  1 drivers
v0x1805210_0 .net *"_ivl_37", 0 0, L_0x180dd70;  1 drivers
v0x18052f0_0 .net *"_ivl_39", 0 0, L_0x180de10;  1 drivers
v0x18053d0_0 .net *"_ivl_40", 0 0, L_0x180df20;  1 drivers
v0x18054b0_0 .net *"_ivl_43", 0 0, L_0x180e030;  1 drivers
v0x1805590_0 .net *"_ivl_44", 0 0, L_0x180e0d0;  1 drivers
v0x1805670_0 .net *"_ivl_47", 0 0, L_0x180e230;  1 drivers
v0x1805730_0 .net *"_ivl_51", 0 0, L_0x180e2f0;  1 drivers
v0x1805810_0 .net *"_ivl_53", 0 0, L_0x180deb0;  1 drivers
v0x18058d0_0 .net *"_ivl_57", 0 0, L_0x180e4c0;  1 drivers
v0x18059b0_0 .net *"_ivl_59", 0 0, L_0x180e770;  1 drivers
v0x1805a70_0 .net *"_ivl_63", 0 0, L_0x180e7e0;  1 drivers
v0x1805b50_0 .net *"_ivl_65", 0 0, L_0x180e910;  1 drivers
v0x1805c10_0 .net *"_ivl_69", 0 0, L_0x180ea40;  1 drivers
v0x1805cf0_0 .net *"_ivl_7", 0 0, L_0x180d220;  1 drivers
v0x1805dd0_0 .net *"_ivl_71", 0 0, L_0x180eae0;  1 drivers
v0x1805e90_0 .net *"_ivl_75", 0 0, L_0x180ebd0;  1 drivers
v0x1805f70_0 .net *"_ivl_77", 0 0, L_0x180ed10;  1 drivers
v0x1806030_0 .net *"_ivl_81", 0 0, L_0x180ee80;  1 drivers
v0x1806320_0 .net *"_ivl_83", 0 0, L_0x180ef20;  1 drivers
v0x1806400_0 .net *"_ivl_84", 0 0, L_0x180e9d0;  1 drivers
v0x18064e0_0 .net *"_ivl_87", 0 0, L_0x180f170;  1 drivers
v0x18065a0_0 .net *"_ivl_9", 0 0, L_0x180d2c0;  1 drivers
v0x1806680_0 .net *"_ivl_91", 0 0, L_0x180ec70;  1 drivers
v0x1806740_0 .net *"_ivl_93", 0 0, L_0x180f2c0;  1 drivers
v0x1806820_0 .net *"_ivl_95", 0 0, L_0x180f420;  1 drivers
v0x18068e0_0 .net "in", 0 0, v0x1808030_0;  alias, 1 drivers
v0x18069a0_0 .net "next_state", 9 0, L_0x180f560;  alias, 1 drivers
v0x1806a80_0 .net "out1", 0 0, L_0x1798510;  alias, 1 drivers
v0x1806b40_0 .net "out2", 0 0, L_0x17993b0;  alias, 1 drivers
v0x1806c00_0 .net "state", 9 0, v0x1808360_0;  alias, 1 drivers
L_0x180cff0 .part v0x1808360_0, 8, 1;
L_0x180d090 .part v0x1808360_0, 9, 1;
L_0x180d220 .part v0x1808360_0, 7, 1;
L_0x180d2c0 .part v0x1808360_0, 9, 1;
L_0x180d480 .reduce/nor v0x1808030_0;
L_0x180d5b0 .part v0x1808360_0, 0, 5;
L_0x180d7a0 .reduce/or L_0x180d5b0;
L_0x180d840 .part v0x1808360_0, 7, 1;
L_0x180d9d0 .part v0x1808360_0, 8, 1;
L_0x180db40 .part v0x1808360_0, 9, 1;
L_0x180dd70 .part v0x1808360_0, 0, 1;
L_0x180de10 .part v0x1808360_0, 8, 1;
L_0x180e030 .part v0x1808360_0, 9, 1;
L_0x180e2f0 .part v0x1808360_0, 1, 1;
L_0x180e4c0 .part v0x1808360_0, 2, 1;
L_0x180e7e0 .part v0x1808360_0, 3, 1;
L_0x180ea40 .part v0x1808360_0, 4, 1;
L_0x180ebd0 .part v0x1808360_0, 5, 1;
L_0x180ee80 .part v0x1808360_0, 6, 1;
L_0x180ef20 .part v0x1808360_0, 7, 1;
L_0x180ec70 .reduce/nor v0x1808030_0;
L_0x180f2c0 .part v0x1808360_0, 5, 1;
LS_0x180f560_0_0 .concat8 [ 1 1 1 1], L_0x17de9a0, L_0x180e230, L_0x180deb0, L_0x180e770;
LS_0x180f560_0_4 .concat8 [ 1 1 1 1], L_0x180e910, L_0x180eae0, L_0x180ed10, L_0x180f170;
LS_0x180f560_0_8 .concat8 [ 1 1 0 0], L_0x180f420, L_0x180fae0;
L_0x180f560 .concat8 [ 4 4 2 0], LS_0x180f560_0_0, LS_0x180f560_0_4, LS_0x180f560_0_8;
L_0x180f8d0 .reduce/nor v0x1808030_0;
L_0x180fa40 .part v0x1808360_0, 6, 1;
S_0x1806d80 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x17a8a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1807db0_0 .net "clk", 0 0, v0x180c4e0_0;  1 drivers
v0x1807e90_0 .var/2s "errored1", 31 0;
v0x1807f70_0 .var/2s "errored2", 31 0;
v0x1808030_0 .var "in", 0 0;
v0x18080d0_0 .net "next_state_dut", 9 0, L_0x1812a20;  alias, 1 drivers
v0x18081e0_0 .net "next_state_ref", 9 0, L_0x180f560;  alias, 1 drivers
v0x18082a0_0 .var/2s "onehot_error", 31 0;
v0x1808360_0 .var "state", 9 0;
v0x1808420_0 .var "state_error", 9 0;
v0x18084e0_0 .net "tb_match", 0 0, L_0x1813450;  alias, 1 drivers
v0x18085a0_0 .var "wavedrom_enable", 0 0;
v0x1808660_0 .var "wavedrom_title", 511 0;
E_0x17a44b0 .event negedge, v0x1807db0_0;
E_0x17a4700 .event posedge, v0x1807db0_0;
S_0x1806fc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1806d80;
 .timescale -12 -12;
v0x1807200_0 .var/2s "i", 31 0;
E_0x17a3d80/0 .event negedge, v0x1807db0_0;
E_0x17a3d80/1 .event posedge, v0x1807db0_0;
E_0x17a3d80 .event/or E_0x17a3d80/0, E_0x17a3d80/1;
S_0x1807300 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1806d80;
 .timescale -12 -12;
v0x1807500_0 .var/2s "i", 31 0;
S_0x18075e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1806d80;
 .timescale -12 -12;
v0x18077c0_0 .var/2s "i", 31 0;
S_0x18078a0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1806d80;
 .timescale -12 -12;
v0x1807a80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1807b80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1806d80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1808840 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x17a8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x180fe20 .functor OR 1, L_0x180fce0, L_0x180fd80, C4<0>, C4<0>;
L_0x18100c0 .functor OR 1, L_0x180ff80, L_0x1810020, C4<0>, C4<0>;
L_0x1810310 .functor NOT 5, L_0x1810220, C4<00000>, C4<00000>, C4<00000>;
L_0x18106a0 .functor OR 5, L_0x18103d0, L_0x1810510, C4<00000>, C4<00000>;
L_0x18109a0 .functor OR 5, L_0x18106a0, L_0x1810850, C4<00000>, C4<00000>;
L_0x1810d00 .functor OR 5, L_0x18109a0, L_0x1810b50, C4<00000>, C4<00000>;
L_0x1810e50 .functor AND 5, L_0x1810310, L_0x1810d00, C4<11111>, C4<11111>;
L_0x1810c40 .functor OR 1, L_0x1811050, L_0x1811580, C4<0>, C4<0>;
L_0x1811840 .functor OR 1, L_0x1810c40, L_0x1811710, C4<0>, C4<0>;
L_0x1811950 .functor AND 1, v0x1808030_0, L_0x1811840, C4<1>, C4<1>;
L_0x1811b10 .functor AND 1, v0x1808030_0, L_0x1811a70, C4<1>, C4<1>;
L_0x1811cc0 .functor AND 1, v0x1808030_0, L_0x1811b80, C4<1>, C4<1>;
L_0x1811e90 .functor AND 1, v0x1808030_0, L_0x1811df0, C4<1>, C4<1>;
L_0x18120a0 .functor AND 1, v0x1808030_0, L_0x1811f50, C4<1>, C4<1>;
L_0x1811d80 .functor AND 1, v0x1808030_0, L_0x1811c20, C4<1>, C4<1>;
L_0x1812430 .functor OR 1, L_0x1812230, L_0x1812390, C4<0>, C4<0>;
L_0x18125d0 .functor AND 1, v0x1808030_0, L_0x1812430, C4<1>, C4<1>;
L_0x1812690 .functor NOT 1, v0x1808030_0, C4<0>, C4<0>, C4<0>;
L_0x1812910 .functor AND 1, L_0x1812690, L_0x18127a0, C4<1>, C4<1>;
L_0x1812d90 .functor NOT 1, v0x1808030_0, C4<0>, C4<0>, C4<0>;
L_0x1812f90 .functor AND 1, L_0x1812d90, L_0x1812700, C4<1>, C4<1>;
v0x1808ab0_0 .net *"_ivl_1", 0 0, L_0x180fce0;  1 drivers
v0x1808b90_0 .net *"_ivl_100", 0 0, L_0x1812430;  1 drivers
v0x1808c70_0 .net *"_ivl_102", 0 0, L_0x18125d0;  1 drivers
v0x1808d60_0 .net *"_ivl_106", 0 0, L_0x1812690;  1 drivers
v0x1808e40_0 .net *"_ivl_109", 0 0, L_0x18127a0;  1 drivers
v0x1808f70_0 .net *"_ivl_110", 0 0, L_0x1812910;  1 drivers
v0x1809050_0 .net *"_ivl_115", 0 0, L_0x1812d90;  1 drivers
v0x1809130_0 .net *"_ivl_118", 0 0, L_0x1812700;  1 drivers
v0x1809210_0 .net *"_ivl_119", 0 0, L_0x1812f90;  1 drivers
v0x1809380_0 .net *"_ivl_14", 4 0, L_0x1810220;  1 drivers
L_0x7f2c60230018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1809460_0 .net *"_ivl_17", 3 0, L_0x7f2c60230018;  1 drivers
v0x1809540_0 .net *"_ivl_18", 4 0, L_0x1810310;  1 drivers
v0x1809620_0 .net *"_ivl_21", 4 0, L_0x18103d0;  1 drivers
v0x1809700_0 .net *"_ivl_23", 0 0, L_0x1810470;  1 drivers
v0x18097e0_0 .net *"_ivl_24", 4 0, L_0x1810510;  1 drivers
L_0x7f2c60230060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18098c0_0 .net *"_ivl_27", 3 0, L_0x7f2c60230060;  1 drivers
v0x18099a0_0 .net *"_ivl_28", 4 0, L_0x18106a0;  1 drivers
v0x1809b90_0 .net *"_ivl_3", 0 0, L_0x180fd80;  1 drivers
v0x1809c70_0 .net *"_ivl_31", 0 0, L_0x18107b0;  1 drivers
v0x1809d50_0 .net *"_ivl_32", 4 0, L_0x1810850;  1 drivers
L_0x7f2c602300a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1809e30_0 .net *"_ivl_35", 3 0, L_0x7f2c602300a8;  1 drivers
v0x1809f10_0 .net *"_ivl_36", 4 0, L_0x18109a0;  1 drivers
v0x1809ff0_0 .net *"_ivl_39", 0 0, L_0x1810ab0;  1 drivers
v0x180a0d0_0 .net *"_ivl_40", 4 0, L_0x1810b50;  1 drivers
L_0x7f2c602300f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x180a1b0_0 .net *"_ivl_43", 3 0, L_0x7f2c602300f0;  1 drivers
v0x180a290_0 .net *"_ivl_44", 4 0, L_0x1810d00;  1 drivers
v0x180a370_0 .net *"_ivl_46", 4 0, L_0x1810e50;  1 drivers
v0x180a450_0 .net *"_ivl_49", 0 0, L_0x1810f60;  1 drivers
v0x180a530_0 .net *"_ivl_53", 0 0, L_0x1811050;  1 drivers
v0x180a610_0 .net *"_ivl_55", 0 0, L_0x1811580;  1 drivers
v0x180a6f0_0 .net *"_ivl_56", 0 0, L_0x1810c40;  1 drivers
v0x180a7d0_0 .net *"_ivl_59", 0 0, L_0x1811710;  1 drivers
v0x180a8b0_0 .net *"_ivl_60", 0 0, L_0x1811840;  1 drivers
v0x180aba0_0 .net *"_ivl_62", 0 0, L_0x1811950;  1 drivers
v0x180ac80_0 .net *"_ivl_67", 0 0, L_0x1811a70;  1 drivers
v0x180ad60_0 .net *"_ivl_68", 0 0, L_0x1811b10;  1 drivers
v0x180ae40_0 .net *"_ivl_7", 0 0, L_0x180ff80;  1 drivers
v0x180af20_0 .net *"_ivl_73", 0 0, L_0x1811b80;  1 drivers
v0x180b000_0 .net *"_ivl_74", 0 0, L_0x1811cc0;  1 drivers
v0x180b0e0_0 .net *"_ivl_79", 0 0, L_0x1811df0;  1 drivers
v0x180b1c0_0 .net *"_ivl_80", 0 0, L_0x1811e90;  1 drivers
v0x180b2a0_0 .net *"_ivl_85", 0 0, L_0x1811f50;  1 drivers
v0x180b380_0 .net *"_ivl_86", 0 0, L_0x18120a0;  1 drivers
v0x180b460_0 .net *"_ivl_9", 0 0, L_0x1810020;  1 drivers
v0x180b540_0 .net *"_ivl_91", 0 0, L_0x1811c20;  1 drivers
v0x180b620_0 .net *"_ivl_92", 0 0, L_0x1811d80;  1 drivers
v0x180b700_0 .net *"_ivl_97", 0 0, L_0x1812230;  1 drivers
v0x180b7e0_0 .net *"_ivl_99", 0 0, L_0x1812390;  1 drivers
v0x180b8c0_0 .net "in", 0 0, v0x1808030_0;  alias, 1 drivers
v0x180b960_0 .net "next_state", 9 0, L_0x1812a20;  alias, 1 drivers
v0x180ba20_0 .net "out1", 0 0, L_0x180fe20;  alias, 1 drivers
v0x180bac0_0 .net "out2", 0 0, L_0x18100c0;  alias, 1 drivers
v0x180bb80_0 .net "state", 9 0, v0x1808360_0;  alias, 1 drivers
L_0x180fce0 .part v0x1808360_0, 8, 1;
L_0x180fd80 .part v0x1808360_0, 9, 1;
L_0x180ff80 .part v0x1808360_0, 7, 1;
L_0x1810020 .part v0x1808360_0, 9, 1;
L_0x1810220 .concat [ 1 4 0 0], v0x1808030_0, L_0x7f2c60230018;
L_0x18103d0 .part v0x1808360_0, 0, 5;
L_0x1810470 .part v0x1808360_0, 7, 1;
L_0x1810510 .concat [ 1 4 0 0], L_0x1810470, L_0x7f2c60230060;
L_0x18107b0 .part v0x1808360_0, 8, 1;
L_0x1810850 .concat [ 1 4 0 0], L_0x18107b0, L_0x7f2c602300a8;
L_0x1810ab0 .part v0x1808360_0, 9, 1;
L_0x1810b50 .concat [ 1 4 0 0], L_0x1810ab0, L_0x7f2c602300f0;
L_0x1810f60 .part L_0x1810e50, 0, 1;
L_0x1811050 .part v0x1808360_0, 0, 1;
L_0x1811580 .part v0x1808360_0, 8, 1;
L_0x1811710 .part v0x1808360_0, 9, 1;
L_0x1811a70 .part v0x1808360_0, 1, 1;
L_0x1811b80 .part v0x1808360_0, 2, 1;
L_0x1811df0 .part v0x1808360_0, 3, 1;
L_0x1811f50 .part v0x1808360_0, 4, 1;
L_0x1811c20 .part v0x1808360_0, 5, 1;
L_0x1812230 .part v0x1808360_0, 6, 1;
L_0x1812390 .part v0x1808360_0, 7, 1;
L_0x18127a0 .part v0x1808360_0, 5, 1;
LS_0x1812a20_0_0 .concat8 [ 1 1 1 1], L_0x1810f60, L_0x1811950, L_0x1811b10, L_0x1811cc0;
LS_0x1812a20_0_4 .concat8 [ 1 1 1 1], L_0x1811e90, L_0x18120a0, L_0x1811d80, L_0x18125d0;
LS_0x1812a20_0_8 .concat8 [ 1 1 0 0], L_0x1812910, L_0x1812f90;
L_0x1812a20 .concat8 [ 4 4 2 0], LS_0x1812a20_0_0, LS_0x1812a20_0_4, LS_0x1812a20_0_8;
L_0x1812700 .part v0x1808360_0, 6, 1;
S_0x180bd30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x17a8a30;
 .timescale -12 -12;
E_0x178ba20 .event anyedge, v0x180cbc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180cbc0_0;
    %nor/r;
    %assign/vec4 v0x180cbc0_0, 0;
    %wait E_0x178ba20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1806d80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18082a0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1808420_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1806d80;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a4700;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x17a3d80;
    %load/vec4 v0x1808420_0;
    %load/vec4 v0x18081e0_0;
    %load/vec4 v0x18080d0_0;
    %xor;
    %or;
    %assign/vec4 v0x1808420_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1806d80;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1808360_0, 0;
    %wait E_0x17a44b0;
    %fork t_1, S_0x1806fc0;
    %jmp t_0;
    .scope S_0x1806fc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807200_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1807200_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17a3d80;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1807200_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1808360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1808030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1807200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1807200_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1806d80;
t_0 %join;
    %fork t_3, S_0x1807300;
    %jmp t_2;
    .scope S_0x1807300;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807500_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1807500_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x17a3d80;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1807500_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1808360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1808030_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1807500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1807500_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1806d80;
t_2 %join;
    %wait E_0x17a44b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1807b80;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3d80;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1808360_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1808030_0, 0;
    %load/vec4 v0x18084e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18082a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18082a0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807e90_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3d80;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1808360_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1808030_0, 0;
    %load/vec4 v0x18084e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1807e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1807e90_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x18082a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1807e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1807f70_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a3d80;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1808360_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1808030_0, 0;
    %load/vec4 v0x18084e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1807f70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1807f70_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x18082a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1807f70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x18082a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1807e90_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1807f70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x18075e0;
    %jmp t_4;
    .scope S_0x18075e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18077c0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x18077c0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1808420_0;
    %load/vec4 v0x18077c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x18077c0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18077c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18077c0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1806d80;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17a8a30;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180c4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180cbc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17a8a30;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x180c4e0_0;
    %inv;
    %store/vec4 v0x180c4e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17a8a30;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1807db0_0, v0x180cd30_0, v0x180c580_0, v0x180ca80_0, v0x180c6c0_0, v0x180c620_0, v0x180c870_0, v0x180c7d0_0, v0x180c9b0_0, v0x180c910_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17a8a30;
T_9 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17a8a30;
T_10 ;
    %wait E_0x17a3d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180cb20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
    %load/vec4 v0x180cc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180cb20_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x180c6c0_0;
    %load/vec4 v0x180c6c0_0;
    %load/vec4 v0x180c620_0;
    %xor;
    %load/vec4 v0x180c6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x180c870_0;
    %load/vec4 v0x180c870_0;
    %load/vec4 v0x180c7d0_0;
    %xor;
    %load/vec4 v0x180c870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x180c9b0_0;
    %load/vec4 v0x180c9b0_0;
    %load/vec4 v0x180c910_0;
    %xor;
    %load/vec4 v0x180c9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x180cb20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180cb20_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/fsm_onehot/iter0/response2/top_module.sv";
