const micro = @import("microzig");
const mmio = micro.mmio;

pub const AON = extern struct {
    RESERVED0x0: [2048]u8,
    aon: mmio.Mmio(packed struct(u32) {
        aon_resv: u8,
        reserved_8_11: u4,
        pu_aon_dc_tbuf: u1,
        reserved_13_19: u7,
        ldo11_rt_pulldown: u1,
        ldo11_rt_pulldown_sel: u1,
        sw_pu_ldo11_rt: u1,
        reserved_23_31: u9,
    }),
    aon_common: mmio.Mmio(packed struct(u32) {
        tmux_aon: u3,
        pmip_dc_tp_out_en_aon: u1,
        ten_bg_sys_aon: u1,
        ten_dcdc11_0_aon: u1,
        ten_dcdc11_1_aon: u1,
        ten_dcdc18_0_aon: u1,
        ten_dcdc18_1_aon: u1,
        ten_ldo12uhs: u1,
        ten_ldo18flash: u1,
        ten_ldo15cis: u1,
        ten_ldo18io_aon: u1,
        ten_ldo28cis: u1,
        ten_rc32m: u1,
        reserved_15: u1,
        ten_ldo15rf_aon: u1,
        ten_xtal_aon: u1,
        dten_xtal_aon: u1,
        ten_mbg_aon: u1,
        ten_cip_misc_aon: u1,
        ten_aon: u1,
        reserved_22_31: u10,
    }),
    aon_misc: mmio.Mmio(packed struct(u32) {
        sw_soc_en_aon: u1,
        sw_wb_en_aon: u1,
        reserved_2_31: u30,
    }),
    RESERVED0x80c: [4]u8,
    bg_sys_top: mmio.Mmio(packed struct(u32) {
        pu_bg_sys_aon: u1,
        istart_ctrl_aon: u1,
        reserved_2_31: u30,
    }),
    dcdc_top_0: mmio.Mmio(packed struct(u32) {
        dcdc11_sstart_time_aon: u2,
        reserved_2_3: u2,
        dcdc11_stby_lp_cur_aon: u3,
        reserved_7: u1,
        dcdc11_vc_clamp_vth_aon: u3,
        dcdc11_vout_sel_aon: u5,
        dcdc11_vout_trim_aon: u4,
        dcdc11_vpfm_aon: u4,
        dcdc11_zvs_td_opt_aon: u3,
        reserved_27: u1,
        dcdc11_vstby_aon: u2,
        reserved_30_31: u2,
    }),
    dcdc_top_1: mmio.Mmio(packed struct(u32) {
        dcdc11_nonoverlap_td_aon: u5,
        dcdc11_ocp_out_aon: u1,
        dcdc11_ocp_rst_aon: u1,
        reserved_7: u1,
        dcdc11_ocp_vth_aon: u3,
        dcdc11_osc_2m_mode_aon: u1,
        dcdc11_osc_freq_trim_aon: u4,
        dcdc11_pulldown_aon: u1,
        reserved_17_19: u3,
        dcdc11_rc_sel_aon: u4,
        dcdc11_rdy_aon: u1,
        reserved_25: u1,
        dcdc11_slope_curr_sel_aon: u5,
        reserved_31: u1,
    }),
    ldo11soc_and_dctest: mmio.Mmio(packed struct(u32) {
        reserved_0_3: u4,
        dcdc11_cfb_sel_aon: u4,
        dcdc11_chf_sel_aon: u4,
        dcdc11_comp_gm_sel_aon: u3,
        reserved_15: u1,
        dcdc11_cs_delay_aon: u3,
        reserved_19: u1,
        dcdc11_drv_sr_aon: u2,
        dcdc11_en_antiring_aon: u1,
        dcdc11_en_osc_inhibit_t2_aon: u1,
        dcdc11_en_slow_osc_aon: u1,
        dcdc11_en_stby_lp_aon: u1,
        dcdc11_en_stop_osc_aon: u1,
        dcdc11_force_en_cs_zvs_aon: u1,
        dcdc11_isense_trim_aon: u3,
        reserved_31: u1,
    }),
    dcdc18_top_0: mmio.Mmio(packed struct(u32) {
        dcdc18_sstart_time_aon: u2,
        reserved_2_3: u2,
        dcdc18_stby_lp_cur_aon: u3,
        reserved_7: u1,
        dcdc18_vc_clamp_vth_aon: u3,
        dcdc18_vout_sel_aon: u5,
        dcdc18_vout_trim_aon: u4,
        dcdc18_vpfm_aon: u4,
        dcdc18_zvs_td_opt_aon: u3,
        reserved_27: u1,
        dcdc18_vstby_aon: u2,
        reserved_30_31: u2,
    }),
    dcdc18_top_1: mmio.Mmio(packed struct(u32) {
        dcdc18_nonoverlap_td_aon: u5,
        dcdc18_ocp_out_aon: u1,
        dcdc18_ocp_rst_aon: u1,
        reserved_7: u1,
        dcdc18_ocp_vth_aon: u3,
        dcdc18_osc_2m_mode_aon: u1,
        dcdc18_osc_freq_trim_aon: u4,
        dcdc18_pulldown_aon: u1,
        reserved_17_19: u3,
        dcdc18_rc_sel_aon: u4,
        dcdc18_rdy_aon: u1,
        reserved_25: u1,
        dcdc18_slope_curr_sel_aon: u5,
        reserved_31: u1,
    }),
    dcdc18_top_2: mmio.Mmio(packed struct(u32) {
        reserved_0_3: u4,
        dcdc18_cfb_sel_aon: u4,
        dcdc18_chf_sel_aon: u4,
        dcdc18_comp_gm_sel_aon: u3,
        reserved_15: u1,
        dcdc18_cs_delay_aon: u3,
        reserved_19: u1,
        dcdc18_drv_sr_aon: u2,
        dcdc18_en_antiring_aon: u1,
        dcdc18_en_osc_inhibit_t2_aon: u1,
        dcdc18_en_slow_osc_aon: u1,
        dcdc18_en_stby_lp_aon: u1,
        dcdc18_en_stop_osc_aon: u1,
        dcdc18_force_en_cs_zvs_aon: u1,
        dcdc18_isense_trim_aon: u3,
        reserved_31: u1,
    }),
    psw_irrcv: mmio.Mmio(packed struct(u32) {
        pu_psw_irrcv_aon: u1,
        reserved_1_18: u18,
        usb20_rref_ext_en_aon: u1,
        en_por33_aon: u1,
        usb20_rref_hiz_aon: u1,
        reserved_22_23: u2,
        usb20_rcal_code_aon: u6,
        reserved_30_31: u2,
    }),
    RESERVED0x830: [80]u8,
    rf_top_aon: mmio.Mmio(packed struct(u32) {
        pu_mbg_aon: u1,
        pu_ldo15rf_aon: u1,
        pu_sfreg_aon: u1,
        reserved_3: u1,
        pu_xtal_buf_aon: u1,
        pu_xtal_aon: u1,
        reserved_6_7: u2,
        ldo15rf_sstart_sel_aon: u1,
        ldo15rf_sstart_delay_aon: u2,
        reserved_11: u1,
        ldo15rf_pulldown_aon: u1,
        ldo15rf_pulldown_sel_aon: u1,
        reserved_14_15: u2,
        ldo15rf_vout_sel_aon: u3,
        reserved_19_23: u5,
        ldo15rf_cc_aon: u2,
        reserved_26_27: u2,
        ldo15rf_bypass_aon: u1,
        reserved_29_31: u3,
    }),
    xtal_cfg: mmio.Mmio(packed struct(u32) {
        xtal_bk_aon: u2,
        xtal_capcode_extra_aon: u1,
        xtal_ext_sel_aon: u1,
        xtal_buf_en_aon: u4,
        xtal_buf_hp_aon: u4,
        xtal_fast_startup_aon: u1,
        xtal_sleep_aon: u1,
        xtal_amp_ctrl_aon: u2,
        xtal_capcode_out_aon: u6,
        xtal_capcode_in_aon: u6,
        xtal_gm_boost_aon: u2,
        xtal_rdy_sel_aon: u2,
    }),
    xtal_cfg2: mmio.Mmio(packed struct(u32) {
        wifi_xtal_ldo33_bypass_aon: u1,
        wifi_xtal_ldo33_sel_aon: u3,
        wifi_xtal_ldo18_sel_aon: u2,
        wifi_xtal_ldo33_pu_aon: u1,
        wifi_xtal_ldo18_pu_aon: u1,
        reserved_8_9: u2,
        wifi_xtal_reserve: u4,
        reserved_14_15: u2,
        wifi_xtal_ldo18_short_filter_aon: u1,
        reserved_17_29: u13,
        xtal_buf_drv_aon: u2,
    }),
    xtal_cfg3: mmio.Mmio(packed struct(u32) {
        reserved_0_11: u12,
        wifi_xtal_clk_inv_en_aon: u1,
        reserved_13_15: u3,
        wifi_xtal_cml_en_aon: u1,
        wifi_xtal_cml_r_sel_aon: u2,
        reserved_19: u1,
        wifi_xtal_clk_en_aon: u1,
        reserved_21_29: u9,
        wifi_xtal_buf_drv_aon: u2,
    }),
    tsen: mmio.Mmio(packed struct(u32) {
        tsen_refcode_corner: u12,
        reserved_12_15: u4,
        tsen_refcode_rfcal: u12,
        xtal_rdy: u1,
        xtal_inn_cfg_en_aon: u1,
        xtal_rdy_int_sel_aon: u2,
    }),
    RESERVED0x894: [48]u8,
    ldo18io: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        ldo18io_bypass_iso_aon: u1,
        ldo18io_pulldown_aon: u1,
        ldo18io_pulldown_sel_aon: u1,
        ldo18io_bm_aon: u3,
        reserved_7: u1,
        ldo18io_cc_aon: u3,
        ldo18io_ocp_out_aon: u1,
        ldo18io_ocp_th_aon: u3,
        ldo18io_ocp_en_aon: u1,
        ldo18io_sstart_delay_aon: u3,
        ldo18io_sstart_en_aon: u1,
        ldo18io_vout_sel_aon: u4,
        ldo18io_vout_trim_aon: u4,
        reserved_28_31: u4,
    }),
    RESERVED0x8c8: [56]u8,
    acomp0_ctrl: mmio.Mmio(packed struct(u32) {
        acomp0_en: u1,
        reserved_1_3: u3,
        acomp0_hyst_seln: u3,
        acomp0_hyst_selp: u3,
        acomp0_bias_prog: u2,
        acomp0_level_sel: u6,
        acomp0_neg_sel: u4,
        acomp0_pos_sel: u4,
        acomp0_muxen: u1,
        reserved_27_31: u5,
    }),
    acomp1_ctrl: mmio.Mmio(packed struct(u32) {
        acomp1_en: u1,
        reserved_1_3: u3,
        acomp1_hyst_seln: u3,
        acomp1_hyst_selp: u3,
        acomp1_bias_prog: u2,
        acomp1_level_sel: u6,
        acomp1_neg_sel: u4,
        acomp1_pos_sel: u4,
        acomp1_muxen: u1,
        reserved_27_31: u5,
    }),
    acomp_ctrl: mmio.Mmio(packed struct(u32) {
        acomp1_rstn_ana: u1,
        acomp0_rstn_ana: u1,
        reserved_2_7: u6,
        acomp1_test_en: u1,
        acomp0_test_en: u1,
        acomp1_test_sel: u2,
        acomp0_test_sel: u2,
        reserved_14_16: u3,
        acomp1_out_raw: u1,
        reserved_18: u1,
        acomp0_out_raw: u1,
        reserved_20_23: u4,
        acomp_vref_sel: u6,
        acomp_reserved: u2,
    }),
    gpadc_reg_cmd: mmio.Mmio(packed struct(u32) {
        gpadc_global_en: u1,
        gpadc_conv_start: u1,
        gpadc_soft_rst: u1,
        gpadc_neg_sel: u5,
        gpadc_pos_sel: u5,
        gpadc_neg_gnd: u1,
        gpadc_micbias_en: u1,
        gpadc_micpga_en: u1,
        gpadc_byp_micboost: u1,
        gpadc_rcal_en: u1,
        gpadc_dwa_en: u1,
        gpadc_mic2_diff: u1,
        gpadc_mic1_diff: u1,
        gpadc_mic_pga2_gain: u2,
        gpadc_micboost_32db_en: u1,
        reserved_24_26: u3,
        gpadc_chip_sen_pu: u1,
        gpadc_sen_sel: u3,
        gpadc_sen_test_en: u1,
    }),
    gpadc_reg_config1: mmio.Mmio(packed struct(u32) {
        gpadc_cal_os_en: u1,
        gpadc_cont_conv_en: u1,
        gpadc_res_sel: u3,
        reserved_5_7: u3,
        gpadc_vcm_sel_en: u1,
        gpadc_vcm_hyst_sel: u1,
        gpadc_lowv_det_en: u1,
        gpadc_pwm_trg_en: u1,
        gpadc_clk_ana_dly: u4,
        gpadc_clk_ana_dly_en: u1,
        gpadc_clk_ana_inv: u1,
        gpadc_clk_div_ratio: u3,
        gpadc_scan_length: u4,
        gpadc_scan_en: u1,
        gpadc_dither_en: u1,
        gpadc_v11_sel: u2,
        gpadc_v18_sel: u2,
        reserved_31: u1,
    }),
    gpadc_reg_config2: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        gpadc_diff_mode: u1,
        gpadc_vref_sel: u1,
        gpadc_vbat_en: u1,
        gpadc_tsext_sel: u1,
        gpadc_ts_en: u1,
        gpadc_pga_vcm: u2,
        gpadc_pga_os_cal: u4,
        gpadc_pga_en: u1,
        gpadc_pga_vcmi_en: u1,
        gpadc_chop_mode: u2,
        gpadc_bias_sel: u1,
        gpadc_test_en: u1,
        gpadc_test_sel: u3,
        gpadc_pga2_gain: u3,
        gpadc_pga1_gain: u3,
        gpadc_dly_sel: u3,
        gpadc_tsvbe_low: u1,
    }),
    gpadc_reg_scn_pos1: mmio.Mmio(packed struct(u32) {
        gpadc_scan_pos_0: u5,
        gpadc_scan_pos_1: u5,
        gpadc_scan_pos_2: u5,
        gpadc_scan_pos_3: u5,
        gpadc_scan_pos_4: u5,
        gpadc_scan_pos_5: u5,
        reserved_30_31: u2,
    }),
    gpadc_reg_scn_pos2: mmio.Mmio(packed struct(u32) {
        gpadc_scan_pos_6: u5,
        gpadc_scan_pos_7: u5,
        gpadc_scan_pos_8: u5,
        gpadc_scan_pos_9: u5,
        gpadc_scan_pos_10: u5,
        gpadc_scan_pos_11: u5,
        reserved_30_31: u2,
    }),
    gpadc_reg_scn_neg1: mmio.Mmio(packed struct(u32) {
        gpadc_scan_neg_0: u5,
        gpadc_scan_neg_1: u5,
        gpadc_scan_neg_2: u5,
        gpadc_scan_neg_3: u5,
        gpadc_scan_neg_4: u5,
        gpadc_scan_neg_5: u5,
        reserved_30_31: u2,
    }),
    gpadc_reg_scn_neg2: mmio.Mmio(packed struct(u32) {
        gpadc_scan_neg_6: u5,
        gpadc_scan_neg_7: u5,
        gpadc_scan_neg_8: u5,
        gpadc_scan_neg_9: u5,
        gpadc_scan_neg_10: u5,
        gpadc_scan_neg_11: u5,
        reserved_30_31: u2,
    }),
    gpadc_reg_status: mmio.Mmio(packed struct(u32) {
        gpadc_data_rdy: u1,
        reserved_1_15: u15,
        gpadc_reserved: u16,
    }),
    gpadc_reg_isr: mmio.Mmio(packed struct(u32) {
        gpadc_neg_satur: u1,
        gpadc_pos_satur: u1,
        reserved_2_3: u2,
        gpadc_neg_satur_clr: u1,
        gpadc_pos_satur_clr: u1,
        reserved_6_7: u2,
        gpadc_neg_satur_mask: u1,
        gpadc_pos_satur_mask: u1,
        reserved_10_31: u22,
    }),
    gpadc_reg_result: mmio.Mmio(packed struct(u32) {
        gpadc_data_out: u26,
        reserved_26_31: u6,
    }),
    gpadc_reg_raw_result: mmio.Mmio(packed struct(u32) {
        gpadc_raw_data: u12,
        reserved_12_31: u20,
    }),
    gpadc_reg_define: mmio.Mmio(packed struct(u32) {
        gpadc_os_cal_data: u16,
        reserved_16_31: u16,
    }),
    hbncore_resv0: mmio.Mmio(packed struct(u32) {
        hbncore_resv0_data: u32,
    }),
    hbncore_resv1: mmio.Mmio(packed struct(u32) {
        hbncore_resv1_data: u32,
    }),
};
pub const CCI = extern struct {
    cci_cfg: mmio.Mmio(packed struct(u32) {
        cci_en: u1,
        cci_slv_sel_cci2: u1,
        cci_mas_sel_cci2: u1,
        cci_mas_hw_mode: u1,
        reg_m_cci_sclk_en: u1,
        reg_div_m_cci_sclk: u2,
        cfg_cci1_pre_read: u1,
        reg_scci_clk_inv: u1,
        reg_mcci_clk_inv: u1,
        reserved_10_31: u22,
    }),
    cci_addr: mmio.Mmio(packed struct(u32) {
        apb_cci_addr: u32,
    }),
    cci_wdata: mmio.Mmio(packed struct(u32) {
        apb_cci_wdata: u32,
    }),
    cci_rdata: mmio.Mmio(packed struct(u32) {
        apb_cci_rdata: u32,
    }),
    cci_ctl: mmio.Mmio(packed struct(u32) {
        cci_write_flag: u1,
        cci_read_flag: u1,
        ahb_state: u2,
        reserved_4_31: u28,
    }),
    RESERVED0x14: [1852]u8,
    audio_pll_cfg0: mmio.Mmio(packed struct(u32) {
        aupll_sdm_rstb: u1,
        aupll_postdiv_rstb: u1,
        aupll_fbdv_rstb: u1,
        aupll_refdiv_rstb: u1,
        pu_aupll_postdiv: u1,
        pu_aupll_fbdv: u1,
        pu_aupll_clamp_op: u1,
        pu_aupll_pfd: u1,
        pu_aupll_cp: u1,
        pu_aupll_sfreg: u1,
        pu_aupll: u1,
        pu_aupll_clktree: u1,
        reserved_12_31: u20,
    }),
    audio_pll_cfg1: mmio.Mmio(packed struct(u32) {
        aupll_postdiv: u7,
        reserved_7: u1,
        aupll_refdiv_ratio: u4,
        reserved_12_15: u4,
        aupll_refclk_sel: u2,
        reserved_18_19: u2,
        aupll_vg11_sel: u2,
        reserved_22_23: u2,
        aupll_vg13_sel: u2,
        reserved_26_31: u6,
    }),
    audio_pll_cfg2: mmio.Mmio(packed struct(u32) {
        aupll_sel_cp_bias: u1,
        reserved_1_3: u3,
        aupll_icp_5u: u2,
        aupll_icp_1u: u2,
        aupll_int_frac_sw: u1,
        aupll_cp_startup_en: u1,
        aupll_cp_opamp_en: u1,
        reserved_11_31: u21,
    }),
    audio_pll_cfg3: mmio.Mmio(packed struct(u32) {
        aupll_c4_en: u1,
        reserved_1_3: u3,
        aupll_r4: u2,
        reserved_6_7: u2,
        aupll_r4_short: u1,
        reserved_9_11: u3,
        aupll_c3: u2,
        aupll_cz: u2,
        aupll_rz: u3,
        reserved_19_31: u13,
    }),
    audio_pll_cfg4: mmio.Mmio(packed struct(u32) {
        aupll_sel_sample_clk: u2,
        reserved_2_3: u2,
        aupll_sel_fb_clk: u2,
        reserved_6_7: u2,
        aupll_sdmclk_sel: u1,
        reserved_9_31: u23,
    }),
    audio_pll_cfg5: mmio.Mmio(packed struct(u32) {
        aupll_vco_speed: u3,
        reserved_3_31: u29,
    }),
    audio_pll_cfg6: mmio.Mmio(packed struct(u32) {
        aupll_sdmin: u19,
        reserved_19_23: u5,
        aupll_sdm_bypass: u1,
        reserved_25_31: u7,
    }),
    audio_pll_cfg7: mmio.Mmio(packed struct(u32) {
        aupll_sdm_order_sel: u1,
        reserved_1_15: u15,
        aupll_sdm_sig_dith_sel: u2,
        reserved_18_31: u14,
    }),
    audio_pll_cfg8: mmio.Mmio(packed struct(u32) {
        aupll_en_div1: u1,
        aupll_en_div2: u1,
        aupll_en_div2p5: u1,
        aupll_en_div3: u1,
        aupll_en_div4: u1,
        aupll_en_div5: u1,
        aupll_en_div6: u1,
        aupll_en_div10: u1,
        aupll_en_div15: u1,
        aupll_sel_div1_div2: u1,
        reserved_10_31: u22,
    }),
    audio_pll_cfg9: mmio.Mmio(packed struct(u32) {
        aupll_dc_tp_out_en: u1,
        ten_aupll: u1,
        ten_aupll_sfreg: u1,
        reserved_3: u1,
        dten_aupll_fin: u1,
        dten_aupll_fref: u1,
        dten_aupll_fsdm: u1,
        dten_aupll_div15: u1,
        dten_aupll_div5: u1,
        dten_aupll_postdiv_clk: u1,
        dtest_aupll_pulldown: u1,
        reserved_11_31: u21,
    }),
    audio_pll_cfg10: mmio.Mmio(packed struct(u32) {
        aupll_ssc_en: u1,
        reserved_1_3: u3,
        aupll_ssc_cnt: u8,
        aupll_ssc_gain: u3,
        reserved_15: u1,
        aupll_ssc_start_gate_en: u1,
        reserved_17_19: u3,
        aupll_ssc_start: u1,
        reserved_21_31: u11,
    }),
    audio_pll_cfg11: mmio.Mmio(packed struct(u32) {
        aupll_resv: u16,
        reserved_16_22: u7,
        aupll_dl_ctrl_15: u1,
        aupll_dl_ctrl_10: u1,
        aupll_dl_ctrl_6: u1,
        aupll_dl_ctrl_5: u1,
        aupll_dl_ctrl_4: u1,
        aupll_dl_ctrl_3: u1,
        aupll_dl_ctrl_2p5: u1,
        aupll_dl_ctrl_2: u1,
        aupll_dl_ctrl_1: u1,
    }),
    RESERVED0x780: [80]u8,
    cpu_pll_cfg0: mmio.Mmio(packed struct(u32) {
        cpupll_sdm_rstb: u1,
        cpupll_postdiv_rstb: u1,
        cpupll_fbdv_rstb: u1,
        cpupll_refdiv_rstb: u1,
        pu_cpupll_postdiv: u1,
        pu_cpupll_fbdv: u1,
        pu_cpupll_clamp_op: u1,
        pu_cpupll_pfd: u1,
        pu_cpupll_cp: u1,
        pu_cpupll_sfreg: u1,
        pu_cpupll: u1,
        pu_cpupll_clktree: u1,
        reserved_12_31: u20,
    }),
    cpu_pll_cfg1: mmio.Mmio(packed struct(u32) {
        cpupll_postdiv: u7,
        reserved_7: u1,
        cpupll_refdiv_ratio: u4,
        reserved_12_15: u4,
        cpupll_refclk_sel: u2,
        reserved_18_19: u2,
        cpupll_vg11_sel: u2,
        reserved_22_23: u2,
        cpupll_vg13_sel: u2,
        reserved_26_31: u6,
    }),
    cpu_pll_cfg2: mmio.Mmio(packed struct(u32) {
        cpupll_sel_cp_bias: u1,
        reserved_1_3: u3,
        cpupll_icp_5u: u2,
        cpupll_icp_1u: u2,
        cpupll_int_frac_sw: u1,
        cpupll_cp_startup_en: u1,
        cpupll_cp_opamp_en: u1,
        reserved_11_31: u21,
    }),
    cpu_pll_cfg3: mmio.Mmio(packed struct(u32) {
        cpupll_c4_en: u1,
        reserved_1_3: u3,
        cpupll_r4: u2,
        reserved_6_7: u2,
        cpupll_r4_short: u1,
        reserved_9_11: u3,
        cpupll_c3: u2,
        cpupll_cz: u2,
        cpupll_rz: u3,
        reserved_19_31: u13,
    }),
    cpu_pll_cfg4: mmio.Mmio(packed struct(u32) {
        cpupll_sel_sample_clk: u2,
        reserved_2_3: u2,
        cpupll_sel_fb_clk: u2,
        reserved_6_7: u2,
        cpupll_sdmclk_sel: u1,
        reserved_9_31: u23,
    }),
    cpu_pll_cfg5: mmio.Mmio(packed struct(u32) {
        cpupll_vco_speed: u3,
        reserved_3_31: u29,
    }),
    cpu_pll_cfg6: mmio.Mmio(packed struct(u32) {
        cpupll_sdmin: u19,
        reserved_19_23: u5,
        cpupll_sdm_bypass: u1,
        reserved_25_31: u7,
    }),
    cpu_pll_cfg7: mmio.Mmio(packed struct(u32) {
        cpupll_sdm_order_sel: u1,
        reserved_1_15: u15,
        cpupll_sdm_sig_dith_sel: u2,
        reserved_18_31: u14,
    }),
    cpu_pll_cfg8: mmio.Mmio(packed struct(u32) {
        cpupll_en_div1: u1,
        cpupll_en_div2: u1,
        cpupll_en_div2p5: u1,
        cpupll_en_div3: u1,
        cpupll_en_div4: u1,
        cpupll_en_div5: u1,
        cpupll_en_div6: u1,
        cpupll_en_div10: u1,
        cpupll_en_div15: u1,
        cpupll_sel_div1_div2: u1,
        reserved_10_31: u22,
    }),
    cpu_pll_cfg9: mmio.Mmio(packed struct(u32) {
        cpupll_dc_tp_out_en: u1,
        ten_cpupll: u1,
        ten_cpupll_sfreg: u1,
        reserved_3: u1,
        dten_cpupll_fin: u1,
        dten_cpupll_fref: u1,
        dten_cpupll_fsdm: u1,
        dten_cpupll_div15: u1,
        dten_cpupll_div5: u1,
        dten_cpupll_postdiv_clk: u1,
        dtest_cpupll_pulldown: u1,
        reserved_11_31: u21,
    }),
    cpu_pll_cfg10: mmio.Mmio(packed struct(u32) {
        cpupll_ssc_en: u1,
        reserved_1_3: u3,
        cpupll_ssc_cnt: u8,
        cpupll_ssc_gain: u3,
        reserved_15: u1,
        cpupll_ssc_start_gate_en: u1,
        reserved_17_19: u3,
        cpupll_ssc_start: u1,
        reserved_21_31: u11,
    }),
    cpu_pll_cfg11: mmio.Mmio(packed struct(u32) {
        cpupll_resv: u16,
        reserved_16_22: u7,
        cpupll_dl_ctrl_15: u1,
        cpupll_dl_ctrl_10: u1,
        cpupll_dl_ctrl_6: u1,
        cpupll_dl_ctrl_5: u1,
        cpupll_dl_ctrl_4: u1,
        cpupll_dl_ctrl_3: u1,
        cpupll_dl_ctrl_2p5: u1,
        cpupll_dl_ctrl_2: u1,
        cpupll_dl_ctrl_1: u1,
    }),
};
pub const CODEC_MISC = extern struct {
    codec_bus_ctrl: mmio.Mmio(packed struct(u32) {
        rg_pclk_force_on: u16,
        reserved_16_31: u16,
    }),
    codec_qos_ctrl: mmio.Mmio(packed struct(u32) {
        reg_jenc_awqos: u1,
        reg_jenc_arqos: u1,
        reg_jdec_awqos: u1,
        reg_jdec_arqos: u1,
        reg_vdo0_awqos: u1,
        reg_vdo0_arqos: u1,
        reg_vdo1_awqos: u1,
        reg_vdo1_arqos: u1,
        reg_ref_awqos: u1,
        reg_ref_arqos: u1,
        reg_cnn_awqos: u1,
        reg_cnn_arqos: u1,
        reserved_12_31: u20,
    }),
    codec_bus_thre: mmio.Mmio(packed struct(u32) {
        reg_x_wthre_blai2sysram: u2,
        reg_x_wthre_blai2ext: u2,
        reg_x_wthre_vdo2pb: u2,
        reg_x_wthre_vdo2pa: u2,
        reg_x_wthre_vdo2sysram: u2,
        reserved_10_31: u22,
    }),
    RESERVED0xc: [20]u8,
    codec_bus_dec_err: mmio.Mmio(packed struct(u32) {
        reg_dec_err_clr: u1,
        reg_dec_err_latch_last: u1,
        reserved_2_7: u6,
        codec_hs_dec_err_lat: u1,
        codec_hs_dec_err_write: u1,
        reserved_10_11: u2,
        codec_hs_dec_err_src: u2,
        reserved_14_15: u2,
        codec_hs_dec_err_id: u1,
        reserved_17_31: u15,
    }),
    codec_bus_dec_err_addr: mmio.Mmio(packed struct(u32) {
        codec_hs_dec_err_addr: u32,
    }),
    RESERVED0x18: [8]u8,
    blai_lmtr_rd: mmio.Mmio(packed struct(u32) {
        reg_blai_rcmd_cnt: u16,
        reserved_16_30: u15,
        reg_blai_rcmd_mode: u1,
    }),
    blai_lmtr_wr: mmio.Mmio(packed struct(u32) {
        reg_blai_wcmd_cnt: u16,
        reserved_16_30: u15,
        reg_blai_wcmd_mode: u1,
    }),
    id_selection: mmio.Mmio(packed struct(u32) {
        rg_jenc_id_sel: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x2c: [208]u8,
    CODEC_MISC_Dummy: mmio.Mmio(packed struct(u32) {
        dummy_reg: u32,
    }),
};
pub const EF_CTRL = extern struct {
    RESERVED0x0: [2048]u8,
    ef_if_ctrl_0: mmio.Mmio(packed struct(u32) {
        ef_if_0_autoload_p1_done: u1,
        ef_if_0_autoload_done: u1,
        ef_if_0_busy: u1,
        ef_if_0_rw: u1,
        ef_if_0_trig: u1,
        ef_if_0_manual_en: u1,
        ef_if_0_cyc_modify: u1,
        reserved_7: u1,
        ef_if_prot_code_ctrl: u8,
        ef_if_por_dig: u1,
        ef_pclk_force_on: u1,
        ef_if_auto_rd_en: u1,
        ef_if_cyc_modify_lock: u1,
        ef_if_0_int: u1,
        ef_if_0_int_clr: u1,
        ef_if_0_int_set: u1,
        reserved_23: u1,
        ef_if_prot_code_cyc: u8,
    }),
    ef_if_cyc_0: mmio.Mmio(packed struct(u32) {
        ef_if_cyc_rd_dmy: u6,
        ef_if_cyc_rd_dat: u6,
        ef_if_cyc_rd_adr: u6,
        ef_if_cyc_cs: u6,
        ef_if_cyc_pd_cs_s: u8,
    }),
    ef_if_cyc_1: mmio.Mmio(packed struct(u32) {
        ef_if_cyc_pi: u6,
        ef_if_cyc_pp: u8,
        ef_if_cyc_wr_adr: u6,
        ef_if_cyc_ps_cs: u6,
        ef_if_cyc_pd_cs_h: u6,
    }),
    ef_if_0_manual: mmio.Mmio(packed struct(u32) {
        ef_if_a: u10,
        ef_if_pd: u1,
        ef_if_ps: u1,
        ef_if_strobe: u1,
        ef_if_pgenb: u1,
        ef_if_load: u1,
        ef_if_csb: u1,
        ef_if_0_q: u8,
        ef_if_prot_code_manual: u8,
    }),
    ef_if_0_status: mmio.Mmio(packed struct(u32) {
        ef_if_0_status: u32,
    }),
    ef_if_cfg_0: mmio.Mmio(packed struct(u32) {
        ef_if_sf_aes_mode: u2,
        ef_if_ai_dis: u1,
        ef_if_cpu0_dis: u1,
        ef_if_sboot_en: u2,
        ef_if_uart_dis: u4,
        ef_if_ble2_dis: u1,
        ef_if_m1542_dis: u1,
        ef_if_sf_key_re_sel: u2,
        ef_if_sdu_dis: u1,
        ef_if_btdm_dis: u1,
        ef_if_wifi_dis: u1,
        ef_if_0_key_enc_en: u1,
        ef_if_cam_dis: u1,
        ef_if_m154_dis: u1,
        ef_if_cpu1_dis: u1,
        ef_if_cpu_rst_dbg_dis: u1,
        ef_if_se_dbg_dis: u1,
        ef_if_efuse_dbg_dis: u1,
        ef_if_dbg_jtag_1_dis: u2,
        ef_if_dbg_jtag_0_dis: u2,
        ef_if_dbg_mode: u4,
    }),
    ef_sw_cfg_0: mmio.Mmio(packed struct(u32) {
        ef_sw_sf_aes_mode: u2,
        ef_sw_ai_dis: u1,
        ef_sw_cpu0_dis: u1,
        ef_sw_sboot_en: u2,
        ef_sw_uart_dis: u4,
        ef_sw_ble2_dis: u1,
        ef_sw_m1542_dis: u1,
        ef_sw_sf_key_re_sel: u2,
        ef_sw_sdu_dis: u1,
        ef_sw_btdm_dis: u1,
        ef_sw_wifi_dis: u1,
        ef_sw_0_key_enc_en: u1,
        ef_sw_cam_dis: u1,
        ef_sw_m154_dis: u1,
        ef_sw_cpu1_dis: u1,
        ef_sw_cpu_rst_dbg_dis: u1,
        ef_sw_se_dbg_dis: u1,
        ef_sw_efuse_dbg_dis: u1,
        ef_sw_dbg_jtag_1_dis: u2,
        ef_sw_dbg_jtag_0_dis: u2,
        ef_sw_dbg_mode: u4,
    }),
    ef_reserved: mmio.Mmio(packed struct(u32) {
        ef_reserved: u32,
    }),
    ef_if_sw_usage_0: mmio.Mmio(packed struct(u32) {
        ef_if_sw_usage_0: u32,
    }),
    ef_if_sw_usage_1: mmio.Mmio(packed struct(u32) {
        ef_if_sw_usage_1: u32,
    }),
    RESERVED0x828: [216]u8,
    ef_if_ctrl_1: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        ef_if_1_busy: u1,
        ef_if_1_rw: u1,
        ef_if_1_trig: u1,
        ef_if_1_manual_en: u1,
        ef_if_1_cyc_modify: u1,
        reserved_7_19: u13,
        ef_if_1_int: u1,
        ef_if_1_int_clr: u1,
        ef_if_1_int_set: u1,
        reserved_23_31: u9,
    }),
    ef_if_1_manual: mmio.Mmio(packed struct(u32) {
        reserved_0_15: u16,
        ef_if_1_q: u8,
        reserved_24_31: u8,
    }),
    ef_if_1_status: mmio.Mmio(packed struct(u32) {
        ef_if_1_status: u32,
    }),
    RESERVED0x90c: [4]u8,
    ef_if_ctrl_2: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    ef_if_2_manual: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    ef_if_2_status: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x91c: [228]u8,
    ef_crc_ctrl_0: mmio.Mmio(packed struct(u32) {
        ef_crc_busy: u1,
        ef_crc_trig: u1,
        ef_crc_en: u1,
        ef_crc_mode: u1,
        ef_crc_error: u1,
        ef_crc_dout_inv_en: u1,
        ef_crc_dout_endian: u1,
        ef_crc_din_endian: u1,
        ef_crc_int: u1,
        ef_crc_int_clr: u1,
        ef_crc_int_set: u1,
        ef_crc_lock: u1,
        reserved_12_15: u4,
        ef_crc_slp_n: u16,
    }),
    ef_crc_ctrl_1: mmio.Mmio(packed struct(u32) {
        ef_crc_data_0_en: u32,
    }),
    ef_crc_ctrl_2: mmio.Mmio(packed struct(u32) {
        ef_crc_data_1_en: u32,
    }),
    ef_crc_ctrl_3: mmio.Mmio(packed struct(u32) {
        ef_crc_iv: u32,
    }),
    ef_crc_ctrl_4: mmio.Mmio(packed struct(u32) {
        ef_crc_golden: u32,
    }),
    ef_crc_ctrl_5: mmio.Mmio(packed struct(u32) {
        ef_crc_dout: u32,
    }),
};
pub const EF_DATA_0 = extern struct {
    ef_cfg_0: mmio.Mmio(packed struct(u32) {
        ef_sf_aes_mode: u2,
        ef_ai_dis: u1,
        ef_cpu0_dis: u1,
        ef_sboot_en: u2,
        ef_uart_dis: u4,
        ef_ble2_dis: u1,
        ef_m1542_dis: u1,
        ef_sf_key_re_sel: u2,
        ef_sdu_dis: u1,
        ef_btdm_dis: u1,
        ef_wifi_dis: u1,
        ef_0_key_enc_en: u1,
        ef_cam_dis: u1,
        ef_m154_dis: u1,
        ef_cpu1_dis: u1,
        ef_cpu_rst_dbg_dis: u1,
        ef_se_dbg_dis: u1,
        ef_efuse_dbg_dis: u1,
        ef_dbg_jtag_1_dis: u2,
        ef_dbg_jtag_0_dis: u2,
        ef_dbg_mode: u4,
    }),
    ef_dbg_pwd_low: mmio.Mmio(packed struct(u32) {
        ef_dbg_pwd_low: u32,
    }),
    ef_dbg_pwd_high: mmio.Mmio(packed struct(u32) {
        ef_dbg_pwd_high: u32,
    }),
    ef_dbg_pwd2_low: mmio.Mmio(packed struct(u32) {
        ef_dbg_pwd2_low: u32,
    }),
    ef_dbg_pwd2_high: mmio.Mmio(packed struct(u32) {
        ef_dbg_pwd2_high: u32,
    }),
    ef_wifi_mac_low: mmio.Mmio(packed struct(u32) {
        ef_wifi_mac_low: u32,
    }),
    ef_wifi_mac_high: mmio.Mmio(packed struct(u32) {
        ef_wifi_mac_high: u32,
    }),
    ef_key_slot_0_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_0_w0: u32,
    }),
    ef_key_slot_0_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_0_w1: u32,
    }),
    ef_key_slot_0_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_0_w2: u32,
    }),
    ef_key_slot_0_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_0_w3: u32,
    }),
    ef_key_slot_1_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_1_w0: u32,
    }),
    ef_key_slot_1_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_1_w1: u32,
    }),
    ef_key_slot_1_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_1_w2: u32,
    }),
    ef_key_slot_1_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_1_w3: u32,
    }),
    ef_key_slot_2_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_2_w0: u32,
    }),
    ef_key_slot_2_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_2_w1: u32,
    }),
    ef_key_slot_2_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_2_w2: u32,
    }),
    ef_key_slot_2_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_2_w3: u32,
    }),
    ef_key_slot_3_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_3_w0: u32,
    }),
    ef_key_slot_3_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_3_w1: u32,
    }),
    ef_key_slot_3_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_3_w2: u32,
    }),
    ef_key_slot_3_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_3_w3: u32,
    }),
    ef_sw_usage_0: mmio.Mmio(packed struct(u32) {
        ef_sw_usage_0: u32,
    }),
    ef_sw_usage_1: mmio.Mmio(packed struct(u32) {
        ef_sw_usage_1: u32,
    }),
    ef_sw_usage_2: mmio.Mmio(packed struct(u32) {
        ef_sw_usage_2: u32,
    }),
    ef_sw_usage_3: mmio.Mmio(packed struct(u32) {
        ef_sw_usage_3: u32,
    }),
    ef_key_slot_11_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_11_w0: u32,
    }),
    ef_key_slot_11_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_11_w1: u32,
    }),
    ef_key_slot_11_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_11_w2: u32,
    }),
    ef_key_slot_11_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_11_w3: u32,
    }),
    ef_data_0_lock: mmio.Mmio(packed struct(u32) {
        ef_sec_lifecycle: u4,
        wr_lock_rsvd_0: u10,
        wr_lock_boot_mode: u1,
        wr_lock_dbg_pwd: u1,
        wr_lock_wifi_mac: u1,
        wr_lock_key_slot_0: u1,
        wr_lock_key_slot_1: u1,
        wr_lock_key_slot_2: u1,
        wr_lock_key_slot_3: u1,
        wr_lock_sw_usage_0: u1,
        wr_lock_sw_usage_1: u1,
        wr_lock_sw_usage_2: u1,
        wr_lock_sw_usage_3: u1,
        wr_lock_key_slot_11: u1,
        rd_lock_dbg_pwd: u1,
        rd_lock_key_slot_0: u1,
        rd_lock_key_slot_1: u1,
        rd_lock_key_slot_2: u1,
        rd_lock_key_slot_3: u1,
        rd_lock_key_slot_11: u1,
    }),
};
pub const EF_DATA_1 = extern struct {
    RESERVED0x0: [128]u8,
    ef_key_slot_4_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_4_w0: u32,
    }),
    ef_key_slot_4_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_4_w1: u32,
    }),
    ef_key_slot_4_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_4_w2: u32,
    }),
    ef_key_slot_4_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_4_w3: u32,
    }),
    ef_key_slot_5_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_5_w0: u32,
    }),
    ef_key_slot_5_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_5_w1: u32,
    }),
    ef_key_slot_5_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_5_w2: u32,
    }),
    ef_key_slot_5_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_5_w3: u32,
    }),
    ef_key_slot_6_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_6_w0: u32,
    }),
    ef_key_slot_6_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_6_w1: u32,
    }),
    ef_key_slot_6_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_6_w2: u32,
    }),
    ef_key_slot_6_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_6_w3: u32,
    }),
    ef_key_slot_7_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_7_w0: u32,
    }),
    ef_key_slot_7_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_7_w1: u32,
    }),
    ef_key_slot_7_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_7_w2: u32,
    }),
    ef_key_slot_7_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_7_w3: u32,
    }),
    ef_key_slot_8_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_8_w0: u32,
    }),
    ef_key_slot_8_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_8_w1: u32,
    }),
    ef_key_slot_8_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_8_w2: u32,
    }),
    ef_key_slot_8_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_8_w3: u32,
    }),
    ef_key_slot_9_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_9_w0: u32,
    }),
    ef_key_slot_9_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_9_w1: u32,
    }),
    ef_key_slot_9_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_9_w2: u32,
    }),
    ef_key_slot_9_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_9_w3: u32,
    }),
    ef_key_slot_10_w0: mmio.Mmio(packed struct(u32) {
        ef_key_slot_10_w0: u32,
    }),
    ef_key_slot_10_w1: mmio.Mmio(packed struct(u32) {
        ef_key_slot_10_w1: u32,
    }),
    ef_key_slot_10_w2: mmio.Mmio(packed struct(u32) {
        ef_key_slot_10_w2: u32,
    }),
    ef_key_slot_10_w3: mmio.Mmio(packed struct(u32) {
        ef_key_slot_10_w3: u32,
    }),
    ef_dat_1_rsvd_0: mmio.Mmio(packed struct(u32) {
        ef_dat_1_rsvd_0: u32,
    }),
    ef_dat_1_rsvd_1: mmio.Mmio(packed struct(u32) {
        ef_dat_1_rsvd_1: u32,
    }),
    ef_dat_1_rsvd_2: mmio.Mmio(packed struct(u32) {
        ef_dat_1_rsvd_2: u32,
    }),
    ef_data_1_lock: mmio.Mmio(packed struct(u32) {
        wr_lock_rsvd_1: u15,
        wr_lock_key_slot_4: u1,
        wr_lock_key_slot_5: u1,
        wr_lock_key_slot_6: u1,
        wr_lock_key_slot_7: u1,
        wr_lock_key_slot_8: u1,
        wr_lock_key_slot_9: u1,
        wr_lock_key_slot_10: u1,
        wr_lock_dat_1_rsvd_0: u1,
        wr_lock_dat_1_rsvd_1: u1,
        wr_lock_dat_1_rsvd_2: u1,
        rd_lock_key_slot_4: u1,
        rd_lock_key_slot_5: u1,
        rd_lock_key_slot_6: u1,
        rd_lock_key_slot_7: u1,
        rd_lock_key_slot_8: u1,
        rd_lock_key_slot_9: u1,
        rd_lock_key_slot_10: u1,
    }),
};
pub const GLB = extern struct {
    soc_info0: mmio.Mmio(packed struct(u32) {
        reserved_0_26: u27,
        chip_rdy: u1,
        glb_id: u4,
    }),
    RESERVED0x4: [76]u8,
    core_cfg16: mmio.Mmio(packed struct(u32) {
        np_int_sta0: u32,
    }),
    core_cfg17: mmio.Mmio(packed struct(u32) {
        np_int_sta1: u32,
    }),
    core_cfg18: mmio.Mmio(packed struct(u32) {
        np_int_mask0: u32,
    }),
    core_cfg19: mmio.Mmio(packed struct(u32) {
        np_int_mask1: u32,
    }),
    core_cfg20: mmio.Mmio(packed struct(u32) {
        np_int_clr0: u32,
    }),
    core_cfg21: mmio.Mmio(packed struct(u32) {
        np_int_clr1: u32,
    }),
    core_cfg22: mmio.Mmio(packed struct(u32) {
        reg_e902_int_en0: u32,
    }),
    core_cfg23: mmio.Mmio(packed struct(u32) {
        reg_e902_int_en1: u32,
    }),
    core_cfg24: mmio.Mmio(packed struct(u32) {
        sts_e902_int_bus_0: u32,
    }),
    core_cfg25: mmio.Mmio(packed struct(u32) {
        sts_e902_int_bus_1: u32,
    }),
    RESERVED0x78: [24]u8,
    sys_cfg0: mmio.Mmio(packed struct(u32) {
        reg_pll_en: u1,
        reg_fclk_en: u1,
        reg_hclk_en: u1,
        reg_bclk_en: u1,
        reserved_4_5: u2,
        hbn_root_clk_sel: u2,
        reg_hclk_div: u8,
        reg_bclk_div: u8,
        reserved_24_31: u8,
    }),
    sys_cfg1: mmio.Mmio(packed struct(u32) {
        reg_bclk_div_act_pulse: u1,
        reg_bclk_div_bypass: u1,
        sts_bclk_prot_done: u1,
        reserved_3: u1,
        reg_bclk_sw_done_cnt: u4,
        reserved_8_15: u8,
        reg_pico_clk_div_act_pulse: u1,
        reg_pico_clk_div_bypass: u1,
        sts_pico_clk_prot_done: u1,
        reserved_19: u1,
        reg_pico_clk_sw_done_cnt: u4,
        fclk_sw_state: u3,
        reserved_27_31: u5,
    }),
    RESERVED0x98: [8]u8,
    bus_cfg0: mmio.Mmio(packed struct(u32) {
        rg_apb2_pck_force: u16,
        reserved_16_31: u16,
    }),
    RESERVED0xa4: [60]u8,
    emi_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_8: u9,
        reg_emi_clk_en: u1,
        reserved_10_13: u4,
        reg_emi_clk_sel: u3,
        reserved_17_21: u5,
        reg_emi_clk_div: u2,
        reserved_24_31: u8,
    }),
    RESERVED0xe4: [12]u8,
    rtc_cfg0: mmio.Mmio(packed struct(u32) {
        cpu_rtc_div: u17,
        reserved_17: u1,
        cpu_rtc_en: u1,
        cpu_rtc_sel: u1,
        reserved_20_31: u12,
    }),
    RESERVED0xf4: [28]u8,
    adc_cfg0: mmio.Mmio(packed struct(u32) {
        gpadc_32m_clk_div: u6,
        reserved_6: u1,
        gpadc_32m_clk_sel: u1,
        gpadc_32m_div_en: u1,
        reserved_9_31: u23,
    }),
    RESERVED0x114: [12]u8,
    dac_cfg0: mmio.Mmio(packed struct(u32) {
        gpdaca_rstn_ana: u1,
        gpdacb_rstn_ana: u1,
        reserved_2_6: u5,
        gpdac_test_en: u1,
        gpdac_ref_sel: u1,
        gpdac_test_sel: u3,
        reserved_12_23: u12,
        gpdac_reserved: u8,
    }),
    dac_cfg1: mmio.Mmio(packed struct(u32) {
        gpdac_a_en: u1,
        gpdac_ioa_en: u1,
        reserved_2_17: u16,
        gpdac_a_rng: u2,
        gpdac_a_outmux: u3,
        reserved_23_31: u9,
    }),
    dac_cfg2: mmio.Mmio(packed struct(u32) {
        gpdac_b_en: u1,
        gpdac_iob_en: u1,
        reserved_2_17: u16,
        gpdac_b_rng: u2,
        gpdac_b_outmux: u3,
        reserved_23_31: u9,
    }),
    dac_cfg3: mmio.Mmio(packed struct(u32) {
        gpdac_b_data: u10,
        reserved_10_15: u6,
        gpdac_a_data: u10,
        reserved_26_31: u6,
    }),
    dma_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_23: u24,
        dma_clk_en: u8,
    }),
    dma_cfg1: mmio.Mmio(packed struct(u32) {
        reserved_0_23: u24,
        dma2_clk_en: u8,
    }),
    dma_cfg2: mmio.Mmio(packed struct(u32) {
        reg_dma_cn_sel: u32,
    }),
    RESERVED0x13c: [4]u8,
    ir_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_15: u16,
        ir_clk_div: u6,
        reserved_22: u1,
        ir_clk_en: u1,
        reserved_24_31: u8,
    }),
    ir_cfg1: mmio.Mmio(packed struct(u32) {
        led_din_reg: u1,
        led_din_sel: u1,
        led_din_polarity_sel: u1,
        reserved_3: u1,
        leddrv_ibias: u4,
        ir_rx_gpio_sel: u4,
        reserved_12_30: u19,
        pu_leddrv: u1,
    }),
    RESERVED0x148: [8]u8,
    uart_cfg0: mmio.Mmio(packed struct(u32) {
        uart_clk_div: u3,
        reserved_3: u1,
        uart_clk_en: u1,
        reserved_5_6: u2,
        hbn_uart_clk_sel: u1,
        reserved_8_21: u14,
        hbn_uart_clk_sel2: u1,
        reserved_23: u1,
        uart2_io_sel: u1,
        reserved_25_31: u7,
    }),
    uart_cfg1: mmio.Mmio(packed struct(u32) {
        uart_sig_0_sel: u4,
        uart_sig_1_sel: u4,
        uart_sig_2_sel: u4,
        uart_sig_3_sel: u4,
        uart_sig_4_sel: u4,
        uart_sig_5_sel: u4,
        uart_sig_6_sel: u4,
        uart_sig_7_sel: u4,
    }),
    uart_cfg2: mmio.Mmio(packed struct(u32) {
        uart_sig_8_sel: u4,
        uart_sig_9_sel: u4,
        uart_sig_10_sel: u4,
        uart_sig_11_sel: u4,
        reserved_16_31: u16,
    }),
    RESERVED0x15c: [20]u8,
    sf_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_7: u8,
        sf_clk_div: u3,
        sf_clk_en: u1,
        sf_clk_sel: u2,
        sf_clk_sel2: u2,
        reserved_16_31: u16,
    }),
    RESERVED0x174: [12]u8,
    i2c_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_15: u16,
        i2c_clk_div: u8,
        i2c_clk_en: u1,
        i2c_clk_sel: u1,
        reserved_26_31: u6,
    }),
    RESERVED0x184: [12]u8,
    i2s_cfg0: mmio.Mmio(packed struct(u32) {
        reg_i2s_ref_clk_div: u6,
        reg_i2s_di_ref_clk_sel: u1,
        reg_i2s_ref_clk_en: u1,
        reg_i2s_do_ref_clk_sel: u1,
        reserved_9_31: u23,
    }),
    RESERVED0x194: [28]u8,
    spi_cfg0: mmio.Mmio(packed struct(u32) {
        spi_clk_div: u5,
        reserved_5_7: u3,
        spi_clk_en: u1,
        spi_clk_sel: u1,
        reserved_10_15: u6,
        spi_swap_set: u4,
        reserved_20_31: u12,
    }),
    RESERVED0x1b4: [12]u8,
    qdec_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x1c4: [12]u8,
    pwm_cfg0: mmio.Mmio(packed struct(u32) {
        reg_pwm1_io_sel: u1,
        reg_pwm2_io_sel: u1,
        reserved_2_31: u30,
    }),
    RESERVED0x1d4: [12]u8,
    pdm_cfg0: mmio.Mmio(packed struct(u32) {
        reg_pdm_io_sel: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x1e4: [108]u8,
    dig_clk_cfg0: mmio.Mmio(packed struct(u32) {
        dig_32k_div: u11,
        reserved_11: u1,
        dig_32k_en: u1,
        dig_32k_comp: u1,
        reserved_14_15: u2,
        dig_512k_div: u7,
        reserved_23: u1,
        dig_512k_en: u1,
        dig_512k_comp: u1,
        reserved_26_27: u2,
        dig_clk_src_sel: u2,
        reserved_30: u1,
        reg_en_platform_wakeup: u1,
    }),
    dig_clk_cfg1: mmio.Mmio(packed struct(u32) {
        reg_mm_muxpll_160m_sel: u1,
        reg_mm_muxpll_240m_sel: u1,
        reg_mm_muxpll_320m_sel: u1,
        reserved_3_7: u5,
        reg_top_muxpll_80m_sel: u2,
        reg_top_muxpll_160m_sel: u2,
        reserved_12_31: u20,
    }),
    dig_clk_cfg2: mmio.Mmio(packed struct(u32) {
        chip_clk_out_0_sel: u2,
        chip_clk_out_1_sel: u2,
        chip_clk_out_2_sel: u2,
        chip_clk_out_3_sel: u2,
        chip_clk_out_0_en: u1,
        chip_clk_out_1_en: u1,
        chip_clk_out_2_en: u1,
        chip_clk_out_3_en: u1,
        gpio_tmr_clk_sel: u2,
        gpio_mm_tmr_clk_sel: u2,
        reserved_16_31: u16,
    }),
    dig_clk_cfg3: mmio.Mmio(packed struct(u32) {
        dsi_txclkesc_sel: u1,
        csi_txclkesc_sel: u1,
        reserved_2_31: u30,
    }),
    rf_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_8: u9,
        cfg_inv_rf2_test_clk_o: u1,
        reserved_10_31: u22,
    }),
    RESERVED0x264: [124]u8,
    dbg_cfg0: mmio.Mmio(packed struct(u32) {
        reg_dbg_ll_ctrl: u30,
        reg_dbg_ll_sel: u2,
    }),
    dbg_cfg1: mmio.Mmio(packed struct(u32) {
        reg_dbg_lh_ctrl: u30,
        reg_dbg_lh_sel: u2,
    }),
    dbg_cfg2: mmio.Mmio(packed struct(u32) {
        reg_dbg_hl_ctrl: u30,
        reg_dbg_hl_sel: u2,
    }),
    dbg_cfg3: mmio.Mmio(packed struct(u32) {
        reg_dbg_hh_ctrl: u30,
        reg_dbg_hh_sel: u2,
    }),
    dbg_cfg4: mmio.Mmio(packed struct(u32) {
        debug_oe: u1,
        debug_i: u31,
    }),
    RESERVED0x2f4: [12]u8,
    mbist_cfg0: mmio.Mmio(packed struct(u32) {
        mbist_mode: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x304: [28]u8,
    bmx_cfg0: mmio.Mmio(packed struct(u32) {
        reg_bmx_timeout_en: u5,
        reg_bmx_arb_mode: u1,
        reg_bmx_timeout_clr: u1,
        reg_h_wthre_hw2ext: u2,
        bmx_busy_option_dis: u1,
        bmx_gating_dis: u1,
        sts_bmx_timeout_sts: u5,
        pds_apb_cfg: u8,
        hbn_apb_cfg: u8,
    }),
    bmx_cfg1: mmio.Mmio(packed struct(u32) {
        reg_bmx_berr_int_en: u1,
        reg_mcu_berr_int_en: u1,
        reserved_2_15: u14,
        reg_bmx_qos_cpu: u1,
        reg_bmx_qos_sdu: u1,
        reg_bmx_qos_sec0: u1,
        reg_bmx_qos_sec1: u1,
        reg_bmx_qos_sec2: u1,
        reg_bmx_qos_dma: u1,
        reg_bmx_qos_cci: u1,
        reg_bmx_qos_pldma: u1,
        reg_bmx_qos_blem: u1,
        reg_bmx_qos_emacA: u1,
        reg_bmx_qos_dma2: u1,
        reg_bmx_qos_sdhm: u1,
        bmx_dbg_sel: u4,
    }),
    bmx_cfg2: mmio.Mmio(packed struct(u32) {
        reg_bmx_berr_en: u14,
        reserved_14_15: u2,
        reg_mcu_berr_en: u1,
        reserved_17_31: u15,
    }),
    bmx_cfg3: mmio.Mmio(packed struct(u32) {
        reg_bmx_berr_clr: u1,
        reg_bmx_berr_last: u1,
        reserved_2_7: u6,
        reg_mcu_berr_clr: u1,
        reg_mcu_berr_last: u1,
        reserved_10_15: u6,
        sts_bmx_berr: u1,
        sts_mcu_berr: u1,
        reserved_18_23: u6,
        sts_bmx_berr_write: u1,
        sts_mcu_berr_write: u1,
        reserved_26_31: u6,
    }),
    bmx_cfg4: mmio.Mmio(packed struct(u32) {
        sts_bmx_berr_src: u14,
        reserved_14_15: u2,
        sts_mcu_berr_src: u1,
        reserved_17_23: u7,
        sts_mcu_berr_id: u8,
    }),
    bmx_cfg5: mmio.Mmio(packed struct(u32) {
        sts_bmx_berr_addr: u32,
    }),
    bmx_cfg6: mmio.Mmio(packed struct(u32) {
        sts_mcu_berr_addr: u32,
    }),
    RESERVED0x33c: [4]u8,
    audio_cfg0: mmio.Mmio(packed struct(u32) {
        reg_audio_pdm_clk_div: u6,
        reserved_6: u1,
        reg_audio_pdm_clk_en: u1,
        reg_audio_adc_clk_div: u6,
        reserved_14: u1,
        reg_audio_adc_clk_en: u1,
        reg_audio_dac_clk_div: u6,
        reserved_22: u1,
        reg_audio_dac_clk_en: u1,
        reserved_24_30: u7,
        reg_audio_auto_div_en: u1,
    }),
    audio_cfg1: mmio.Mmio(packed struct(u32) {
        reg_padc_clk_div: u10,
        reg_padc_clk_en: u1,
        reserved_11_31: u21,
    }),
    RESERVED0x348: [72]u8,
    eth_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_4: u5,
        cfg_sel_eth_ref_clk_o: u1,
        cfg_inv_eth_ref_clk_o: u1,
        cfg_inv_eth_tx_clk: u1,
        reserved_8_9: u2,
        cfg_inv_eth_rx_clk: u1,
        reserved_11_31: u21,
    }),
    RESERVED0x394: [140]u8,
    cam_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_26: u27,
        reg_cam_ref_clk_en: u1,
        reg_cam_ref_clk_src_sel: u2,
        reg_cam_ref_clk_div: u2,
    }),
    RESERVED0x424: [12]u8,
    sdh_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_8: u9,
        reg_sdh_clk_div: u3,
        reg_sdh_clk_sel: u1,
        reg_sdh_clk_en: u1,
        reserved_14_31: u18,
    }),
    RESERVED0x434: [92]u8,
    tzc_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_11: u12,
        tzc_glb_pwron_rst_lock: u1,
        tzc_glb_cpu_reset_lock: u1,
        tzc_glb_sys_reset_lock: u1,
        tzc_glb_cpu2_reset_lock: u1,
        reserved_16_20: u5,
        tzc_glb_pwr_lock: u1,
        tzc_glb_int_lock: u1,
        reserved_23: u1,
        tzc_glb_cpupll_lock: u1,
        tzc_glb_misc_lock: u1,
        tzc_glb_sram_lock: u1,
        tzc_glb_swrst_lock: u1,
        tzc_glb_bmx_lock: u1,
        tzc_glb_dbg_lock: u1,
        tzc_glb_mbist_lock: u1,
        tzc_glb_clk_lock: u1,
    }),
    RESERVED0x494: [124]u8,
    glb_parm_cfg0: mmio.Mmio(packed struct(u32) {
        reg_bd_en: u1,
        reserved_1: u1,
        uart_swap_set: u4,
        reserved_6_7: u2,
        swap_sflash_io_3_io_0: u1,
        sel_embedded_sflash: u1,
        reserved_10: u1,
        reg_sel_psram0_x16: u1,
        reg_spi_0_master_mode: u1,
        reg_spi_0_swap: u1,
        reg_sel_dbi_type_c: u1,
        ant_switch_sel: u1,
        reserved_16: u1,
        p1_adc_test_with_cci: u1,
        p2_dac_test_with_cci: u1,
        p3_cci_use_io_2_5: u1,
        p4_adc_test_with_jtag: u1,
        p5_dac_test_with_jtag: u1,
        p6_sdh_use_io_0_5: u1,
        p7_jtag_use_io_2_5: u1,
        reserved_24: u1,
        rf1_test_mode: u2,
        reg_mm_spi_master_mode: u1,
        reg_mm_spi_swap: u1,
        audio_test_mode: u1,
        sel_rf_audio_test: u2,
    }),
    RESERVED0x514: [12]u8,
    debug_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    debug_cfg1: mmio.Mmio(packed struct(u32) {
        reserved_0_19: u20,
        debug_ndreset_gate: u1,
        reserved_21_31: u11,
    }),
    RESERVED0x528: [8]u8,
    reset_sts0: mmio.Mmio(packed struct(u32) {
        top_reset_recorder: u7,
        clr_top_reset_recorder: u1,
        reserved_8_31: u24,
    }),
    RESERVED0x534: [12]u8,
    swrst_cfg0: mmio.Mmio(packed struct(u32) {
        swrst_s00: u1,
        swrst_s01: u1,
        reserved_2_3: u2,
        swrst_s20: u1,
        reserved_5_7: u3,
        swrst_s30: u1,
        swrst_s31: u1,
        swrst_s32: u1,
        swrst_s33: u1,
        reserved_12_15: u4,
        swrst_s1_ext_emi_misc: u1,
        swrst_s1_ext_psram0_ctrl: u1,
        swrst_s1_ext_psram1_ctrl: u1,
        swrst_s1_ext_usb: u1,
        swrst_s1_ext_mix2: u1,
        swrst_s1_ext_audio: u1,
        swrst_s1_ext_sdh: u1,
        swrst_s1_ext_emac: u1,
        swrst_s1_ext_dma2: u1,
        reserved_25_31: u7,
    }),
    swrst_cfg1: mmio.Mmio(packed struct(u32) {
        swrst_s10: u1,
        swrst_s11: u1,
        swrst_s12: u1,
        swrst_s13: u1,
        swrst_s14: u1,
        swrst_s15: u1,
        swrst_s16: u1,
        swrst_s17: u1,
        swrst_s18: u1,
        swrst_s19: u1,
        swrst_s1a: u1,
        swrst_s1b: u1,
        swrst_s1c: u1,
        swrst_s1d: u1,
        swrst_s1e: u1,
        swrst_s1f: u1,
        swrst_s1a0: u1,
        swrst_s1a1: u1,
        swrst_s1a2: u1,
        swrst_s1a3: u1,
        swrst_s1a4: u1,
        swrst_s1a5: u1,
        swrst_s1a6: u1,
        swrst_s1a7: u1,
        swrst_s1a8: u1,
        swrst_s1a9: u1,
        swrst_s1aa: u1,
        swrst_s1ab: u1,
        swrst_s1ac: u1,
        swrst_s1ad: u1,
        swrst_s1ae: u1,
        swrst_s1af: u1,
    }),
    swrst_cfg2: mmio.Mmio(packed struct(u32) {
        reg_ctrl_pwron_rst: u1,
        reg_ctrl_cpu_reset: u1,
        reg_ctrl_sys_reset: u1,
        reg_ctrl_pico_reset: u1,
        reg_ctrl_cpu2_reset: u1,
        reg_ctrl_chip_reset: u1,
        reg_wl_wdt_reset_mm_en: u1,
        reg_mmwdt2wl_rst_msk: u1,
        reserved_8_23: u16,
        pka_clk_sel: u1,
        reserved_25_27: u3,
        reg_ctrl_reset_dummy: u4,
    }),
    swrst_cfg3: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        disrst_s12: u1,
        reserved_3: u1,
        disrst_s14: u1,
        reserved_5_7: u3,
        disrst_s18: u1,
        reserved_9_10: u2,
        disrst_s1b: u1,
        reserved_12_15: u4,
        disrst_s1a0: u1,
        disrst_s1a1: u1,
        disrst_s1a2: u1,
        disrst_s1a3: u1,
        disrst_s1a4: u1,
        disrst_s1a5: u1,
        disrst_s1a6: u1,
        disrst_s1a7: u1,
        disrst_s1a8: u1,
        disrst_s1a9: u1,
        disrst_s1aa: u1,
        reserved_27_31: u5,
    }),
    RESERVED0x550: [48]u8,
    cgen_cfg0: mmio.Mmio(packed struct(u32) {
        cgen_m_cpu: u1,
        cgen_m_sdu: u1,
        cgen_m_sec: u1,
        cgen_m_dma: u1,
        cgen_m_cci: u1,
        reserved_5_31: u27,
    }),
    cgen_cfg1: mmio.Mmio(packed struct(u32) {
        cgen_s1_rsvd0: u1,
        reserved_1: u1,
        cgen_s1_gpip: u1,
        cgen_s1_sec_dbg: u1,
        cgen_s1_sec_eng: u1,
        cgen_s1_tz: u1,
        cgen_s1_rsvd6: u1,
        cgen_s1_ef_ctrl: u1,
        cgen_s1_rsvd8: u1,
        cgen_s1_rsvd9: u1,
        cgen_s1_rsvd10: u1,
        cgen_s1_sf_ctrl: u1,
        cgen_s1_dma: u1,
        cgen_s1_rsvd13: u1,
        cgen_s1_rsvd14: u1,
        cgen_s1_rsvd15: u1,
        cgen_s1a_uart0: u1,
        cgen_s1a_uart1: u1,
        cgen_s1a_spi: u1,
        cgen_s1a_i2c: u1,
        cgen_s1a_pwm: u1,
        cgen_s1a_timer: u1,
        cgen_s1a_ir: u1,
        cgen_s1a_cks: u1,
        cgen_s1a_rsvd8: u1,
        cgen_s1a_i2c1: u1,
        cgen_s1a_uart2: u1,
        cgen_s1a_rsvd11: u1,
        cgen_s1a_rsvd12: u1,
        cgen_s1a_rsvd13: u1,
        cgen_s1a_rsvd14: u1,
        cgen_s1a_rsvd15: u1,
    }),
    cgen_cfg2: mmio.Mmio(packed struct(u32) {
        cgen_s0: u1,
        reserved_1_3: u3,
        cgen_s2_wifi: u1,
        reserved_5_9: u5,
        cgen_s3_bt_ble2: u1,
        cgen_s3_m1542: u1,
        reserved_12_15: u4,
        cgen_s1_ext_emi_misc: u1,
        cgen_s1_ext_psram0_ctrl: u1,
        cgen_s1_ext_psram_ctrl: u1,
        cgen_s1_ext_usb: u1,
        cgen_s1_ext_mix2: u1,
        cgen_s1_ext_audio: u1,
        cgen_s1_ext_sdh: u1,
        cgen_s1_ext_emac: u1,
        cgen_s1_ext_dma2: u1,
        cgen_s1_ext_rsvd9: u1,
        cgen_s1_ext_rsvd10: u1,
        cgen_s1_ext_rsvd11: u1,
        reserved_28_31: u4,
    }),
    cgen_cfg3: mmio.Mmio(packed struct(u32) {
        cgen_mm_wifipll_160m: u1,
        cgen_mm_wifipll_240m: u1,
        cgen_mm_wifipll_320m: u1,
        cgen_mm_aupll_div1: u1,
        cgen_mm_aupll_div2: u1,
        cgen_emi_cpupll_400m: u1,
        cgen_emi_cpupll_200m: u1,
        cgen_emi_wifipll_320m: u1,
        cgen_emi_aupll_div1: u1,
        cgen_top_cpupll_80m: u1,
        cgen_top_cpupll_100m: u1,
        cgen_top_cpupll_160m: u1,
        cgen_top_cpupll_400m: u1,
        cgen_top_wifipll_240m: u1,
        cgen_top_wifipll_320m: u1,
        cgen_top_aupll_div2: u1,
        cgen_top_aupll_div1: u1,
        reserved_17_31: u15,
    }),
    RESERVED0x590: [48]u8,
    hw_rsv0: mmio.Mmio(packed struct(u32) {
        rsvd_31_0: u32,
    }),
    hw_rsv1: mmio.Mmio(packed struct(u32) {
        rsvd_31_0: u32,
    }),
    hw_rsv2: mmio.Mmio(packed struct(u32) {
        rsvd_31_0: u32,
    }),
    hw_rsv3: mmio.Mmio(packed struct(u32) {
        rsvd_31_0: u32,
    }),
    RESERVED0x5d0: [48]u8,
    sram_cfg0: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_ret: u2,
        cr_mcu_hsram_ret: u4,
        reserved_6_7: u2,
        cr_wb_ram_ret: u1,
        cr_misc_ram_ret: u2,
        reserved_11_31: u21,
    }),
    sram_cfg1: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_slp: u2,
        cr_mcu_hsram_slp: u4,
        cr_mcu_rom_slp: u2,
        cr_wb_ram_slp: u1,
        cr_misc_ram_slp: u2,
        reserved_11_31: u21,
    }),
    sram_cfg2: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_dvse: u1,
        cr_mcu_hsram_dvse: u1,
        cr_mcu_rom_dvse: u1,
        cr_wb_ram_dvse: u1,
        cr_misc_ram_dvse: u1,
        cr_ocram_dvse: u1,
        cr_wram_dvse: u1,
        reserved_7: u1,
        cr_mcu_cache_nap: u1,
        cr_mcu_hsram_nap: u1,
        reserved_10: u1,
        cr_wb_ram_nap: u1,
        cr_misc_ram_nap: u1,
        cr_ocram_nap: u1,
        cr_wram_nap: u1,
        reserved_15_31: u17,
    }),
    sram_cfg3: mmio.Mmio(packed struct(u32) {
        em_sel: u8,
        reserved_8_27: u20,
        reg_vram_sel: u2,
        reserved_30_31: u2,
    }),
    sram_cfg4: mmio.Mmio(packed struct(u32) {
        cr_mcu_cache_dvs: u4,
        cr_mcu_hsram_dvs: u4,
        cr_mcu_rom_dvs: u4,
        cr_wb_ram_dvs: u4,
        cr_misc_ram_dvs: u4,
        cr_ocram_dvs: u4,
        cr_wram_dvs: u4,
        reserved_28_31: u4,
    }),
    RESERVED0x614: [12]u8,
    psram_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_26: u27,
        reg_psramB_clk_en: u1,
        reg_psramB_clk_sel: u2,
        reg_psramB_clk_div: u2,
    }),
    RESERVED0x624: [156]u8,
    ldo28cis: mmio.Mmio(packed struct(u32) {
        pu_ldo28cis: u1,
        ldo28cis_bypass: u1,
        ldo28cis_pulldown: u1,
        ldo28cis_pulldown_sel: u1,
        ldo28cis_bm: u3,
        reserved_7: u1,
        ldo28cis_cc: u3,
        ldo28cis_ocp_out: u1,
        ldo28cis_ocp_th: u3,
        ldo28cis_ocp_en: u1,
        ldo28cis_sstart_delay: u3,
        ldo28cis_sstart_en: u1,
        ldo28cis_vout_sel: u4,
        ldo28cis_vout_trim: u4,
        reserved_28_31: u4,
    }),
    ldo18io: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    ldo15cis: mmio.Mmio(packed struct(u32) {
        pu_ldo15cis: u1,
        ldo15cis_bypass: u1,
        ldo15cis_pulldown: u1,
        ldo15cis_pulldown_sel: u1,
        ldo15cis_bm: u3,
        reserved_7: u1,
        ldo15cis_cc: u3,
        ldo15cis_ocp_out: u1,
        ldo15cis_ocp_th: u3,
        ldo15cis_ocp_en: u1,
        ldo15cis_sstart_delay: u3,
        ldo15cis_sstart_en: u1,
        ldo15cis_vout_sel: u4,
        ldo15cis_vout_trim: u4,
        reserved_28_31: u4,
    }),
    ldo18flash: mmio.Mmio(packed struct(u32) {
        pu_ldo18flash: u1,
        ldo18flash_bypass: u1,
        ldo18flash_pulldown: u1,
        ldo18flash_pulldown_sel: u1,
        ldo18flash_bm: u3,
        reserved_7: u1,
        ldo18flash_cc: u3,
        ldo18flash_ocp_out: u1,
        ldo18flash_ocp_th: u3,
        ldo18flash_ocp_en: u1,
        ldo18flash_sstart_delay: u3,
        ldo18flash_sstart_en: u1,
        ldo18flash_vout_sel: u4,
        ldo18flash_vout_trim: u4,
        reserved_28_31: u4,
    }),
    ldo12uhs: mmio.Mmio(packed struct(u32) {
        pu_ldo12uhs: u1,
        ldo12uhs_bypass: u1,
        ldo12uhs_pulldown: u1,
        ldo12uhs_pulldown_sel: u1,
        ldo12uhs_bm: u3,
        reserved_7: u1,
        ldo12uhs_cc: u3,
        ldo12uhs_ocp_out: u1,
        ldo12uhs_ocp_th: u3,
        ldo12uhs_ocp_en: u1,
        ldo12uhs_sstart_delay: u3,
        ldo12uhs_sstart_en: u1,
        ldo12uhs_vout_sel: u4,
        ldo12uhs_vout_trim: u4,
        reserved_28_31: u4,
    }),
    RESERVED0x6d4: [28]u8,
    proc_mon: mmio.Mmio(packed struct(u32) {
        pu_proc_mon: u1,
        osc_en_rvt: u1,
        osc_en_lvt: u1,
        osc_sel: u1,
        rstn_ringcount: u1,
        rstn_refcount: u1,
        reserved_6_7: u2,
        refcount_div_onehot: u4,
        ring_freq: u16,
        ring_freq_rdy: u1,
        reserved_29_31: u3,
    }),
    RESERVED0x6f4: [12]u8,
    dll_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x704: [140]u8,
    mipi_pll_cfg0: mmio.Mmio(packed struct(u32) {
        mipipll_sdm_rstb: u1,
        reserved_1: u1,
        mipipll_fbdv_rstb: u1,
        reserved_3_4: u2,
        pu_mipipll_fbdv: u1,
        reserved_6_7: u2,
        pu_mipipll_cp: u1,
        pu_mipipll_sfreg: u1,
        pu_mipipll: u1,
        reserved_11_31: u21,
    }),
    mipi_pll_cfg1: mmio.Mmio(packed struct(u32) {
        mipipll_even_div_ratio: u7,
        mipipll_even_div_en: u1,
        mipipll_refdiv_ratio: u4,
        reserved_12_15: u4,
        mipipll_refclk_sel: u2,
        reserved_18_19: u2,
        mipipll_vg11_sel: u2,
        reserved_22_23: u2,
        mipipll_vg13_sel: u2,
        reserved_26_31: u6,
    }),
    mipi_pll_cfg2: mmio.Mmio(packed struct(u32) {
        mipipll_sel_cp_bias: u1,
        reserved_1_3: u3,
        mipipll_icp_5u: u2,
        mipipll_icp_1u: u2,
        mipipll_int_frac_sw: u1,
        mipipll_cp_startup_en: u1,
        mipipll_cp_opamp_en: u1,
        mipipll_cp_ota_en: u1,
        mipipll_pfd_en: u1,
        reserved_13_31: u19,
    }),
    mipi_pll_cfg3: mmio.Mmio(packed struct(u32) {
        mipipll_c4_en: u1,
        reserved_1_3: u3,
        mipipll_r4: u2,
        reserved_6_7: u2,
        mipipll_r4_short: u1,
        reserved_9_11: u3,
        mipipll_c3: u2,
        mipipll_cz: u2,
        mipipll_rz: u3,
        mipipll_lf_test_en: u1,
        mipipll_fast_lock_en: u1,
        reserved_21_31: u11,
    }),
    mipi_pll_cfg4: mmio.Mmio(packed struct(u32) {
        mipipll_sel_sample_clk: u2,
        reserved_2_3: u2,
        mipipll_sel_fb_clk: u2,
        reserved_6_7: u2,
        mipipll_lock_det_en: u1,
        mipipll_lock_clk_sel: u2,
        reserved_11: u1,
        mipipll_lock_clk_inv_en: u1,
        reserved_13_14: u2,
        mipipll_lock_win_sel: u2,
        reserved_17_31: u15,
    }),
    mipi_pll_cfg5: mmio.Mmio(packed struct(u32) {
        mipipll_vco_speed: u3,
        mipipll_vco_vdd_ctrl: u2,
        mipipll_vco_vdd_ctrl_extra: u1,
        reserved_6: u1,
        mipipll_vco_postdiv_sel: u3,
        mipipll_vco_postdiv_clk_en: u1,
        reserved_11_31: u21,
    }),
    mipi_pll_cfg6: mmio.Mmio(packed struct(u32) {
        mipipll_sdmin: u19,
        reserved_19_23: u5,
        mipipll_sdm_bypass: u1,
        reserved_25_31: u7,
    }),
    mipi_pll_cfg7: mmio.Mmio(packed struct(u32) {
        mipipll_sdm_order_sel: u1,
        mipipll_sdm_dith_sel: u2,
        reserved_3_31: u29,
    }),
    mipi_pll_cfg8: mmio.Mmio(packed struct(u32) {
        mipipll_dc_tp_out_en: u1,
        mipipll_ten: u1,
        mipipll_ten_sfreg: u1,
        reserved_3: u1,
        mipipll_dten_ckin: u1,
        mipipll_dten_fref: u1,
        mipipll_dten_fsdm: u1,
        mipipll_dten_pupll: u1,
        mipipll_dten_pll_locked: u1,
        reserved_9: u1,
        mipipll_dtest_pull_down: u1,
        reserved_11_31: u21,
    }),
    mipi_pll_cfg9: mmio.Mmio(packed struct(u32) {
        mipipll_ssc_en: u1,
        reserved_1_3: u3,
        mipipll_ssc_cnt: u8,
        mipipll_ssc_gain: u3,
        reserved_15: u1,
        mipipll_ssc_start_gate_en: u1,
        reserved_17_31: u15,
    }),
    RESERVED0x7b8: [24]u8,
    uhs_pll_cfg0: mmio.Mmio(packed struct(u32) {
        uhspll_sdm_rstb: u1,
        reserved_1: u1,
        uhspll_fbdv_rstb: u1,
        reserved_3_4: u2,
        pu_uhspll_fbdv: u1,
        reserved_6_7: u2,
        pu_uhspll_cp: u1,
        pu_uhspll_sfreg: u1,
        pu_uhspll: u1,
        reserved_11_31: u21,
    }),
    uhs_pll_cfg1: mmio.Mmio(packed struct(u32) {
        uhspll_even_div_ratio: u7,
        uhspll_even_div_en: u1,
        uhspll_refdiv_ratio: u4,
        reserved_12_15: u4,
        uhspll_refclk_sel: u2,
        reserved_18_19: u2,
        uhspll_vg11_sel: u2,
        reserved_22_23: u2,
        uhspll_vg13_sel: u2,
        reserved_26_31: u6,
    }),
    uhs_pll_cfg2: mmio.Mmio(packed struct(u32) {
        uhspll_sel_cp_bias: u1,
        reserved_1_3: u3,
        uhspll_icp_5u: u2,
        uhspll_icp_1u: u2,
        uhspll_int_frac_sw: u1,
        uhspll_cp_startup_en: u1,
        uhspll_cp_opamp_en: u1,
        uhspll_cp_ota_en: u1,
        uhspll_pfd_en: u1,
        reserved_13_31: u19,
    }),
    uhs_pll_cfg3: mmio.Mmio(packed struct(u32) {
        uhspll_c4_en: u1,
        reserved_1_3: u3,
        uhspll_r4: u2,
        reserved_6_7: u2,
        uhspll_r4_short: u1,
        reserved_9_11: u3,
        uhspll_c3: u2,
        uhspll_cz: u2,
        uhspll_rz: u3,
        uhspll_lf_test_en: u1,
        uhspll_fast_lock_en: u1,
        reserved_21_31: u11,
    }),
    uhs_pll_cfg4: mmio.Mmio(packed struct(u32) {
        uhspll_sel_sample_clk: u2,
        reserved_2_3: u2,
        uhspll_sel_fb_clk: u2,
        reserved_6_7: u2,
        uhspll_lock_det_en: u1,
        uhspll_lock_clk_sel: u2,
        reserved_11: u1,
        uhspll_lock_clk_inv_en: u1,
        reserved_13_14: u2,
        uhspll_lock_win_sel: u2,
        reserved_17_31: u15,
    }),
    uhs_pll_cfg5: mmio.Mmio(packed struct(u32) {
        uhspll_vco_speed: u3,
        uhspll_vco_vdd_ctrl: u2,
        uhspll_vco_vdd_ctrl_extra: u1,
        reserved_6: u1,
        uhspll_vco_postdiv_sel: u3,
        uhspll_vco_postdiv_clk_en: u1,
        reserved_11_31: u21,
    }),
    uhs_pll_cfg6: mmio.Mmio(packed struct(u32) {
        uhspll_sdmin: u19,
        reserved_19_23: u5,
        uhspll_sdm_bypass: u1,
        reserved_25_31: u7,
    }),
    uhs_pll_cfg7: mmio.Mmio(packed struct(u32) {
        uhspll_sdm_order_sel: u1,
        uhspll_sdm_dith_sel: u2,
        reserved_3_31: u29,
    }),
    uhs_pll_cfg8: mmio.Mmio(packed struct(u32) {
        uhspll_dc_tp_out_en: u1,
        uhspll_ten: u1,
        uhspll_ten_sfreg: u1,
        reserved_3: u1,
        uhspll_dten_ckin: u1,
        uhspll_dten_fref: u1,
        uhspll_dten_fsdm: u1,
        uhspll_dten_pupll: u1,
        uhspll_dten_pll_locked: u1,
        reserved_9: u1,
        uhspll_dtest_pull_down: u1,
        reserved_11_31: u21,
    }),
    uhs_pll_cfg9: mmio.Mmio(packed struct(u32) {
        uhspll_ssc_en: u1,
        reserved_1_3: u3,
        uhspll_ssc_cnt: u8,
        uhspll_ssc_gain: u3,
        reserved_15: u1,
        uhspll_ssc_start_gate_en: u1,
        reserved_17_31: u15,
    }),
    RESERVED0x7f8: [24]u8,
    wifi_pll_cfg0: mmio.Mmio(packed struct(u32) {
        wifipll_sdm_rstb: u1,
        wifipll_postdiv_rstb: u1,
        wifipll_fbdv_rstb: u1,
        wifipll_refdiv_rstb: u1,
        pu_wifipll_postdiv: u1,
        pu_wifipll_fbdv: u1,
        pu_wifipll_clamp_op: u1,
        pu_wifipll_pfd: u1,
        pu_wifipll_cp: u1,
        pu_wifipll_sfreg: u1,
        pu_wifipll: u1,
        pu_wifipll_clktree: u1,
        reserved_12_31: u20,
    }),
    wifi_pll_cfg1: mmio.Mmio(packed struct(u32) {
        wifipll_postdiv: u7,
        reserved_7: u1,
        wifipll_refdiv_ratio: u4,
        reserved_12_15: u4,
        wifipll_refclk_sel: u2,
        reserved_18_19: u2,
        wifipll_vg11_sel: u2,
        reserved_22_23: u2,
        wifipll_vg13_sel: u2,
        reserved_26_31: u6,
    }),
    wifi_pll_cfg2: mmio.Mmio(packed struct(u32) {
        wifipll_sel_cp_bias: u1,
        reserved_1_3: u3,
        wifipll_icp_5u: u2,
        wifipll_icp_1u: u2,
        wifipll_int_frac_sw: u1,
        wifipll_cp_startup_en: u1,
        wifipll_cp_opamp_en: u1,
        reserved_11_31: u21,
    }),
    wifi_pll_cfg3: mmio.Mmio(packed struct(u32) {
        wifipll_c4_en: u1,
        reserved_1_3: u3,
        wifipll_r4: u2,
        reserved_6_7: u2,
        wifipll_r4_short: u1,
        reserved_9_11: u3,
        wifipll_c3: u2,
        wifipll_cz: u2,
        wifipll_rz: u3,
        reserved_19_31: u13,
    }),
    wifi_pll_cfg4: mmio.Mmio(packed struct(u32) {
        wifipll_sel_sample_clk: u2,
        reserved_2_3: u2,
        wifipll_sel_fb_clk: u2,
        reserved_6_7: u2,
        wifipll_sdmclk_sel: u1,
        reserved_9_31: u23,
    }),
    wifi_pll_cfg5: mmio.Mmio(packed struct(u32) {
        wifipll_vco_speed: u3,
        reserved_3: u1,
        wifipll_vco_div1_en: u1,
        reserved_5_7: u3,
        wifipll_vco_div2_en: u1,
        reserved_9_11: u3,
        wifipll_vco_div3_en: u1,
        reserved_13_31: u19,
    }),
    wifi_pll_cfg6: mmio.Mmio(packed struct(u32) {
        wifipll_sdmin: u26,
        reserved_26_27: u2,
        wifipll_sdm_bypass: u1,
        wifipll_sdm_bypass_hw: u1,
        reserved_30: u1,
        wifipll_sdm_ctrl_hw: u1,
    }),
    wifi_pll_cfg7: mmio.Mmio(packed struct(u32) {
        wifipll_sdm_order_sel: u2,
        reserved_2_3: u2,
        wifipll_sdm_noi_prbs_sel: u2,
        reserved_6_7: u2,
        wifipll_sdm_noi_prbs_en: u1,
        reserved_9_11: u3,
        wifipll_sdm_sig_prbs_sel: u2,
        reserved_14_15: u2,
        wifipll_sdm_sig_dith_sel: u2,
        reserved_18_31: u14,
    }),
    wifi_pll_cfg8: mmio.Mmio(packed struct(u32) {
        wifipll_en_div2: u1,
        wifipll_en_div4: u1,
        wifipll_en_div5: u1,
        wifipll_en_div6: u1,
        wifipll_en_div8: u1,
        wifipll_en_div10: u1,
        wifipll_en_div12: u1,
        wifipll_en_div20: u1,
        wifipll_en_div30: u1,
        wifipll_sel_div2_div4: u1,
        en_wifipll_div30_bz_adc: u1,
        reserved_11: u1,
        wifipll_en_div2_hw: u1,
        reserved_13_30: u18,
        wifipll_en_ctrl_hw: u1,
    }),
    wifi_pll_cfg9: mmio.Mmio(packed struct(u32) {
        wifipll_dc_tp_out_en: u1,
        ten_wifipll: u1,
        ten_wifipll_sfreg: u1,
        reserved_3: u1,
        dten_wifipll_fin: u1,
        dten_wifipll_fref: u1,
        dten_wifipll_fsdm: u1,
        dten_wifipll_div30: u1,
        dten_wifipll_div10: u1,
        dten_wifipll_postdiv_clk: u1,
        usbpll_dtest_pclk_en: u1,
        usbpll_dtest_clkout_en: u1,
        dtest_wifipll_pulldown: u1,
        reserved_13_31: u19,
    }),
    wifi_pll_cfg10: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        usbpll_ssc_start: u1,
        usbpll_ssc_start_gate_en: u1,
        usbpll_ssc_gain: u3,
        reserved_7: u1,
        usbpll_ssc_en: u1,
        usbpll_sdm_bypass: u1,
        usbpll_sdm_order_sel: u1,
        reserved_11_15: u5,
        usbpll_sdm_sig_dith_sel: u2,
        reserved_18_19: u2,
        usbpll_div2_en: u1,
        usbpll_clkout_en: u1,
        reserved_22_23: u2,
        usbpll_sel_sample_clk: u2,
        reserved_26_27: u2,
        usbpll_rstb: u1,
        pu_usbpll_mmdiv: u1,
        reserved_30_31: u2,
    }),
    wifi_pll_cfg11: mmio.Mmio(packed struct(u32) {
        usbpll_sdmin: u19,
        reserved_19_31: u13,
    }),
    wifi_pll_cfg12: mmio.Mmio(packed struct(u32) {
        usbpll_ssc_cnt: u9,
        reserved_9_31: u23,
    }),
    wifi_pll_cfg13: mmio.Mmio(packed struct(u32) {
        wifipll_resv: u16,
        reserved_16_20: u5,
        usbpll_dl_ctrl: u1,
        wifipll_dl_ctrl_30_bz_adc: u1,
        wifipll_dl_ctrl_30: u1,
        wifipll_dl_ctrl_20: u1,
        wifipll_dl_ctrl_12: u1,
        wifipll_dl_ctrl_10: u1,
        wifipll_dl_ctrl_8: u1,
        wifipll_dl_ctrl_6: u1,
        wifipll_dl_ctrl_5: u1,
        wifipll_dl_ctrl_4: u1,
        wifipll_dl_ctrl_2: u1,
    }),
    RESERVED0x848: [92]u8,
    gauge: mmio.Mmio(packed struct(u32) {
        gauge_reserve: u3,
        gauge_ictrl_adc: u2,
        gauge_dem_en: u1,
        gauge_ckb_en: u1,
        gauge_chop_phas: u1,
        gauge_chop_freq: u3,
        gauge_chop_en: u1,
        gauge_sel_edge: u1,
        gauge_quan_gain: u2,
        gauge_sdm_pu: u1,
        gauge_channel_sel: u1,
        gauge_channel_en: u1,
        gauge_lp_mode: u1,
        reserved_19: u1,
        tmux_gauge_power: u3,
        ten_gauge_power: u1,
        ntc_bias_sel: u4,
        ntc_bias_en: u1,
        gauge_ldo_pu: u1,
        gauge_vcm_pu: u1,
        gauge_bg_pu: u1,
    }),
    RESERVED0x8a8: [16]u8,
    gauge_rx_fifo_ctrl: mmio.Mmio(packed struct(u32) {
        gauge_rx_fifo_flush: u1,
        gauge_rxo_int_en: u1,
        gauge_rxu_int_en: u1,
        gauge_rxa_int_en: u1,
        gauge_rx_drq_en: u1,
        gauge_rx_data_res: u1,
        reserved_6_7: u2,
        gauge_rx_ch_en: u1,
        reserved_9_13: u5,
        gauge_rx_drq_cnt: u2,
        gauge_rx_trg_level: u3,
        reserved_19_23: u5,
        gauge_rx_data_mode: u2,
        reserved_26_31: u6,
    }),
    gauge_rx_fifo_status: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        gauge_rxo_int: u1,
        gauge_rxu_int: u1,
        reserved_3: u1,
        gauge_rxa_int: u1,
        reserved_5_15: u11,
        gauge_rxa_cnt: u3,
        reserved_19_23: u5,
        gauge_rxa: u1,
        reserved_25_31: u7,
    }),
    gauge_rx_fifo_data: mmio.Mmio(packed struct(u32) {
        gauge_rx_data: u32,
    }),
    gpio_cfg0: mmio.Mmio(packed struct(u32) {
        reg_gpio_0_ie: u1,
        reg_gpio_0_smt: u1,
        reg_gpio_0_drv: u2,
        reg_gpio_0_pu: u1,
        reg_gpio_0_pd: u1,
        reg_gpio_0_oe: u1,
        reserved_7: u1,
        reg_gpio_0_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_0_int_mode_set: u4,
        reg_gpio_0_int_clr: u1,
        gpio_0_int_stat: u1,
        reg_gpio_0_int_mask: u1,
        reserved_23: u1,
        reg_gpio_0_o: u1,
        reg_gpio_0_set: u1,
        reg_gpio_0_clr: u1,
        reserved_27: u1,
        reg_gpio_0_i: u1,
        reserved_29: u1,
        reg_gpio_0_mode: u2,
    }),
    gpio_cfg1: mmio.Mmio(packed struct(u32) {
        reg_gpio_1_ie: u1,
        reg_gpio_1_smt: u1,
        reg_gpio_1_drv: u2,
        reg_gpio_1_pu: u1,
        reg_gpio_1_pd: u1,
        reg_gpio_1_oe: u1,
        reserved_7: u1,
        reg_gpio_1_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_1_int_mode_set: u4,
        reg_gpio_1_int_clr: u1,
        gpio_1_int_stat: u1,
        reg_gpio_1_int_mask: u1,
        reserved_23: u1,
        reg_gpio_1_o: u1,
        reg_gpio_1_set: u1,
        reg_gpio_1_clr: u1,
        reserved_27: u1,
        reg_gpio_1_i: u1,
        reserved_29: u1,
        reg_gpio_1_mode: u2,
    }),
    gpio_cfg2: mmio.Mmio(packed struct(u32) {
        reg_gpio_2_ie: u1,
        reg_gpio_2_smt: u1,
        reg_gpio_2_drv: u2,
        reg_gpio_2_pu: u1,
        reg_gpio_2_pd: u1,
        reg_gpio_2_oe: u1,
        reserved_7: u1,
        reg_gpio_2_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_2_int_mode_set: u4,
        reg_gpio_2_int_clr: u1,
        gpio_2_int_stat: u1,
        reg_gpio_2_int_mask: u1,
        reserved_23: u1,
        reg_gpio_2_o: u1,
        reg_gpio_2_set: u1,
        reg_gpio_2_clr: u1,
        reserved_27: u1,
        reg_gpio_2_i: u1,
        reserved_29: u1,
        reg_gpio_2_mode: u2,
    }),
    gpio_cfg3: mmio.Mmio(packed struct(u32) {
        reg_gpio_3_ie: u1,
        reg_gpio_3_smt: u1,
        reg_gpio_3_drv: u2,
        reg_gpio_3_pu: u1,
        reg_gpio_3_pd: u1,
        reg_gpio_3_oe: u1,
        reserved_7: u1,
        reg_gpio_3_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_3_int_mode_set: u4,
        reg_gpio_3_int_clr: u1,
        gpio_3_int_stat: u1,
        reg_gpio_3_int_mask: u1,
        reserved_23: u1,
        reg_gpio_3_o: u1,
        reg_gpio_3_set: u1,
        reg_gpio_3_clr: u1,
        reserved_27: u1,
        reg_gpio_3_i: u1,
        reserved_29: u1,
        reg_gpio_3_mode: u2,
    }),
    gpio_cfg4: mmio.Mmio(packed struct(u32) {
        reg_gpio_4_ie: u1,
        reg_gpio_4_smt: u1,
        reg_gpio_4_drv: u2,
        reg_gpio_4_pu: u1,
        reg_gpio_4_pd: u1,
        reg_gpio_4_oe: u1,
        reserved_7: u1,
        reg_gpio_4_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_4_int_mode_set: u4,
        reg_gpio_4_int_clr: u1,
        gpio_4_int_stat: u1,
        reg_gpio_4_int_mask: u1,
        reserved_23: u1,
        reg_gpio_4_o: u1,
        reg_gpio_4_set: u1,
        reg_gpio_4_clr: u1,
        reserved_27: u1,
        reg_gpio_4_i: u1,
        reserved_29: u1,
        reg_gpio_4_mode: u2,
    }),
    gpio_cfg5: mmio.Mmio(packed struct(u32) {
        reg_gpio_5_ie: u1,
        reg_gpio_5_smt: u1,
        reg_gpio_5_drv: u2,
        reg_gpio_5_pu: u1,
        reg_gpio_5_pd: u1,
        reg_gpio_5_oe: u1,
        reserved_7: u1,
        reg_gpio_5_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_5_int_mode_set: u4,
        reg_gpio_5_int_clr: u1,
        gpio_5_int_stat: u1,
        reg_gpio_5_int_mask: u1,
        reserved_23: u1,
        reg_gpio_5_o: u1,
        reg_gpio_5_set: u1,
        reg_gpio_5_clr: u1,
        reserved_27: u1,
        reg_gpio_5_i: u1,
        reserved_29: u1,
        reg_gpio_5_mode: u2,
    }),
    gpio_cfg6: mmio.Mmio(packed struct(u32) {
        reg_gpio_6_ie: u1,
        reg_gpio_6_smt: u1,
        reg_gpio_6_drv: u2,
        reg_gpio_6_pu: u1,
        reg_gpio_6_pd: u1,
        reg_gpio_6_oe: u1,
        reserved_7: u1,
        reg_gpio_6_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_6_int_mode_set: u4,
        reg_gpio_6_int_clr: u1,
        gpio_6_int_stat: u1,
        reg_gpio_6_int_mask: u1,
        reserved_23: u1,
        reg_gpio_6_o: u1,
        reg_gpio_6_set: u1,
        reg_gpio_6_clr: u1,
        reserved_27: u1,
        reg_gpio_6_i: u1,
        reserved_29: u1,
        reg_gpio_6_mode: u2,
    }),
    gpio_cfg7: mmio.Mmio(packed struct(u32) {
        reg_gpio_7_ie: u1,
        reg_gpio_7_smt: u1,
        reg_gpio_7_drv: u2,
        reg_gpio_7_pu: u1,
        reg_gpio_7_pd: u1,
        reg_gpio_7_oe: u1,
        reserved_7: u1,
        reg_gpio_7_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_7_int_mode_set: u4,
        reg_gpio_7_int_clr: u1,
        gpio_7_int_stat: u1,
        reg_gpio_7_int_mask: u1,
        reserved_23: u1,
        reg_gpio_7_o: u1,
        reg_gpio_7_set: u1,
        reg_gpio_7_clr: u1,
        reserved_27: u1,
        reg_gpio_7_i: u1,
        reserved_29: u1,
        reg_gpio_7_mode: u2,
    }),
    gpio_cfg8: mmio.Mmio(packed struct(u32) {
        reg_gpio_8_ie: u1,
        reg_gpio_8_smt: u1,
        reg_gpio_8_drv: u2,
        reg_gpio_8_pu: u1,
        reg_gpio_8_pd: u1,
        reg_gpio_8_oe: u1,
        reserved_7: u1,
        reg_gpio_8_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_8_int_mode_set: u4,
        reg_gpio_8_int_clr: u1,
        gpio_8_int_stat: u1,
        reg_gpio_8_int_mask: u1,
        reserved_23: u1,
        reg_gpio_8_o: u1,
        reg_gpio_8_set: u1,
        reg_gpio_8_clr: u1,
        reserved_27: u1,
        reg_gpio_8_i: u1,
        reserved_29: u1,
        reg_gpio_8_mode: u2,
    }),
    gpio_cfg9: mmio.Mmio(packed struct(u32) {
        reg_gpio_9_ie: u1,
        reg_gpio_9_smt: u1,
        reg_gpio_9_drv: u2,
        reg_gpio_9_pu: u1,
        reg_gpio_9_pd: u1,
        reg_gpio_9_oe: u1,
        reserved_7: u1,
        reg_gpio_9_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_9_int_mode_set: u4,
        reg_gpio_9_int_clr: u1,
        gpio_9_int_stat: u1,
        reg_gpio_9_int_mask: u1,
        reserved_23: u1,
        reg_gpio_9_o: u1,
        reg_gpio_9_set: u1,
        reg_gpio_9_clr: u1,
        reserved_27: u1,
        reg_gpio_9_i: u1,
        reserved_29: u1,
        reg_gpio_9_mode: u2,
    }),
    gpio_cfg10: mmio.Mmio(packed struct(u32) {
        reg_gpio_10_ie: u1,
        reg_gpio_10_smt: u1,
        reg_gpio_10_drv: u2,
        reg_gpio_10_pu: u1,
        reg_gpio_10_pd: u1,
        reg_gpio_10_oe: u1,
        reserved_7: u1,
        reg_gpio_10_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_10_int_mode_set: u4,
        reg_gpio_10_int_clr: u1,
        gpio_10_int_stat: u1,
        reg_gpio_10_int_mask: u1,
        reserved_23: u1,
        reg_gpio_10_o: u1,
        reg_gpio_10_set: u1,
        reg_gpio_10_clr: u1,
        reserved_27: u1,
        reg_gpio_10_i: u1,
        reserved_29: u1,
        reg_gpio_10_mode: u2,
    }),
    gpio_cfg11: mmio.Mmio(packed struct(u32) {
        reg_gpio_11_ie: u1,
        reg_gpio_11_smt: u1,
        reg_gpio_11_drv: u2,
        reg_gpio_11_pu: u1,
        reg_gpio_11_pd: u1,
        reg_gpio_11_oe: u1,
        reserved_7: u1,
        reg_gpio_11_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_11_int_mode_set: u4,
        reg_gpio_11_int_clr: u1,
        gpio_11_int_stat: u1,
        reg_gpio_11_int_mask: u1,
        reserved_23: u1,
        reg_gpio_11_o: u1,
        reg_gpio_11_set: u1,
        reg_gpio_11_clr: u1,
        reserved_27: u1,
        reg_gpio_11_i: u1,
        reserved_29: u1,
        reg_gpio_11_mode: u2,
    }),
    gpio_cfg12: mmio.Mmio(packed struct(u32) {
        reg_gpio_12_ie: u1,
        reg_gpio_12_smt: u1,
        reg_gpio_12_drv: u2,
        reg_gpio_12_pu: u1,
        reg_gpio_12_pd: u1,
        reg_gpio_12_oe: u1,
        reserved_7: u1,
        reg_gpio_12_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_12_int_mode_set: u4,
        reg_gpio_12_int_clr: u1,
        gpio_12_int_stat: u1,
        reg_gpio_12_int_mask: u1,
        reserved_23: u1,
        reg_gpio_12_o: u1,
        reg_gpio_12_set: u1,
        reg_gpio_12_clr: u1,
        reserved_27: u1,
        reg_gpio_12_i: u1,
        reserved_29: u1,
        reg_gpio_12_mode: u2,
    }),
    gpio_cfg13: mmio.Mmio(packed struct(u32) {
        reg_gpio_13_ie: u1,
        reg_gpio_13_smt: u1,
        reg_gpio_13_drv: u2,
        reg_gpio_13_pu: u1,
        reg_gpio_13_pd: u1,
        reg_gpio_13_oe: u1,
        reserved_7: u1,
        reg_gpio_13_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_13_int_mode_set: u4,
        reg_gpio_13_int_clr: u1,
        gpio_13_int_stat: u1,
        reg_gpio_13_int_mask: u1,
        reserved_23: u1,
        reg_gpio_13_o: u1,
        reg_gpio_13_set: u1,
        reg_gpio_13_clr: u1,
        reserved_27: u1,
        reg_gpio_13_i: u1,
        reserved_29: u1,
        reg_gpio_13_mode: u2,
    }),
    gpio_cfg14: mmio.Mmio(packed struct(u32) {
        reg_gpio_14_ie: u1,
        reg_gpio_14_smt: u1,
        reg_gpio_14_drv: u2,
        reg_gpio_14_pu: u1,
        reg_gpio_14_pd: u1,
        reg_gpio_14_oe: u1,
        reserved_7: u1,
        reg_gpio_14_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_14_int_mode_set: u4,
        reg_gpio_14_int_clr: u1,
        gpio_14_int_stat: u1,
        reg_gpio_14_int_mask: u1,
        reserved_23: u1,
        reg_gpio_14_o: u1,
        reg_gpio_14_set: u1,
        reg_gpio_14_clr: u1,
        reserved_27: u1,
        reg_gpio_14_i: u1,
        reserved_29: u1,
        reg_gpio_14_mode: u2,
    }),
    gpio_cfg15: mmio.Mmio(packed struct(u32) {
        reg_gpio_15_ie: u1,
        reg_gpio_15_smt: u1,
        reg_gpio_15_drv: u2,
        reg_gpio_15_pu: u1,
        reg_gpio_15_pd: u1,
        reg_gpio_15_oe: u1,
        reserved_7: u1,
        reg_gpio_15_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_15_int_mode_set: u4,
        reg_gpio_15_int_clr: u1,
        gpio_15_int_stat: u1,
        reg_gpio_15_int_mask: u1,
        reserved_23: u1,
        reg_gpio_15_o: u1,
        reg_gpio_15_set: u1,
        reg_gpio_15_clr: u1,
        reserved_27: u1,
        reg_gpio_15_i: u1,
        reserved_29: u1,
        reg_gpio_15_mode: u2,
    }),
    gpio_cfg16: mmio.Mmio(packed struct(u32) {
        reg_gpio_16_ie: u1,
        reg_gpio_16_smt: u1,
        reg_gpio_16_drv: u2,
        reg_gpio_16_pu: u1,
        reg_gpio_16_pd: u1,
        reg_gpio_16_oe: u1,
        reserved_7: u1,
        reg_gpio_16_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_16_int_mode_set: u4,
        reg_gpio_16_int_clr: u1,
        gpio_16_int_stat: u1,
        reg_gpio_16_int_mask: u1,
        reserved_23: u1,
        reg_gpio_16_o: u1,
        reg_gpio_16_set: u1,
        reg_gpio_16_clr: u1,
        reserved_27: u1,
        reg_gpio_16_i: u1,
        reserved_29: u1,
        reg_gpio_16_mode: u2,
    }),
    gpio_cfg17: mmio.Mmio(packed struct(u32) {
        reg_gpio_17_ie: u1,
        reg_gpio_17_smt: u1,
        reg_gpio_17_drv: u2,
        reg_gpio_17_pu: u1,
        reg_gpio_17_pd: u1,
        reg_gpio_17_oe: u1,
        reserved_7: u1,
        reg_gpio_17_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_17_int_mode_set: u4,
        reg_gpio_17_int_clr: u1,
        gpio_17_int_stat: u1,
        reg_gpio_17_int_mask: u1,
        reserved_23: u1,
        reg_gpio_17_o: u1,
        reg_gpio_17_set: u1,
        reg_gpio_17_clr: u1,
        reserved_27: u1,
        reg_gpio_17_i: u1,
        reserved_29: u1,
        reg_gpio_17_mode: u2,
    }),
    gpio_cfg18: mmio.Mmio(packed struct(u32) {
        reg_gpio_18_ie: u1,
        reg_gpio_18_smt: u1,
        reg_gpio_18_drv: u2,
        reg_gpio_18_pu: u1,
        reg_gpio_18_pd: u1,
        reg_gpio_18_oe: u1,
        reserved_7: u1,
        reg_gpio_18_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_18_int_mode_set: u4,
        reg_gpio_18_int_clr: u1,
        gpio_18_int_stat: u1,
        reg_gpio_18_int_mask: u1,
        reserved_23: u1,
        reg_gpio_18_o: u1,
        reg_gpio_18_set: u1,
        reg_gpio_18_clr: u1,
        reserved_27: u1,
        reg_gpio_18_i: u1,
        reserved_29: u1,
        reg_gpio_18_mode: u2,
    }),
    gpio_cfg19: mmio.Mmio(packed struct(u32) {
        reg_gpio_19_ie: u1,
        reg_gpio_19_smt: u1,
        reg_gpio_19_drv: u2,
        reg_gpio_19_pu: u1,
        reg_gpio_19_pd: u1,
        reg_gpio_19_oe: u1,
        reserved_7: u1,
        reg_gpio_19_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_19_int_mode_set: u4,
        reg_gpio_19_int_clr: u1,
        gpio_19_int_stat: u1,
        reg_gpio_19_int_mask: u1,
        reserved_23: u1,
        reg_gpio_19_o: u1,
        reg_gpio_19_set: u1,
        reg_gpio_19_clr: u1,
        reserved_27: u1,
        reg_gpio_19_i: u1,
        reserved_29: u1,
        reg_gpio_19_mode: u2,
    }),
    gpio_cfg20: mmio.Mmio(packed struct(u32) {
        reg_gpio_20_ie: u1,
        reg_gpio_20_smt: u1,
        reg_gpio_20_drv: u2,
        reg_gpio_20_pu: u1,
        reg_gpio_20_pd: u1,
        reg_gpio_20_oe: u1,
        reserved_7: u1,
        reg_gpio_20_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_20_int_mode_set: u4,
        reg_gpio_20_int_clr: u1,
        gpio_20_int_stat: u1,
        reg_gpio_20_int_mask: u1,
        reserved_23: u1,
        reg_gpio_20_o: u1,
        reg_gpio_20_set: u1,
        reg_gpio_20_clr: u1,
        reserved_27: u1,
        reg_gpio_20_i: u1,
        reserved_29: u1,
        reg_gpio_20_mode: u2,
    }),
    gpio_cfg21: mmio.Mmio(packed struct(u32) {
        reg_gpio_21_ie: u1,
        reg_gpio_21_smt: u1,
        reg_gpio_21_drv: u2,
        reg_gpio_21_pu: u1,
        reg_gpio_21_pd: u1,
        reg_gpio_21_oe: u1,
        reserved_7: u1,
        reg_gpio_21_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_21_int_mode_set: u4,
        reg_gpio_21_int_clr: u1,
        gpio_21_int_stat: u1,
        reg_gpio_21_int_mask: u1,
        reserved_23: u1,
        reg_gpio_21_o: u1,
        reg_gpio_21_set: u1,
        reg_gpio_21_clr: u1,
        reserved_27: u1,
        reg_gpio_21_i: u1,
        reserved_29: u1,
        reg_gpio_21_mode: u2,
    }),
    gpio_cfg22: mmio.Mmio(packed struct(u32) {
        reg_gpio_22_ie: u1,
        reg_gpio_22_smt: u1,
        reg_gpio_22_drv: u2,
        reg_gpio_22_pu: u1,
        reg_gpio_22_pd: u1,
        reg_gpio_22_oe: u1,
        reserved_7: u1,
        reg_gpio_22_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_22_int_mode_set: u4,
        reg_gpio_22_int_clr: u1,
        gpio_22_int_stat: u1,
        reg_gpio_22_int_mask: u1,
        reserved_23: u1,
        reg_gpio_22_o: u1,
        reg_gpio_22_set: u1,
        reg_gpio_22_clr: u1,
        reserved_27: u1,
        reg_gpio_22_i: u1,
        reserved_29: u1,
        reg_gpio_22_mode: u2,
    }),
    gpio_cfg23: mmio.Mmio(packed struct(u32) {
        reg_gpio_23_ie: u1,
        reg_gpio_23_smt: u1,
        reg_gpio_23_drv: u2,
        reg_gpio_23_pu: u1,
        reg_gpio_23_pd: u1,
        reg_gpio_23_oe: u1,
        reserved_7: u1,
        reg_gpio_23_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_23_int_mode_set: u4,
        reg_gpio_23_int_clr: u1,
        gpio_23_int_stat: u1,
        reg_gpio_23_int_mask: u1,
        reserved_23: u1,
        reg_gpio_23_o: u1,
        reg_gpio_23_set: u1,
        reg_gpio_23_clr: u1,
        reserved_27: u1,
        reg_gpio_23_i: u1,
        reserved_29: u1,
        reg_gpio_23_mode: u2,
    }),
    gpio_cfg24: mmio.Mmio(packed struct(u32) {
        reg_gpio_24_ie: u1,
        reg_gpio_24_smt: u1,
        reg_gpio_24_drv: u2,
        reg_gpio_24_pu: u1,
        reg_gpio_24_pd: u1,
        reg_gpio_24_oe: u1,
        reserved_7: u1,
        reg_gpio_24_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_24_int_mode_set: u4,
        reg_gpio_24_int_clr: u1,
        gpio_24_int_stat: u1,
        reg_gpio_24_int_mask: u1,
        reserved_23: u1,
        reg_gpio_24_o: u1,
        reg_gpio_24_set: u1,
        reg_gpio_24_clr: u1,
        reserved_27: u1,
        reg_gpio_24_i: u1,
        reserved_29: u1,
        reg_gpio_24_mode: u2,
    }),
    gpio_cfg25: mmio.Mmio(packed struct(u32) {
        reg_gpio_25_ie: u1,
        reg_gpio_25_smt: u1,
        reg_gpio_25_drv: u2,
        reg_gpio_25_pu: u1,
        reg_gpio_25_pd: u1,
        reg_gpio_25_oe: u1,
        reserved_7: u1,
        reg_gpio_25_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_25_int_mode_set: u4,
        reg_gpio_25_int_clr: u1,
        gpio_25_int_stat: u1,
        reg_gpio_25_int_mask: u1,
        reserved_23: u1,
        reg_gpio_25_o: u1,
        reg_gpio_25_set: u1,
        reg_gpio_25_clr: u1,
        reserved_27: u1,
        reg_gpio_25_i: u1,
        reserved_29: u1,
        reg_gpio_25_mode: u2,
    }),
    gpio_cfg26: mmio.Mmio(packed struct(u32) {
        reg_gpio_26_ie: u1,
        reg_gpio_26_smt: u1,
        reg_gpio_26_drv: u2,
        reg_gpio_26_pu: u1,
        reg_gpio_26_pd: u1,
        reg_gpio_26_oe: u1,
        reserved_7: u1,
        reg_gpio_26_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_26_int_mode_set: u4,
        reg_gpio_26_int_clr: u1,
        gpio_26_int_stat: u1,
        reg_gpio_26_int_mask: u1,
        reserved_23: u1,
        reg_gpio_26_o: u1,
        reg_gpio_26_set: u1,
        reg_gpio_26_clr: u1,
        reserved_27: u1,
        reg_gpio_26_i: u1,
        reserved_29: u1,
        reg_gpio_26_mode: u2,
    }),
    gpio_cfg27: mmio.Mmio(packed struct(u32) {
        reg_gpio_27_ie: u1,
        reg_gpio_27_smt: u1,
        reg_gpio_27_drv: u2,
        reg_gpio_27_pu: u1,
        reg_gpio_27_pd: u1,
        reg_gpio_27_oe: u1,
        reserved_7: u1,
        reg_gpio_27_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_27_int_mode_set: u4,
        reg_gpio_27_int_clr: u1,
        gpio_27_int_stat: u1,
        reg_gpio_27_int_mask: u1,
        reserved_23: u1,
        reg_gpio_27_o: u1,
        reg_gpio_27_set: u1,
        reg_gpio_27_clr: u1,
        reserved_27: u1,
        reg_gpio_27_i: u1,
        reserved_29: u1,
        reg_gpio_27_mode: u2,
    }),
    gpio_cfg28: mmio.Mmio(packed struct(u32) {
        reg_gpio_28_ie: u1,
        reg_gpio_28_smt: u1,
        reg_gpio_28_drv: u2,
        reg_gpio_28_pu: u1,
        reg_gpio_28_pd: u1,
        reg_gpio_28_oe: u1,
        reserved_7: u1,
        reg_gpio_28_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_28_int_mode_set: u4,
        reg_gpio_28_int_clr: u1,
        gpio_28_int_stat: u1,
        reg_gpio_28_int_mask: u1,
        reserved_23: u1,
        reg_gpio_28_o: u1,
        reg_gpio_28_set: u1,
        reg_gpio_28_clr: u1,
        reserved_27: u1,
        reg_gpio_28_i: u1,
        reserved_29: u1,
        reg_gpio_28_mode: u2,
    }),
    gpio_cfg29: mmio.Mmio(packed struct(u32) {
        reg_gpio_29_ie: u1,
        reg_gpio_29_smt: u1,
        reg_gpio_29_drv: u2,
        reg_gpio_29_pu: u1,
        reg_gpio_29_pd: u1,
        reg_gpio_29_oe: u1,
        reserved_7: u1,
        reg_gpio_29_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_29_int_mode_set: u4,
        reg_gpio_29_int_clr: u1,
        gpio_29_int_stat: u1,
        reg_gpio_29_int_mask: u1,
        reserved_23: u1,
        reg_gpio_29_o: u1,
        reg_gpio_29_set: u1,
        reg_gpio_29_clr: u1,
        reserved_27: u1,
        reg_gpio_29_i: u1,
        reserved_29: u1,
        reg_gpio_29_mode: u2,
    }),
    gpio_cfg30: mmio.Mmio(packed struct(u32) {
        reg_gpio_30_ie: u1,
        reg_gpio_30_smt: u1,
        reg_gpio_30_drv: u2,
        reg_gpio_30_pu: u1,
        reg_gpio_30_pd: u1,
        reg_gpio_30_oe: u1,
        reserved_7: u1,
        reg_gpio_30_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_30_int_mode_set: u4,
        reg_gpio_30_int_clr: u1,
        gpio_30_int_stat: u1,
        reg_gpio_30_int_mask: u1,
        reserved_23: u1,
        reg_gpio_30_o: u1,
        reg_gpio_30_set: u1,
        reg_gpio_30_clr: u1,
        reserved_27: u1,
        reg_gpio_30_i: u1,
        reserved_29: u1,
        reg_gpio_30_mode: u2,
    }),
    gpio_cfg31: mmio.Mmio(packed struct(u32) {
        reg_gpio_31_ie: u1,
        reg_gpio_31_smt: u1,
        reg_gpio_31_drv: u2,
        reg_gpio_31_pu: u1,
        reg_gpio_31_pd: u1,
        reg_gpio_31_oe: u1,
        reserved_7: u1,
        reg_gpio_31_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_31_int_mode_set: u4,
        reg_gpio_31_int_clr: u1,
        gpio_31_int_stat: u1,
        reg_gpio_31_int_mask: u1,
        reserved_23: u1,
        reg_gpio_31_o: u1,
        reg_gpio_31_set: u1,
        reg_gpio_31_clr: u1,
        reserved_27: u1,
        reg_gpio_31_i: u1,
        reserved_29: u1,
        reg_gpio_31_mode: u2,
    }),
    gpio_cfg32: mmio.Mmio(packed struct(u32) {
        reg_gpio_32_ie: u1,
        reg_gpio_32_smt: u1,
        reg_gpio_32_drv: u2,
        reg_gpio_32_pu: u1,
        reg_gpio_32_pd: u1,
        reg_gpio_32_oe: u1,
        reserved_7: u1,
        reg_gpio_32_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_32_int_mode_set: u4,
        reg_gpio_32_int_clr: u1,
        gpio_32_int_stat: u1,
        reg_gpio_32_int_mask: u1,
        reserved_23: u1,
        reg_gpio_32_o: u1,
        reg_gpio_32_set: u1,
        reg_gpio_32_clr: u1,
        reserved_27: u1,
        reg_gpio_32_i: u1,
        reserved_29: u1,
        reg_gpio_32_mode: u2,
    }),
    gpio_cfg33: mmio.Mmio(packed struct(u32) {
        reg_gpio_33_ie: u1,
        reg_gpio_33_smt: u1,
        reg_gpio_33_drv: u2,
        reg_gpio_33_pu: u1,
        reg_gpio_33_pd: u1,
        reg_gpio_33_oe: u1,
        reserved_7: u1,
        reg_gpio_33_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_33_int_mode_set: u4,
        reg_gpio_33_int_clr: u1,
        gpio_33_int_stat: u1,
        reg_gpio_33_int_mask: u1,
        reserved_23: u1,
        reg_gpio_33_o: u1,
        reg_gpio_33_set: u1,
        reg_gpio_33_clr: u1,
        reserved_27: u1,
        reg_gpio_33_i: u1,
        reserved_29: u1,
        reg_gpio_33_mode: u2,
    }),
    gpio_cfg34: mmio.Mmio(packed struct(u32) {
        reg_gpio_34_ie: u1,
        reg_gpio_34_smt: u1,
        reg_gpio_34_drv: u2,
        reg_gpio_34_pu: u1,
        reg_gpio_34_pd: u1,
        reg_gpio_34_oe: u1,
        reserved_7: u1,
        reg_gpio_34_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_34_int_mode_set: u4,
        reg_gpio_34_int_clr: u1,
        gpio_34_int_stat: u1,
        reg_gpio_34_int_mask: u1,
        reserved_23: u1,
        reg_gpio_34_o: u1,
        reg_gpio_34_set: u1,
        reg_gpio_34_clr: u1,
        reserved_27: u1,
        reg_gpio_34_i: u1,
        reserved_29: u1,
        reg_gpio_34_mode: u2,
    }),
    gpio_cfg35: mmio.Mmio(packed struct(u32) {
        reg_gpio_35_ie: u1,
        reg_gpio_35_smt: u1,
        reg_gpio_35_drv: u2,
        reg_gpio_35_pu: u1,
        reg_gpio_35_pd: u1,
        reg_gpio_35_oe: u1,
        reserved_7: u1,
        reg_gpio_35_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_35_int_mode_set: u4,
        reg_gpio_35_int_clr: u1,
        gpio_35_int_stat: u1,
        reg_gpio_35_int_mask: u1,
        reserved_23: u1,
        reg_gpio_35_o: u1,
        reg_gpio_35_set: u1,
        reg_gpio_35_clr: u1,
        reserved_27: u1,
        reg_gpio_35_i: u1,
        reserved_29: u1,
        reg_gpio_35_mode: u2,
    }),
    gpio_cfg36: mmio.Mmio(packed struct(u32) {
        reg_gpio_36_ie: u1,
        reg_gpio_36_smt: u1,
        reg_gpio_36_drv: u2,
        reg_gpio_36_pu: u1,
        reg_gpio_36_pd: u1,
        reg_gpio_36_oe: u1,
        reserved_7: u1,
        reg_gpio_36_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_36_int_mode_set: u4,
        reg_gpio_36_int_clr: u1,
        gpio_36_int_stat: u1,
        reg_gpio_36_int_mask: u1,
        reserved_23: u1,
        reg_gpio_36_o: u1,
        reg_gpio_36_set: u1,
        reg_gpio_36_clr: u1,
        reserved_27: u1,
        reg_gpio_36_i: u1,
        reserved_29: u1,
        reg_gpio_36_mode: u2,
    }),
    gpio_cfg37: mmio.Mmio(packed struct(u32) {
        reg_gpio_37_ie: u1,
        reg_gpio_37_smt: u1,
        reg_gpio_37_drv: u2,
        reg_gpio_37_pu: u1,
        reg_gpio_37_pd: u1,
        reg_gpio_37_oe: u1,
        reserved_7: u1,
        reg_gpio_37_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_37_int_mode_set: u4,
        reg_gpio_37_int_clr: u1,
        gpio_37_int_stat: u1,
        reg_gpio_37_int_mask: u1,
        reserved_23: u1,
        reg_gpio_37_o: u1,
        reg_gpio_37_set: u1,
        reg_gpio_37_clr: u1,
        reserved_27: u1,
        reg_gpio_37_i: u1,
        reserved_29: u1,
        reg_gpio_37_mode: u2,
    }),
    gpio_cfg38: mmio.Mmio(packed struct(u32) {
        reg_gpio_38_ie: u1,
        reg_gpio_38_smt: u1,
        reg_gpio_38_drv: u2,
        reg_gpio_38_pu: u1,
        reg_gpio_38_pd: u1,
        reg_gpio_38_oe: u1,
        reserved_7: u1,
        reg_gpio_38_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_38_int_mode_set: u4,
        reg_gpio_38_int_clr: u1,
        gpio_38_int_stat: u1,
        reg_gpio_38_int_mask: u1,
        reserved_23: u1,
        reg_gpio_38_o: u1,
        reg_gpio_38_set: u1,
        reg_gpio_38_clr: u1,
        reserved_27: u1,
        reg_gpio_38_i: u1,
        reserved_29: u1,
        reg_gpio_38_mode: u2,
    }),
    gpio_cfg39: mmio.Mmio(packed struct(u32) {
        reg_gpio_39_ie: u1,
        reg_gpio_39_smt: u1,
        reg_gpio_39_drv: u2,
        reg_gpio_39_pu: u1,
        reg_gpio_39_pd: u1,
        reg_gpio_39_oe: u1,
        reserved_7: u1,
        reg_gpio_39_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_39_int_mode_set: u4,
        reg_gpio_39_int_clr: u1,
        gpio_39_int_stat: u1,
        reg_gpio_39_int_mask: u1,
        reserved_23: u1,
        reg_gpio_39_o: u1,
        reg_gpio_39_set: u1,
        reg_gpio_39_clr: u1,
        reserved_27: u1,
        reg_gpio_39_i: u1,
        reserved_29: u1,
        reg_gpio_39_mode: u2,
    }),
    gpio_cfg40: mmio.Mmio(packed struct(u32) {
        reg_gpio_40_ie: u1,
        reg_gpio_40_smt: u1,
        reg_gpio_40_drv: u2,
        reg_gpio_40_pu: u1,
        reg_gpio_40_pd: u1,
        reg_gpio_40_oe: u1,
        reserved_7: u1,
        reg_gpio_40_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_40_int_mode_set: u4,
        reg_gpio_40_int_clr: u1,
        gpio_40_int_stat: u1,
        reg_gpio_40_int_mask: u1,
        reserved_23: u1,
        reg_gpio_40_o: u1,
        reg_gpio_40_set: u1,
        reg_gpio_40_clr: u1,
        reserved_27: u1,
        reg_gpio_40_i: u1,
        reserved_29: u1,
        reg_gpio_40_mode: u2,
    }),
    gpio_cfg41: mmio.Mmio(packed struct(u32) {
        reg_gpio_41_ie: u1,
        reg_gpio_41_smt: u1,
        reg_gpio_41_drv: u2,
        reg_gpio_41_pu: u1,
        reg_gpio_41_pd: u1,
        reg_gpio_41_oe: u1,
        reserved_7: u1,
        reg_gpio_41_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_41_int_mode_set: u4,
        reg_gpio_41_int_clr: u1,
        gpio_41_int_stat: u1,
        reg_gpio_41_int_mask: u1,
        reserved_23: u1,
        reg_gpio_41_o: u1,
        reg_gpio_41_set: u1,
        reg_gpio_41_clr: u1,
        reserved_27: u1,
        reg_gpio_41_i: u1,
        reserved_29: u1,
        reg_gpio_41_mode: u2,
    }),
    gpio_cfg42: mmio.Mmio(packed struct(u32) {
        reg_gpio_42_ie: u1,
        reg_gpio_42_smt: u1,
        reg_gpio_42_drv: u2,
        reg_gpio_42_pu: u1,
        reg_gpio_42_pd: u1,
        reg_gpio_42_oe: u1,
        reserved_7: u1,
        reg_gpio_42_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_42_int_mode_set: u4,
        reg_gpio_42_int_clr: u1,
        gpio_42_int_stat: u1,
        reg_gpio_42_int_mask: u1,
        reserved_23: u1,
        reg_gpio_42_o: u1,
        reg_gpio_42_set: u1,
        reg_gpio_42_clr: u1,
        reserved_27: u1,
        reg_gpio_42_i: u1,
        reserved_29: u1,
        reg_gpio_42_mode: u2,
    }),
    gpio_cfg43: mmio.Mmio(packed struct(u32) {
        reg_gpio_43_ie: u1,
        reg_gpio_43_smt: u1,
        reg_gpio_43_drv: u2,
        reg_gpio_43_pu: u1,
        reg_gpio_43_pd: u1,
        reg_gpio_43_oe: u1,
        reserved_7: u1,
        reg_gpio_43_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_43_int_mode_set: u4,
        reg_gpio_43_int_clr: u1,
        gpio_43_int_stat: u1,
        reg_gpio_43_int_mask: u1,
        reserved_23: u1,
        reg_gpio_43_o: u1,
        reg_gpio_43_set: u1,
        reg_gpio_43_clr: u1,
        reserved_27: u1,
        reg_gpio_43_i: u1,
        reserved_29: u1,
        reg_gpio_43_mode: u2,
    }),
    gpio_cfg44: mmio.Mmio(packed struct(u32) {
        reg_gpio_44_ie: u1,
        reg_gpio_44_smt: u1,
        reg_gpio_44_drv: u2,
        reg_gpio_44_pu: u1,
        reg_gpio_44_pd: u1,
        reg_gpio_44_oe: u1,
        reserved_7: u1,
        reg_gpio_44_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_44_int_mode_set: u4,
        reg_gpio_44_int_clr: u1,
        gpio_44_int_stat: u1,
        reg_gpio_44_int_mask: u1,
        reserved_23: u1,
        reg_gpio_44_o: u1,
        reg_gpio_44_set: u1,
        reg_gpio_44_clr: u1,
        reserved_27: u1,
        reg_gpio_44_i: u1,
        reserved_29: u1,
        reg_gpio_44_mode: u2,
    }),
    gpio_cfg45: mmio.Mmio(packed struct(u32) {
        reg_gpio_45_ie: u1,
        reg_gpio_45_smt: u1,
        reg_gpio_45_drv: u2,
        reg_gpio_45_pu: u1,
        reg_gpio_45_pd: u1,
        reg_gpio_45_oe: u1,
        reserved_7: u1,
        reg_gpio_45_func_sel: u5,
        reserved_13_15: u3,
        reg_gpio_45_int_mode_set: u4,
        reg_gpio_45_int_clr: u1,
        gpio_45_int_stat: u1,
        reg_gpio_45_int_mask: u1,
        reserved_23: u1,
        reg_gpio_45_o: u1,
        reg_gpio_45_set: u1,
        reg_gpio_45_clr: u1,
        reserved_27: u1,
        reg_gpio_45_i: u1,
        reserved_29: u1,
        reg_gpio_45_mode: u2,
    }),
    gpio_cfg46: mmio.Mmio(packed struct(u32) {
        reg_gpio_46_ie: u1,
        reg_gpio_46_smt: u1,
        reg_gpio_46_drv: u2,
        reg_gpio_46_pu: u1,
        reg_gpio_46_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg47: mmio.Mmio(packed struct(u32) {
        reg_gpio_47_ie: u1,
        reg_gpio_47_smt: u1,
        reg_gpio_47_drv: u2,
        reg_gpio_47_pu: u1,
        reg_gpio_47_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg48: mmio.Mmio(packed struct(u32) {
        reg_gpio_48_ie: u1,
        reg_gpio_48_smt: u1,
        reg_gpio_48_drv: u2,
        reg_gpio_48_pu: u1,
        reg_gpio_48_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg49: mmio.Mmio(packed struct(u32) {
        reg_gpio_49_ie: u1,
        reg_gpio_49_smt: u1,
        reg_gpio_49_drv: u2,
        reg_gpio_49_pu: u1,
        reg_gpio_49_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg50: mmio.Mmio(packed struct(u32) {
        reg_gpio_50_ie: u1,
        reg_gpio_50_smt: u1,
        reg_gpio_50_drv: u2,
        reg_gpio_50_pu: u1,
        reg_gpio_50_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg51: mmio.Mmio(packed struct(u32) {
        reg_gpio_51_ie: u1,
        reg_gpio_51_smt: u1,
        reg_gpio_51_drv: u2,
        reg_gpio_51_pu: u1,
        reg_gpio_51_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg52: mmio.Mmio(packed struct(u32) {
        reg_gpio_52_ie: u1,
        reg_gpio_52_smt: u1,
        reg_gpio_52_drv: u2,
        reg_gpio_52_pu: u1,
        reg_gpio_52_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg53: mmio.Mmio(packed struct(u32) {
        reg_gpio_53_ie: u1,
        reg_gpio_53_smt: u1,
        reg_gpio_53_drv: u2,
        reg_gpio_53_pu: u1,
        reg_gpio_53_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg54: mmio.Mmio(packed struct(u32) {
        reg_gpio_54_ie: u1,
        reg_gpio_54_smt: u1,
        reg_gpio_54_drv: u2,
        reg_gpio_54_pu: u1,
        reg_gpio_54_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg55: mmio.Mmio(packed struct(u32) {
        reg_gpio_55_ie: u1,
        reg_gpio_55_smt: u1,
        reg_gpio_55_drv: u2,
        reg_gpio_55_pu: u1,
        reg_gpio_55_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg56: mmio.Mmio(packed struct(u32) {
        reg_gpio_56_ie: u1,
        reg_gpio_56_smt: u1,
        reg_gpio_56_drv: u2,
        reg_gpio_56_pu: u1,
        reg_gpio_56_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg57: mmio.Mmio(packed struct(u32) {
        reg_gpio_57_ie: u1,
        reg_gpio_57_smt: u1,
        reg_gpio_57_drv: u2,
        reg_gpio_57_pu: u1,
        reg_gpio_57_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg58: mmio.Mmio(packed struct(u32) {
        reg_gpio_58_ie: u1,
        reg_gpio_58_smt: u1,
        reg_gpio_58_drv: u2,
        reg_gpio_58_pu: u1,
        reg_gpio_58_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg59: mmio.Mmio(packed struct(u32) {
        reg_gpio_59_ie: u1,
        reg_gpio_59_smt: u1,
        reg_gpio_59_drv: u2,
        reg_gpio_59_pu: u1,
        reg_gpio_59_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg60: mmio.Mmio(packed struct(u32) {
        reg_gpio_60_ie: u1,
        reg_gpio_60_smt: u1,
        reg_gpio_60_drv: u2,
        reg_gpio_60_pu: u1,
        reg_gpio_60_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg61: mmio.Mmio(packed struct(u32) {
        reg_gpio_61_ie: u1,
        reg_gpio_61_smt: u1,
        reg_gpio_61_drv: u2,
        reg_gpio_61_pu: u1,
        reg_gpio_61_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg62: mmio.Mmio(packed struct(u32) {
        reg_gpio_62_ie: u1,
        reg_gpio_62_smt: u1,
        reg_gpio_62_drv: u2,
        reg_gpio_62_pu: u1,
        reg_gpio_62_pd: u1,
        reserved_6_31: u26,
    }),
    gpio_cfg63: mmio.Mmio(packed struct(u32) {
        reg_gpio_63_ie: u1,
        reg_gpio_63_smt: u1,
        reg_gpio_63_drv: u2,
        reg_gpio_63_pu: u1,
        reg_gpio_63_pd: u1,
        reserved_6_31: u26,
    }),
    RESERVED0x9c4: [256]u8,
    gpio_cfg128: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_i: u1,
        reg2_gpio_1_i: u1,
        reg2_gpio_2_i: u1,
        reg2_gpio_3_i: u1,
        reg2_gpio_4_i: u1,
        reg2_gpio_5_i: u1,
        reg2_gpio_6_i: u1,
        reg2_gpio_7_i: u1,
        reg2_gpio_8_i: u1,
        reg2_gpio_9_i: u1,
        reg2_gpio_10_i: u1,
        reg2_gpio_11_i: u1,
        reg2_gpio_12_i: u1,
        reg2_gpio_13_i: u1,
        reg2_gpio_14_i: u1,
        reg2_gpio_15_i: u1,
        reg2_gpio_16_i: u1,
        reg2_gpio_17_i: u1,
        reg2_gpio_18_i: u1,
        reg2_gpio_19_i: u1,
        reg2_gpio_20_i: u1,
        reg2_gpio_21_i: u1,
        reg2_gpio_22_i: u1,
        reg2_gpio_23_i: u1,
        reg2_gpio_24_i: u1,
        reg2_gpio_25_i: u1,
        reg2_gpio_26_i: u1,
        reg2_gpio_27_i: u1,
        reg2_gpio_28_i: u1,
        reg2_gpio_29_i: u1,
        reg2_gpio_30_i: u1,
        reg2_gpio_31_i: u1,
    }),
    gpio_cfg129: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_i: u1,
        reg2_gpio_33_i: u1,
        reg2_gpio_34_i: u1,
        reg2_gpio_35_i: u1,
        reg2_gpio_36_i: u1,
        reg2_gpio_37_i: u1,
        reg2_gpio_38_i: u1,
        reg2_gpio_39_i: u1,
        reg2_gpio_40_i: u1,
        reg2_gpio_41_i: u1,
        reg2_gpio_42_i: u1,
        reg2_gpio_43_i: u1,
        reg2_gpio_44_i: u1,
        reg2_gpio_45_i: u1,
        reserved_14_31: u18,
    }),
    RESERVED0xacc: [24]u8,
    gpio_cfg136: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_o: u1,
        reg2_gpio_1_o: u1,
        reg2_gpio_2_o: u1,
        reg2_gpio_3_o: u1,
        reg2_gpio_4_o: u1,
        reg2_gpio_5_o: u1,
        reg2_gpio_6_o: u1,
        reg2_gpio_7_o: u1,
        reg2_gpio_8_o: u1,
        reg2_gpio_9_o: u1,
        reg2_gpio_10_o: u1,
        reg2_gpio_11_o: u1,
        reg2_gpio_12_o: u1,
        reg2_gpio_13_o: u1,
        reg2_gpio_14_o: u1,
        reg2_gpio_15_o: u1,
        reg2_gpio_16_o: u1,
        reg2_gpio_17_o: u1,
        reg2_gpio_18_o: u1,
        reg2_gpio_19_o: u1,
        reg2_gpio_20_o: u1,
        reg2_gpio_21_o: u1,
        reg2_gpio_22_o: u1,
        reg2_gpio_23_o: u1,
        reg2_gpio_24_o: u1,
        reg2_gpio_25_o: u1,
        reg2_gpio_26_o: u1,
        reg2_gpio_27_o: u1,
        reg2_gpio_28_o: u1,
        reg2_gpio_29_o: u1,
        reg2_gpio_30_o: u1,
        reg2_gpio_31_o: u1,
    }),
    gpio_cfg137: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_o: u1,
        reg2_gpio_33_o: u1,
        reg2_gpio_34_o: u1,
        reg2_gpio_35_o: u1,
        reg2_gpio_36_o: u1,
        reg2_gpio_37_o: u1,
        reg2_gpio_38_o: u1,
        reg2_gpio_39_o: u1,
        reg2_gpio_40_o: u1,
        reg2_gpio_41_o: u1,
        reg2_gpio_42_o: u1,
        reg2_gpio_43_o: u1,
        reg2_gpio_44_o: u1,
        reg2_gpio_45_o: u1,
        reserved_14_31: u18,
    }),
    gpio_cfg138: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_set: u1,
        reg2_gpio_1_set: u1,
        reg2_gpio_2_set: u1,
        reg2_gpio_3_set: u1,
        reg2_gpio_4_set: u1,
        reg2_gpio_5_set: u1,
        reg2_gpio_6_set: u1,
        reg2_gpio_7_set: u1,
        reg2_gpio_8_set: u1,
        reg2_gpio_9_set: u1,
        reg2_gpio_10_set: u1,
        reg2_gpio_11_set: u1,
        reg2_gpio_12_set: u1,
        reg2_gpio_13_set: u1,
        reg2_gpio_14_set: u1,
        reg2_gpio_15_set: u1,
        reg2_gpio_16_set: u1,
        reg2_gpio_17_set: u1,
        reg2_gpio_18_set: u1,
        reg2_gpio_19_set: u1,
        reg2_gpio_20_set: u1,
        reg2_gpio_21_set: u1,
        reg2_gpio_22_set: u1,
        reg2_gpio_23_set: u1,
        reg2_gpio_24_set: u1,
        reg2_gpio_25_set: u1,
        reg2_gpio_26_set: u1,
        reg2_gpio_27_set: u1,
        reg2_gpio_28_set: u1,
        reg2_gpio_29_set: u1,
        reg2_gpio_30_set: u1,
        reg2_gpio_31_set: u1,
    }),
    gpio_cfg139: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_set: u1,
        reg2_gpio_33_set: u1,
        reg2_gpio_34_set: u1,
        reg2_gpio_35_set: u1,
        reg2_gpio_36_set: u1,
        reg2_gpio_37_set: u1,
        reg2_gpio_38_set: u1,
        reg2_gpio_39_set: u1,
        reg2_gpio_40_set: u1,
        reg2_gpio_41_set: u1,
        reg2_gpio_42_set: u1,
        reg2_gpio_43_set: u1,
        reg2_gpio_44_set: u1,
        reg2_gpio_45_set: u1,
        reserved_14_31: u18,
    }),
    gpio_cfg140: mmio.Mmio(packed struct(u32) {
        reg2_gpio_0_clr: u1,
        reg2_gpio_1_clr: u1,
        reg2_gpio_2_clr: u1,
        reg2_gpio_3_clr: u1,
        reg2_gpio_4_clr: u1,
        reg2_gpio_5_clr: u1,
        reg2_gpio_6_clr: u1,
        reg2_gpio_7_clr: u1,
        reg2_gpio_8_clr: u1,
        reg2_gpio_9_clr: u1,
        reg2_gpio_10_clr: u1,
        reg2_gpio_11_clr: u1,
        reg2_gpio_12_clr: u1,
        reg2_gpio_13_clr: u1,
        reg2_gpio_14_clr: u1,
        reg2_gpio_15_clr: u1,
        reg2_gpio_16_clr: u1,
        reg2_gpio_17_clr: u1,
        reg2_gpio_18_clr: u1,
        reg2_gpio_19_clr: u1,
        reg2_gpio_20_clr: u1,
        reg2_gpio_21_clr: u1,
        reg2_gpio_22_clr: u1,
        reg2_gpio_23_clr: u1,
        reg2_gpio_24_clr: u1,
        reg2_gpio_25_clr: u1,
        reg2_gpio_26_clr: u1,
        reg2_gpio_27_clr: u1,
        reg2_gpio_28_clr: u1,
        reg2_gpio_29_clr: u1,
        reg2_gpio_30_clr: u1,
        reg2_gpio_31_clr: u1,
    }),
    gpio_cfg141: mmio.Mmio(packed struct(u32) {
        reg2_gpio_32_clr: u1,
        reg2_gpio_33_clr: u1,
        reg2_gpio_34_clr: u1,
        reg2_gpio_35_clr: u1,
        reg2_gpio_36_clr: u1,
        reg2_gpio_37_clr: u1,
        reg2_gpio_38_clr: u1,
        reg2_gpio_39_clr: u1,
        reg2_gpio_40_clr: u1,
        reg2_gpio_41_clr: u1,
        reg2_gpio_42_clr: u1,
        reg2_gpio_43_clr: u1,
        reg2_gpio_44_clr: u1,
        reg2_gpio_45_clr: u1,
        reserved_14_31: u18,
    }),
    gpio_cfg142: mmio.Mmio(packed struct(u32) {
        cr_gpio_tx_en: u1,
        cr_invert_code0_high: u1,
        cr_invert_code1_high: u1,
        reserved_3_6: u4,
        cr_code_total_time: u9,
        cr_code0_high_time: u8,
        cr_code1_high_time: u8,
    }),
    gpio_cfg143: mmio.Mmio(packed struct(u32) {
        cr_gpio_dma_tx_en: u1,
        cr_gpio_dma_out_sel_latch: u1,
        gpio_tx_fifo_clr: u1,
        gpio_tx_end_clr: u1,
        gpio_tx_fifo_overflow: u1,
        gpio_tx_fifo_underflow: u1,
        reserved_6: u1,
        cr_gpio_dma_park_value: u1,
        gpio_tx_fifo_cnt: u8,
        cr_gpio_tx_fifo_th: u7,
        cr_gpio_tx_end_mask: u1,
        cr_gpio_tx_fifo_mask: u1,
        cr_gpio_tx_fer_mask: u1,
        r_gpio_tx_end_int: u1,
        r_gpio_tx_fifo_int: u1,
        r_gpio_tx_fer_int: u1,
        cr_gpio_tx_end_en: u1,
        cr_gpio_tx_fifo_en: u1,
        cr_gpio_tx_fer_en: u1,
    }),
    gpio_cfg144: mmio.Mmio(packed struct(u32) {
        gpio_tx_data_to_fifo: u16,
        reserved_16_31: u16,
    }),
};
pub const GPIP = extern struct {
    gpadc_config: mmio.Mmio(packed struct(u32) {
        gpadc_dma_en: u1,
        gpadc_fifo_clr: u1,
        gpadc_fifo_ne: u1,
        gpadc_fifo_full: u1,
        gpadc_rdy: u1,
        gpadc_fifo_overrun: u1,
        gpadc_fifo_underrun: u1,
        reserved_7: u1,
        gpadc_rdy_clr: u1,
        gpadc_fifo_overrun_clr: u1,
        gpadc_fifo_underrun_clr: u1,
        reserved_11: u1,
        gpadc_rdy_mask: u1,
        gpadc_fifo_overrun_mask: u1,
        gpadc_fifo_underrun_mask: u1,
        reserved_15: u1,
        gpadc_fifo_data_count: u6,
        gpadc_fifo_thl: u2,
        rsvd_31_24: u8,
    }),
    gpadc_dma_rdata: mmio.Mmio(packed struct(u32) {
        gpadc_dma_rdata: u26,
        rsvd_31_26: u6,
    }),
    RESERVED0x8: [24]u8,
    gpadc_pir_train: mmio.Mmio(packed struct(u32) {
        pir_extend: u5,
        reserved_5_7: u3,
        pir_cnt_v: u5,
        reserved_13_15: u3,
        pir_train: u1,
        pir_stop: u1,
        reserved_18_31: u14,
    }),
    RESERVED0x24: [28]u8,
    gpdac_config: mmio.Mmio(packed struct(u32) {
        gpdac_en: u1,
        reserved_1_7: u7,
        gpdac_mode: u3,
        reserved_11_15: u5,
        gpdac_ch_a_sel: u4,
        gpdac_ch_b_sel: u4,
        rsvd_31_24: u8,
    }),
    gpdac_dma_config: mmio.Mmio(packed struct(u32) {
        gpdac_dma_tx_en: u1,
        gpdac_dma_inv_msb: u1,
        reserved_2_3: u2,
        gpdac_dma_format: u4,
        reserved_8_31: u24,
    }),
    gpdac_dma_wdata: mmio.Mmio(packed struct(u32) {
        gpdac_dma_wdata: u32,
    }),
    gpdac_tx_fifo_status: mmio.Mmio(packed struct(u32) {
        tx_fifo_empty: u1,
        tx_fifo_full: u1,
        tx_cs: u2,
        TxFifoRdPtr: u4,
        TxFifoWrPtr: u2,
        reserved_10_31: u22,
    }),
};
pub const HBN = extern struct {
    HBN_CTL: mmio.Mmio(packed struct(u32) {
        rtc_ctl: u4,
        rtc_dly_option: u1,
        pu_ldo18io_aon: u1,
        reserved_6: u1,
        hbn_mode: u1,
        trap_mode: u1,
        pwrdn_hbn_core: u1,
        reserved_10_11: u2,
        sw_rst: u1,
        hbn_dis_pwr_off_ldo11: u1,
        hbn_dis_pwr_off_ldo11_rt: u1,
        hbn_ldo11_rt_vout_sel: u4,
        hbn_ldo11_aon_vout_sel: u4,
        pu_dcdc_aon: u1,
        pu_dcdc18_aon: u1,
        pwr_on_option: u1,
        sram_slp_option: u1,
        sram_slp: u1,
        hbn_state: u4,
    }),
    HBN_TIME_L: mmio.Mmio(packed struct(u32) {
        hbn_time_l: u32,
    }),
    HBN_TIME_H: mmio.Mmio(packed struct(u32) {
        hbn_time_h: u8,
        reserved_8_31: u24,
    }),
    RTC_TIME_L: mmio.Mmio(packed struct(u32) {
        rtc_time_latch_l: u32,
    }),
    RTC_TIME_H: mmio.Mmio(packed struct(u32) {
        rtc_time_latch_h: u8,
        reserved_8_30: u23,
        rtc_time_latch: u1,
    }),
    HBN_IRQ_MODE: mmio.Mmio(packed struct(u32) {
        hbn_pin_wakeup_mode: u4,
        hbn_pin_wakeup_mask: u9,
        reserved_13_15: u3,
        reg_en_hw_pu_pd: u1,
        reserved_17: u1,
        irq_bor_en: u1,
        reserved_19: u1,
        irq_acomp0_en: u2,
        irq_acomp1_en: u2,
        pin_wakeup_sel: u3,
        pin_wakeup_en: u1,
        reserved_28_31: u4,
    }),
    HBN_IRQ_STAT: mmio.Mmio(packed struct(u32) {
        irq_stat: u32,
    }),
    HBN_IRQ_CLR: mmio.Mmio(packed struct(u32) {
        irq_clr: u32,
    }),
    HBN_PIR_CFG: mmio.Mmio(packed struct(u32) {
        pir_hpf_sel: u2,
        pir_lpf_sel: u1,
        reserved_3: u1,
        pir_dis: u2,
        reserved_6: u1,
        pir_en: u1,
        gpadc_cs: u1,
        reserved_9_31: u23,
    }),
    HBN_PIR_VTH: mmio.Mmio(packed struct(u32) {
        pir_vth: u14,
        reserved_14_31: u18,
    }),
    HBN_PIR_INTERVAL: mmio.Mmio(packed struct(u32) {
        pir_interval: u12,
        reserved_12_31: u20,
    }),
    HBN_BOR_CFG: mmio.Mmio(packed struct(u32) {
        bod_sel: u1,
        bod_vth: u3,
        pu_bod: u1,
        r_bod_out: u1,
        reserved_6_31: u26,
    }),
    HBN_GLB: mmio.Mmio(packed struct(u32) {
        hbn_root_clk_sel: u2,
        hbn_uart_clk_sel: u1,
        hbn_f32k_sel: u2,
        reserved_5_6: u2,
        hbn_reset_event: u6,
        hbn_clr_reset_event: u1,
        reserved_14: u1,
        hbn_uart_clk_sel2: u1,
        sw_ldo11soc_vout_sel_aon: u4,
        reserved_20_23: u4,
        sw_ldo11_rt_vout_sel: u4,
        sw_ldo11_aon_vout_sel: u4,
    }),
    HBN_SRAM: mmio.Mmio(packed struct(u32) {
        reserved_0_5: u6,
        retram_ret: u1,
        retram_slp: u1,
        reserved_8_31: u24,
    }),
    HBN_PAD_CTRL_0: mmio.Mmio(packed struct(u32) {
        reg_aon_pad_ie_smt: u9,
        reserved_9: u1,
        reg_aon_led_sel: u9,
        reserved_19: u1,
        reg_en_aon_ctrl_gpio: u9,
        reserved_29_30: u2,
        reg_aon_gpio_iso_mode: u1,
    }),
    HBN_PAD_CTRL_1: mmio.Mmio(packed struct(u32) {
        reg_aon_pad_oe: u9,
        reserved_9: u1,
        reg_aon_pad_pd: u9,
        reserved_19: u1,
        reg_aon_pad_pu: u9,
        reserved_29_31: u3,
    }),
    RESERVED0x40: [192]u8,
    HBN_RSV0: mmio.Mmio(packed struct(u32) {
        HBN_RSV0: u32,
    }),
    HBN_RSV1: mmio.Mmio(packed struct(u32) {
        HBN_RSV1: u32,
    }),
    HBN_RSV2: mmio.Mmio(packed struct(u32) {
        HBN_RSV2: u32,
    }),
    HBN_RSV3: mmio.Mmio(packed struct(u32) {
        HBN_RSV3: u32,
    }),
    RESERVED0x110: [240]u8,
    rc32k_ctrl0: mmio.Mmio(packed struct(u32) {
        rc32k_cal_done: u1,
        rc32k_rdy: u1,
        rc32k_cal_inprogress: u1,
        rc32k_cal_div: u2,
        rc32k_cal_precharge: u1,
        rc32k_dig_code_fr_cal: u10,
        rc32k_vref_dly: u2,
        rc32k_allow_cal: u1,
        rc32k_ext_code_en: u1,
        rc32k_cal_en: u1,
        pu_rc32k: u1,
        rc32k_code_fr_ext: u10,
    }),
    xtal32k: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        xtal32k_ext_sel: u1,
        xtal32k_amp_ctrl: u2,
        xtal32k_reg: u2,
        xtal32k_outbuf_stre: u1,
        xtal32k_otf_short: u1,
        xtal32k_inv_stre: u2,
        xtal32k_capbank: u6,
        xtal32k_ac_cap_short: u1,
        pu_xtal32k_buf: u1,
        pu_xtal32k: u1,
        xtal32k_hiz_en: u1,
        reserved_21: u1,
        dten_xtal32k: u1,
        ten_xtal32k: u1,
        f32k_sel_rtc: u1,
        reserved_25_31: u7,
    }),
    rtc_rst_ctrl: mmio.Mmio(packed struct(u32) {
        rtc_rst_wait_cnt_rtc: u16,
        rtc_rst_refdiv_rtc: u3,
        rtc_rst_ctrl_misc: u13,
    }),
    rtc_rst_ctrl2: mmio.Mmio(packed struct(u32) {
        rtc_resv: u8,
        reg_en_hw_pu_rc32k: u1,
        reserved_9_31: u23,
    }),
};
pub const IPC = extern struct {
    CPU1_IPC_ISWR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_ISWR: u16,
        Reserved_31_16: u16,
    }),
    CPU1_IPC_IRSRR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_IRSRR: u16,
        Reserved_31_16: u16,
    }),
    CPU1_IPC_ICR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_ICR: u16,
        Reserved_31_16: u16,
    }),
    CPU1_IPC_IUSR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_IUSR: u16,
        Reserved_31_16: u16,
    }),
    CPU1_IPC_IUCR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_IUCR: u16,
        Reserved_31_16: u16,
    }),
    CPU1_IPC_ILSLR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_ILSLR: u32,
    }),
    CPU1_IPC_ILSHR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_ILSHR: u32,
    }),
    CPU1_IPC_ISR: mmio.Mmio(packed struct(u32) {
        CPU1_IPC_ISR: u16,
        Reserved_31_16: u16,
    }),
    CPU0_IPC_ISWR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_ISWR: u16,
        Reserved_31_16: u16,
    }),
    CPU0_IPC_IRSRR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_IRSRR: u16,
        Reserved_31_16: u16,
    }),
    CPU0_IPC_ICR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_ICR: u16,
        Reserved_31_16: u16,
    }),
    CPU0_IPC_IUSR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_IUSR: u16,
        Reserved_31_16: u16,
    }),
    CPU0_IPC_IUCR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_IUCR: u16,
        Reserved_31_16: u16,
    }),
    CPU0_IPC_ILSLR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_ILSLR: u32,
    }),
    CPU0_IPC_ILSHR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_ILSHR: u32,
    }),
    CPU0_IPC_ISR: mmio.Mmio(packed struct(u32) {
        CPU0_IPC_ISR: u16,
        Reserved_31_16: u16,
    }),
};
pub const MCU_MISC = extern struct {
    mcu_bus_cfg0: mmio.Mmio(packed struct(u32) {
        reg_mcu_infra_timeout_en: u1,
        reg_mcu_infra_timeout_clr: u1,
        reserved_2_15: u14,
        sts_mcu_infra_timeout: u1,
        reserved_17_31: u15,
    }),
    mcu_bus_cfg1: mmio.Mmio(packed struct(u32) {
        reg_mcu1_hqos: u1,
        reg_mcu1_awqos: u1,
        reg_mcu1_arqos: u1,
        reg_mcu_x2hs_sp_bypass: u1,
        reserved_4_6: u3,
        reg_x_wthre_mcu2ext: u2,
        reserved_9_15: u7,
        reg_mcu_infra_arb_mode: u1,
        reserved_17_31: u15,
    }),
    RESERVED0x8: [12]u8,
    mcu_e907_rtc: mmio.Mmio(packed struct(u32) {
        reg_mcu_rtc_div: u10,
        reserved_10_29: u20,
        reg_mcu_rtc_rst: u1,
        reg_mcu_rtc_en: u1,
    }),
    RESERVED0x18: [232]u8,
    mcu_cfg1: mmio.Mmio(packed struct(u32) {
        reg_mcu1_dfs_req: u1,
        reserved_1: u1,
        sts_mcu1_dfs_ack: u1,
        reserved_3: u1,
        reg_mcu1_srst_en: u2,
        reserved_6_9: u4,
        sts_mcu1_lpmd_b: u2,
        reserved_12_15: u4,
        MCU1_WFI_FORCE: u1,
        reserved_17_27: u11,
        mcu1_ndm_rstn_en: u1,
        mcu1_hart_rstn_en: u1,
        reserved_30_31: u2,
    }),
    RESERVED0x104: [12]u8,
    mcu1_log1: mmio.Mmio(packed struct(u32) {
        sts_mcu1_mcause: u32,
    }),
    mcu1_log2: mmio.Mmio(packed struct(u32) {
        sts_mcu1_mintstatus: u32,
    }),
    mcu1_log3: mmio.Mmio(packed struct(u32) {
        sts_mcu1_mstatus: u32,
    }),
    mcu1_log4: mmio.Mmio(packed struct(u32) {
        sts_mcu1_sp: u1,
        sts_mcu1_pc: u31,
    }),
    mcu1_log5: mmio.Mmio(packed struct(u32) {
        reserved_0_23: u24,
        sts_mcu1_lockup: u1,
        sts_mcu1_halted: u1,
        reserved_26_27: u2,
        mcu1_ndm_rstn_req: u1,
        mcu1_hart_rstn_req: u1,
        reserved_30_31: u2,
    }),
    RESERVED0x124: [228]u8,
    irom1_misr_dataout_0: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    irom1_misr_dataout_1: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
};
pub const MM_GLB = extern struct {
    mm_clk_ctrl_cpu: mmio.Mmio(packed struct(u32) {
        reg_pll_en: u1,
        reg_cpu_clk_en: u1,
        reg_bclk_en: u1,
        reg_mm_cpu_clk_en: u1,
        reg_uart_clk_sel: u2,
        reg_i2c_clk_sel: u1,
        reg_spi_clk_sel: u1,
        reg_cpu_clk_sel: u2,
        reg_xclk_clk_sel: u1,
        reg_cpu_root_clk_sel: u1,
        reg_mmcpu0_clk_en: u1,
        reg_bclk1x_sel: u2,
        reserved_15_17: u3,
        reg_bclk2x_div_act_pulse: u1,
        reg_bclk2x_div_bypass: u1,
        sts_bclk2x_prot_done: u1,
        reserved_21_23: u3,
        reg_bclk2x_sw_done_cnt: u4,
        cpu_clk_sw_state: u3,
        reserved_31: u1,
    }),
    mm_clk_cpu: mmio.Mmio(packed struct(u32) {
        reg_cpu_clk_div: u8,
        reg_cnn_clk_div_en: u1,
        reg_cnn_clk_sel: u2,
        reserved_11: u1,
        reg_cnn_clk_div: u3,
        reserved_15: u1,
        reg_bclk2x_div: u8,
        reg_bclk1x_div: u8,
    }),
    dp_clk: mmio.Mmio(packed struct(u32) {
        reserved_0_15: u16,
        reg_dp_clk_div_en: u1,
        reg_dp_clk_sel: u1,
        reserved_18_19: u2,
        reg_dp_clk_div: u4,
        reserved_24_31: u8,
    }),
    codec_clk: mmio.Mmio(packed struct(u32) {
        reserved_0_7: u8,
        reg_h264_clk_div_en: u1,
        reg_h264_clk_sel: u2,
        reserved_11: u1,
        reg_h264_clk_div: u3,
        reserved_15_31: u17,
    }),
    mm_clk_ctrl_peri: mmio.Mmio(packed struct(u32) {
        reg_i2c0_clk_div: u8,
        reg_i2c0_clk_div_en: u1,
        reg_i2c0_clk_en: u1,
        reserved_10_15: u6,
        reg_uart0_clk_div_en: u1,
        reg_uart0_clk_div: u3,
        reserved_20_22: u3,
        reg_spi_clk_div_en: u1,
        reg_spi_clk_div: u8,
    }),
    RESERVED0x14: [4]u8,
    mm_clk_ctrl_peri3: mmio.Mmio(packed struct(u32) {
        reg_i2c1_clk_div: u8,
        reg_i2c1_clk_div_en: u1,
        reg_i2c1_clk_en: u1,
        reserved_10_15: u6,
        reg_uart1_clk_div_en: u1,
        reg_uart1_clk_div: u3,
        reserved_20_31: u12,
    }),
    RESERVED0x1c: [36]u8,
    mm_sw_sys_reset: mmio.Mmio(packed struct(u32) {
        reg_ctrl_sys_reset: u1,
        reserved_1: u1,
        reg_ctrl_pwron_rst: u1,
        reserved_3_7: u5,
        reg_ctrl_mmcpu0_reset: u1,
        reserved_9_31: u23,
    }),
    sw_reset_mm_peri: mmio.Mmio(packed struct(u32) {
        swrst_mm_misc: u1,
        swrst_dma: u1,
        swrst_uart0: u1,
        swrst_i2c0: u1,
        swrst_i2c1: u1,
        swrst_ipc: u1,
        swrst_dma2d: u1,
        reserved_7: u1,
        swrst_spi: u1,
        swrst_timer: u1,
        swrst_i2s0: u1,
        swrst_i2s1: u1,
        swrst_pdm0: u1,
        swrst_pdm1: u1,
        swrst_uart1: u1,
        swrst_pUHS: u1,
        reserved_16_31: u16,
    }),
    sw_reset_sub: mmio.Mmio(packed struct(u32) {
        swrst_misc: u1,
        swrst_main: u1,
        swrst_tsrc: u1,
        swrst_dp_tsrc: u1,
        swrst_nr3d_ctrl: u1,
        swrst_dvp2busA: u1,
        swrst_dvp2busB: u1,
        swrst_dvp2busC: u1,
        swrst_dvp2busD: u1,
        swrst_mipi: u1,
        reserved_10_15: u6,
        swrst_reg: u1,
        swrst_dvp2busE: u1,
        swrst_dvp2busF: u1,
        swrst_dvp2busG: u1,
        swrst_dvp2busH: u1,
        reserved_21_31: u11,
    }),
    sw_reset_codec_sub: mmio.Mmio(packed struct(u32) {
        swrst_codec_misc: u1,
        swrst_mjpeg: u1,
        swrst_h264: u1,
        swrst_mjpeg_dec: u1,
        swrst_cnn: u1,
        reserved_5_15: u11,
        swrst_vram: u1,
        reserved_17_31: u15,
    }),
    image_sensor_ctrl: mmio.Mmio(packed struct(u32) {
        rg_is_rst_n: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x54: [12]u8,
    tz_mm_clkrst: mmio.Mmio(packed struct(u32) {
        tzc_mm_swrst_lock: u1,
        tzc_mm_sys_reset_lock: u1,
        tzc_mm_pwron_rst_lock: u1,
        tzc_mm_cpu0_reset_lock: u1,
        tzc_mm_clk_lock: u1,
        reserved_5_31: u27,
    }),
};
pub const MM_MISC = extern struct {
    CPU0_Boot: mmio.Mmio(packed struct(u32) {
        reg_cpu0_rvba: u32,
    }),
    RESERVED0x4: [4]u8,
    CPU_cfg: mmio.Mmio(packed struct(u32) {
        reg_cpu0_apb_base: u13,
        reserved_13_27: u15,
        cpu0_ndm_rstn_en: u1,
        cpu0_hart_rstn_en: u1,
        reserved_30_31: u2,
    }),
    CPU_sts1: mmio.Mmio(packed struct(u32) {
        reserved_0_3: u4,
        cpu0_lpmd_b: u2,
        reserved_6_15: u10,
        cpu0_retire_pc_39_32: u8,
        cpu0_retire: u1,
        cpu0_pad_halted: u1,
        reserved_26_27: u2,
        cpu0_ndm_rstn_req: u1,
        cpu0_hart_rstn_req: u1,
        reserved_30_31: u2,
    }),
    CPU_sts2: mmio.Mmio(packed struct(u32) {
        cpu0_retire_pc_31_0: u32,
    }),
    RESERVED0x14: [4]u8,
    CPU_RTC: mmio.Mmio(packed struct(u32) {
        c906_rtc_div: u10,
        reserved_10_29: u20,
        c906_rtc_rst: u1,
        c906_rtc_en: u1,
    }),
    tzc_mmsys_misc: mmio.Mmio(packed struct(u32) {
        tzc_mm_cpu0_lock: u1,
        reserved_1: u1,
        tzc_mm_sram_lock: u1,
        reserved_3_31: u29,
    }),
    peri_apb_ctrl: mmio.Mmio(packed struct(u32) {
        reg_mminfra_berr_int_en: u1,
        reg_berr_int_en: u1,
        reg_codec_berr_int_en: u1,
        reg_mmcpu_berr_int_en: u1,
        reserved_4_7: u4,
        reg_mm_x2hs_sp_bypass: u1,
        reserved_9_15: u7,
        rg_pclk_force_on: u16,
    }),
    RESERVED0x24: [8]u8,
    mm_infra_qos_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        reg_mmcpu0_awqos: u1,
        reg_mmcpu0_arqos: u1,
        reserved_4_15: u12,
        reg_h_wthre_mm2conn: u2,
        reg_h_wthre_conn2mm: u2,
        reg_x_wthre_mmhw2pA: u2,
        reg_x_wthre_mmhw2ext: u2,
        reg_x_wthre_pUHS: u2,
        reserved_26_31: u6,
    }),
    RESERVED0x30: [16]u8,
    dma_clk_ctrl: mmio.Mmio(packed struct(u32) {
        dma_clk_en: u8,
        reserved_8_31: u24,
    }),
    RESERVED0x44: [12]u8,
    vram_ctrl: mmio.Mmio(packed struct(u32) {
        reg_sysram_set: u1,
        reg_h2pf_sram_rel: u2,
        reserved_3: u1,
        reg_vram_sram_rel: u1,
        reserved_5: u1,
        reg_sub_sram_rel: u1,
        reg_blai_sram_rel: u1,
        reg_h2pf_sram_sel: u3,
        reserved_11: u1,
        reg_vram_sram_sel: u1,
        reserved_13: u1,
        reg_sub_sram_sel: u1,
        reg_blai_sram_sel: u1,
        reserved_16_31: u16,
    }),
    RESERVED0x54: [12]u8,
    sram_parm: mmio.Mmio(packed struct(u32) {
        reg_sram_cpu_ram_dvs: u4,
        reg_sram_cpu_ram_dvse: u1,
        reg_sram_cpu_ram_nap: u1,
        reserved_6_7: u2,
        reg_sram_l2ram_dvs: u4,
        reg_sram_l2ram_dvse: u1,
        reg_sram_l2ram_nap: u1,
        reserved_14_15: u2,
        reg_sram_cdc_ram_dvs: u4,
        reg_sram_cdc_ram_dvse: u1,
        reg_sram_cdc_ram_nap: u1,
        reserved_22_23: u2,
        reg_sram_sub_ram_dvs: u4,
        reg_sram_sub_ram_dvse: u1,
        reg_sram_sub_ram_nap: u1,
        reserved_30_31: u2,
    }),
    RESERVED0x64: [60]u8,
    MM_INT_STA0: mmio.Mmio(packed struct(u32) {
        mm_int_sta0: u32,
    }),
    MM_INT_MASK0: mmio.Mmio(packed struct(u32) {
        mm_int_mask0: u32,
    }),
    MM_INT_CLR_0: mmio.Mmio(packed struct(u32) {
        mm_int_clr0: u32,
    }),
    MM_INT_STA1: mmio.Mmio(packed struct(u32) {
        mm_int_sta1: u32,
    }),
    MM_INT_MASK1: mmio.Mmio(packed struct(u32) {
        mm_int_mask1: u32,
    }),
    MM_INT_CLR_1: mmio.Mmio(packed struct(u32) {
        mm_int_clr1: u32,
    }),
    RESERVED0xb8: [56]u8,
    mmsys_debug_sel: mmio.Mmio(packed struct(u32) {
        mmsys_debug_sel: u4,
        reserved_4_31: u28,
    }),
    RESERVED0xf4: [8]u8,
    mmsys_misc_dummy: mmio.Mmio(packed struct(u32) {
        PIR_ctrl_o: u1,
        Light_sensor_ctrl_o: u1,
        IR_cut_ctrl_o: u1,
        dvp_sensor_pwdn: u1,
        dummy_reg: u28,
    }),
    DDR_debug: mmio.Mmio(packed struct(u32) {
        ddr_calib_done: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x104: [60]u8,
    mm_berr_cfg0: mmio.Mmio(packed struct(u32) {
        reg_berr_en: u3,
        reserved_3_7: u5,
        reg_codec_berr_en: u3,
        reserved_11_15: u5,
        reg_mmcpu_berr_en: u1,
        reserved_17_23: u7,
        reg_mminfra_berr_en: u5,
        reserved_29_31: u3,
    }),
    mm_berr_cfg1: mmio.Mmio(packed struct(u32) {
        reg_berr_clr: u1,
        reg_codec_berr_clr: u1,
        reg_mmcpu_berr_clr: u1,
        reg_mminfra_berr_clr: u1,
        reserved_4_7: u4,
        reg_berr_last: u1,
        reg_codec_berr_last: u1,
        reg_mmcpu_berr_last: u1,
        reg_mminfra_berr_last: u1,
        reserved_12_15: u4,
        sts_berr: u1,
        sts_codec_berr: u1,
        sts_mmcpu_berr: u1,
        sts_mminfra_berr: u1,
        reserved_20_23: u4,
        sts_berr_write: u1,
        sts_codec_berr_write: u1,
        sts_mmcpu_berr_write: u1,
        sts_mminfra_berr_write: u1,
        reserved_28_31: u4,
    }),
    mm_berr_cfg2: mmio.Mmio(packed struct(u32) {
        sts_berr_src: u3,
        reserved_3_7: u5,
        sts_berr_id: u4,
        reserved_12_15: u4,
        sts_codec_berr_src: u3,
        reserved_19_23: u5,
        sts_codec_berr_id: u1,
        reserved_25_31: u7,
    }),
    mm_berr_cfg3: mmio.Mmio(packed struct(u32) {
        sts_mmcpu_berr_src: u1,
        reserved_1_7: u7,
        sts_mmcpu_berr_id: u4,
        reserved_12_15: u4,
        sts_mminfra_berr_src: u5,
        reserved_21_23: u3,
        sts_mminfra_berr_id: u6,
        reserved_30_31: u2,
    }),
    mm_berr_cfg4: mmio.Mmio(packed struct(u32) {
        sts_berr_addr: u32,
    }),
    mm_berr_cfg5: mmio.Mmio(packed struct(u32) {
        sts_codec_berr_addr: u32,
    }),
    mm_berr_cfg6: mmio.Mmio(packed struct(u32) {
        sts_mmcpu_berr_addr: u32,
    }),
    mm_berr_cfg7: mmio.Mmio(packed struct(u32) {
        sts_mminfra_berr_addr: u32,
    }),
};
pub const PDS = extern struct {
    PDS_CTL: mmio.Mmio(packed struct(u32) {
        pds_start_ps: u1,
        cr_sleep_forever: u1,
        cr_xtal_force_off: u1,
        cr_pds_wifi_save_state: u1,
        cr_pds_pd_dcdc11: u1,
        cr_pds_pd_bg_sys: u1,
        cr_pds_ctrl_gpio_ie_pu_pd: u1,
        cr_pds_pd_dcdc18: u1,
        cr_pds_gate_clk: u1,
        cr_pds_mem_stby: u1,
        cr_pds_glb_reg_reset_protect: u1,
        cr_pds_iso_en: u1,
        cr_pds_wait_xtal_rdy: u1,
        cr_pds_pwr_off: u1,
        cr_pds_pd_xtal: u1,
        cr_pds_ctrl_soc_enb: u1,
        cr_pds_rst_soc: u1,
        cr_pds_rc32m_off_dis: u1,
        cr_pds_dcdc11_vsel_en: u1,
        cr_pds_ctrl_usbpll_pd: u1,
        cr_pds_ctrl_aupll_pd: u1,
        cr_pds_ctrl_cpupll_pd: u1,
        cr_pds_ctrl_wifipll_pd: u1,
        cr_pds_dcdc11_vol: u5,
        cr_pds_ctrl_rf: u2,
        cr_pds_start_use_tbtt_sleep: u1,
        cr_pds_gpio_iso_mode: u1,
    }),
    PDS_TIME1: mmio.Mmio(packed struct(u32) {
        cr_sleep_duration: u32,
    }),
    RESERVED0x8: [4]u8,
    PDS_INT: mmio.Mmio(packed struct(u32) {
        ro_pds_wake_int: u1,
        ro_pds_rf_done_int: u1,
        ro_pds_wifi_tbtt_sleep_irq: u1,
        ro_pds_wifi_tbtt_wakeup_irq: u1,
        cr_pds_wake_int_mask: u1,
        cr_pds_rf_done_int_mask: u1,
        cr_pds_wifi_tbtt_sleep_irq_mask: u1,
        cr_pds_wifi_tbtt_wakeup_irq_mask: u1,
        cr_pds_int_clr: u1,
        reserved_9: u1,
        cr_pds_wakeup_src_en: u11,
        ro_pds_wakeup_event: u11,
    }),
    PDS_CTL2: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        cr_pds_force_mm_pwr_off: u1,
        reserved_2: u1,
        cr_pds_force_usb_pwr_off: u1,
        reserved_4: u1,
        cr_pds_force_mm_iso_en: u1,
        reserved_6: u1,
        cr_pds_force_usb_iso_en: u1,
        cr_pds_force_np_pds_rst: u1,
        cr_pds_force_mm_pds_rst: u1,
        cr_pds_force_wb_pds_rst: u1,
        cr_pds_force_usb_pds_rst: u1,
        cr_pds_force_np_mem_stby: u1,
        cr_pds_force_mm_mem_stby: u1,
        cr_pds_force_wb_mem_stby: u1,
        cr_pds_force_usb_mem_stby: u1,
        cr_pds_force_np_gate_clk: u1,
        cr_pds_force_mm_gate_clk: u1,
        cr_pds_force_wb_gate_clk: u1,
        cr_pds_force_usb_gate_clk: u1,
        reserved_20_31: u12,
    }),
    PDS_CTL3: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        cr_pds_force_misc_pwr_off: u1,
        reserved_2_3: u2,
        cr_pds_force_misc_iso_en: u1,
        reserved_5_6: u2,
        cr_pds_force_misc_pds_rst: u1,
        reserved_8_9: u2,
        cr_pds_force_misc_mem_stby: u1,
        reserved_11_12: u2,
        cr_pds_force_misc_gate_clk: u1,
        reserved_14_25: u12,
        cr_pds_mm_iso_en: u1,
        reserved_27_28: u2,
        cr_pds_usb_iso_en: u1,
        cr_pds_misc_iso_en: u1,
        reserved_31: u1,
    }),
    PDS_CTL4: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        cr_pds_np_reset: u1,
        cr_pds_np_mem_stby: u1,
        cr_pds_np_gate_clk: u1,
        reserved_4_7: u4,
        cr_pds_mm_pwr_off: u1,
        cr_pds_mm_reset: u1,
        cr_pds_mm_mem_stby: u1,
        cr_pds_mm_gate_clk: u1,
        reserved_12: u1,
        cr_pds_wb_reset: u1,
        cr_pds_wb_mem_stby: u1,
        cr_pds_wb_gate_clk: u1,
        reserved_16_19: u4,
        cr_pds_usb_pwr_off: u1,
        cr_pds_usb_reset: u1,
        cr_pds_usb_mem_stby: u1,
        cr_pds_usb_gate_clk: u1,
        cr_pds_misc_pwr_off: u1,
        cr_pds_misc_reset: u1,
        cr_pds_misc_mem_stby: u1,
        cr_pds_misc_gate_clk: u1,
        reserved_28_31: u4,
    }),
    pds_stat: mmio.Mmio(packed struct(u32) {
        ro_pds_state: u5,
        reserved_5_7: u3,
        ro_pds_rf_state: u5,
        reserved_13_23: u11,
        pds_reset_event: u3,
        reserved_27_30: u4,
        pds_clr_reset_event: u1,
    }),
    pds_ram1: mmio.Mmio(packed struct(u32) {
        cr_ocram_slp: u4,
        cr_ocram_ret: u4,
        cr_pds_ram_clk_cnt: u6,
        reserved_14_15: u2,
        cr_pds_ram_clk2_cnt: u6,
        reserved_22_23: u2,
        cr_pds_ctrl_np_ram_clk: u1,
        cr_pds_ctrl_mm_ram_clk: u1,
        cr_pds_ctrl_wb_ram_clk: u1,
        cr_pds_ctrl_usb_ram_clk: u1,
        cr_pds_ctrl_misc_ram_clk: u1,
        reserved_29: u1,
        cr_pds_ctrl_ram_clk2: u1,
        cr_pds_ctrl_ram_clk: u1,
    }),
    PDS_CTL5: mmio.Mmio(packed struct(u32) {
        cr_np_wfi_mask: u1,
        reserved_1: u1,
        cr_mm_wfi_mask: u1,
        reserved_3: u1,
        cr_pico_wfi_mask: u1,
        reserved_5_7: u3,
        cr_pds_ctrl_usb33: u1,
        cr_pds_pd_ldo18io: u1,
        reserved_10_15: u6,
        cr_pds_gpio_keep_en: u3,
        reserved_19_31: u13,
    }),
    PDS_RAM2: mmio.Mmio(packed struct(u32) {
        cr_wram_slp: u10,
        cr_wram_ret: u10,
        reserved_20_31: u12,
    }),
    RESERVED0x2c: [4]u8,
    pds_gpio_i_set: mmio.Mmio(packed struct(u32) {
        cr_pds_gpio_ie_set: u3,
        cr_pds_gpio_pd_set: u3,
        cr_pds_gpio_pu_set: u3,
        reserved_9_31: u23,
    }),
    pds_gpio_pd_set: mmio.Mmio(packed struct(u32) {
        cr_pds_gpio_set_int_mask: u32,
    }),
    RESERVED0x38: [8]u8,
    pds_gpio_int: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        pds_gpio_set1_int_clr: u1,
        reserved_3: u1,
        pds_gpio_set1_int_mode: u4,
        reserved_8_9: u2,
        pds_gpio_set2_int_clr: u1,
        reserved_11: u1,
        pds_gpio_set2_int_mode: u4,
        reserved_16_17: u2,
        pds_gpio_set3_int_clr: u1,
        reserved_19: u1,
        pds_gpio_set3_int_mode: u4,
        reserved_24_25: u2,
        pds_gpio_set4_int_clr: u1,
        reserved_27: u1,
        pds_gpio_set4_int_mode: u4,
    }),
    pds_gpio_stat: mmio.Mmio(packed struct(u32) {
        pds_gpio_int_stat: u32,
    }),
    RESERVED0x48: [200]u8,
    cpu_core_cfg0: mmio.Mmio(packed struct(u32) {
        reserved_0_27: u28,
        reg_pico_clk_en: u1,
        e902_dfs_req: u1,
        e902_dfs_ack: u1,
        reserved_31: u1,
    }),
    cpu_core_cfg1: mmio.Mmio(packed struct(u32) {
        reserved_0_3: u4,
        reg_pll_sel: u2,
        reserved_6_7: u2,
        reg_mcu1_clk_en: u1,
        reserved_9_31: u23,
    }),
    RESERVED0x118: [20]u8,
    cpu_core_cfg7: mmio.Mmio(packed struct(u32) {
        reg_pico_div: u8,
        reserved_8_27: u20,
        e902_lpmd_b: u2,
        reserved_30: u1,
        pico_rst_mask: u1,
    }),
    cpu_core_cfg8: mmio.Mmio(packed struct(u32) {
        e902_rtc_div: u10,
        reserved_10_29: u20,
        e902_rtc_rst: u1,
        e902_rtc_en: u1,
    }),
    cpu_core_cfg9: mmio.Mmio(packed struct(u32) {
        pico_rtc_cnt_l: u32,
    }),
    cpu_core_cfg10: mmio.Mmio(packed struct(u32) {
        pico_rtc_cnt_h: u32,
    }),
    RESERVED0x13c: [4]u8,
    cpu_core_cfg12: mmio.Mmio(packed struct(u32) {
        e902_iahbl_base: u12,
        reserved_12_15: u4,
        e902_iahbl_mask: u12,
        reserved_28_31: u4,
    }),
    cpu_core_cfg13: mmio.Mmio(packed struct(u32) {
        e902_rst_addr: u32,
    }),
    cpu_core_cfg14: mmio.Mmio(packed struct(u32) {
        e906_rst_addr: u32,
    }),
    tzc_pds: mmio.Mmio(packed struct(u32) {
        cr_e902_cfg_wr_lock: u1,
        cr_e906_cfg_wr_lock: u1,
        reserved_2_31: u30,
    }),
    RESERVED0x150: [432]u8,
    rc32m_ctrl0: mmio.Mmio(packed struct(u32) {
        rc32m_cal_done: u1,
        rc32m_rdy: u1,
        rc32m_cal_inprogress: u1,
        rc32m_cal_div: u2,
        rc32m_cal_precharge: u1,
        rc32m_dig_code_fr_cal: u8,
        reserved_14_16: u3,
        rc32m_allow_cal: u1,
        rc32m_refclk_half: u1,
        rc32m_ext_code_en: u1,
        rc32m_cal_en: u1,
        rc32m_pd: u1,
        rc32m_code_fr_ext: u8,
        reserved_30_31: u2,
    }),
    rc32m_ctrl1: mmio.Mmio(packed struct(u32) {
        rc32m_test_en: u1,
        rc32m_soft_rst: u1,
        rc32m_clk_soft_rst: u1,
        rc32m_clk_inv: u1,
        rc32m_clk_force_on: u1,
        reserved_5_23: u19,
        rc32m_reserved: u8,
    }),
    RESERVED0x308: [248]u8,
    pu_rst_clkpll: mmio.Mmio(packed struct(u32) {
        reserved_0_8: u9,
        cr_pds_pu_clkpll_sfreg: u1,
        cr_pds_pu_clkpll: u1,
        reserved_11_31: u21,
    }),
    RESERVED0x404: [252]u8,
    usb_ctl: mmio.Mmio(packed struct(u32) {
        reg_usb_sw_rst_n: u1,
        reg_usb_ext_susp_n: u1,
        reg_usb_wakeup: u1,
        reg_usb_l1_wakeup: u1,
        reg_usb_drvbus_pol: u1,
        reg_usb_iddig: u1,
        reserved_6_31: u26,
    }),
    usb_phy_ctrl: mmio.Mmio(packed struct(u32) {
        reg_usb_phy_ponrst: u1,
        reg_usb_phy_oscouten: u1,
        reg_usb_phy_xtlsel: u2,
        reg_usb_phy_outclksel: u1,
        reg_usb_phy_pllaliv: u1,
        reg_pu_usb20_psw: u1,
        reserved_7_31: u25,
    }),
    RESERVED0x508: [1272]u8,
    touch1: mmio.Mmio(packed struct(u32) {
        touch_vref_sel: u3,
        touch_vldo_sel: u3,
        touch_comp_hys_sel: u1,
        touch_current_sel: u1,
        reserved_8_15: u8,
        touch_clk_sel: u1,
        touch_clk_div_ratio: u3,
        touch_pcharge_high: u3,
        touch_pcharge_low: u3,
        touch_cont_en: u1,
        touch_cycle_en: u1,
        touch_ulp_en: u1,
        reserved_29: u1,
        pu_touch: u1,
        reserved_31: u1,
    }),
    touch2: mmio.Mmio(packed struct(u32) {
        touch_channel_sel: u4,
        touch_channel0_highz_en: u1,
        touch_channel1_highz_en: u1,
        touch_channel2_highz_en: u1,
        touch_channel3_highz_en: u1,
        touch_channel4_highz_en: u1,
        touch_channel5_highz_en: u1,
        touch_channel6_highz_en: u1,
        touch_channel7_highz_en: u1,
        touch_channel8_highz_en: u1,
        touch_channel9_highz_en: u1,
        touch_channel10_highz_en: u1,
        touch_channel11_highz_en: u1,
        reserved_16_31: u16,
    }),
    touch3: mmio.Mmio(packed struct(u32) {
        touch_channel_cal_en: u1,
        touch_force_value_en: u1,
        touch_data_hys_en: u1,
        reserved_3: u1,
        touch_lta_en: u1,
        touch_lta_order: u3,
        touch_flt_en: u1,
        touch_flt_order: u3,
        touch_self_mutual_sel: u1,
        touch_vldo_ccsel: u2,
        reserved_15_17: u3,
        ten_touch: u1,
        reserved_19_31: u13,
    }),
    Touch_sleep_time: mmio.Mmio(packed struct(u32) {
        touch_sleep_cycle: u23,
        reserved_23_31: u9,
    }),
    touch_data_hystersis: mmio.Mmio(packed struct(u32) {
        touch_data_hys: u9,
        reserved_9_31: u23,
    }),
    Channel_force_data_0: mmio.Mmio(packed struct(u32) {
        touch_force_data_ch0: u16,
        touch_force_data_ch1: u16,
    }),
    Channel_force_data_1: mmio.Mmio(packed struct(u32) {
        touch_force_data_ch2: u16,
        touch_force_data_ch3: u16,
    }),
    Channel_force_data_2: mmio.Mmio(packed struct(u32) {
        touch_force_data_ch4: u16,
        touch_force_data_ch5: u16,
    }),
    Channel_force_data_3: mmio.Mmio(packed struct(u32) {
        touch_force_data_ch6: u16,
        touch_force_data_ch7: u16,
    }),
    Channel_force_data_4: mmio.Mmio(packed struct(u32) {
        touch_force_data_ch8: u16,
        touch_force_data_ch9: u16,
    }),
    Channel_force_data_5: mmio.Mmio(packed struct(u32) {
        touch_force_data_ch10: u16,
        touch_force_data_ch11: u16,
    }),
    Channel_vth_data_0: mmio.Mmio(packed struct(u32) {
        touch_vth_data_ch0: u8,
        touch_vth_data_ch1: u8,
        touch_vth_data_ch2: u8,
        touch_vth_data_ch3: u8,
    }),
    Channel_vth_data_1: mmio.Mmio(packed struct(u32) {
        touch_vth_data_ch4: u8,
        touch_vth_data_ch5: u8,
        touch_vth_data_ch6: u8,
        touch_vth_data_ch7: u8,
    }),
    Channel_vth_data_2: mmio.Mmio(packed struct(u32) {
        touch_vth_data_ch8: u8,
        touch_vth_data_ch9: u8,
        touch_vth_data_ch10: u8,
        touch_vth_data_ch11: u8,
    }),
    Channel_raw_data_0: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch0: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_1: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch1: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_2: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch2: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_3: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch3: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_4: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch4: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_5: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch5: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_6: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch6: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_7: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch7: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_8: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch8: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_9: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch9: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_10: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch10: u16,
        reserved_16_31: u16,
    }),
    Channel_raw_data_11: mmio.Mmio(packed struct(u32) {
        touch_raw_data_ch11: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_0: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch0: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_1: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch1: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_2: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch2: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_3: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch3: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_4: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch4: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_5: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch5: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_6: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch6: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_7: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch7: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_8: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch8: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_9: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch9: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_10: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch10: u16,
        reserved_16_31: u16,
    }),
    Channel_LTA_data_11: mmio.Mmio(packed struct(u32) {
        touch_lta_data_ch11: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_0: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch0: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_1: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch1: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_2: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch2: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_3: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch3: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_4: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch4: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_5: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch5: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_6: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch6: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_7: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch7: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_8: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch8: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_9: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch9: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_10: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch10: u16,
        reserved_16_31: u16,
    }),
    Channel_FLT_data_11: mmio.Mmio(packed struct(u32) {
        touch_flt_data_ch11: u16,
        reserved_16_31: u16,
    }),
    touch_rsvd: mmio.Mmio(packed struct(u32) {
        touch_reserved: u8,
        reserved_8_31: u24,
    }),
    touch_int_setting: mmio.Mmio(packed struct(u32) {
        touch_int_clr: u12,
        reserved_12_15: u4,
        touch_int_mask: u12,
        reserved_28_30: u3,
        touch_int_en: u1,
    }),
    touch_int_status: mmio.Mmio(packed struct(u32) {
        touch_int_status: u12,
        touch_end_flag: u1,
        reserved_13_31: u19,
    }),
};
pub const PSRAM = extern struct {
    psram_configure: mmio.Mmio(packed struct(u32) {
        reg_vendor_sel: u3,
        reserved_3: u1,
        reg_ap_mr: u3,
        reserved_7: u1,
        reg_wb_reg_sel: u3,
        reserved_11: u1,
        reg_config_w_pusle: u1,
        reg_config_r_pusle: u1,
        sts_config_w_done: u1,
        sts_config_r_done: u1,
        reg_config_req: u1,
        reg_config_gnt: u1,
        reg_x16_mode: u1,
        reg_wb_hyper3: u1,
        reg_pck_s_div: u3,
        reg_clkn_free: u1,
        reserved_24_27: u4,
        reg_linear_bnd_b: u4,
    }),
    psram_manual_control: mmio.Mmio(packed struct(u32) {
        reg_wc_sw: u7,
        reserved_7: u1,
        reg_wc_sw_en: u1,
        reg_state_hold_tick: u1,
        reg_dqs_latch_inv: u1,
        reg_wb_bl2_mask: u1,
        reg_force_ceb_low: u1,
        reg_force_ceb_high: u1,
        reg_psram_resetb: u1,
        reg_ck_edge_nali: u1,
        sts_config_read: u16,
    }),
    fifo_thres_control: mmio.Mmio(packed struct(u32) {
        reg_mask_w_fifo_cnt: u16,
        reg_mask_r_fifo_rem: u16,
    }),
    psram_manual_control2: mmio.Mmio(packed struct(u32) {
        reg_hold_cycle_sw: u7,
        reg_hc_sw_en: u1,
        reg_dqs_rel_val: u7,
        reserved_15: u1,
        reg_pwrap_sw_sht_b: u4,
        reserved_20_22: u3,
        reg_pwrap_sw_en: u1,
        reg_addr_mask: u8,
    }),
    winbond_psram_configure: mmio.Mmio(packed struct(u32) {
        reg_wb_latency: u4,
        reg_wb_drive_st: u3,
        reg_wb_hybrid_en: u1,
        reg_wb_burst_length: u3,
        reserved_11: u1,
        reg_wb_fix_latency: u1,
        reg_wb_dpd_dis: u1,
        reserved_14_15: u2,
        reg_wb_pasr: u5,
        reserved_21_23: u3,
        reg_wb_hybrid_slp: u1,
        reg_wb_linear_dis: u1,
        reserved_26_28: u3,
        reg_wb_ipd: u1,
        reg_wb_mclk_type: u1,
        reg_wb_sw_rst: u1,
    }),
    winbond_psram_status: mmio.Mmio(packed struct(u32) {
        sts_wb_latency: u4,
        sts_wb_drive_st: u3,
        sts_wb_hybrid_en: u1,
        sts_wb_burst_length: u3,
        reserved_11: u1,
        sts_wb_fix_latency: u1,
        sts_wb_dpd_dis: u1,
        reserved_14_15: u2,
        sts_wb_pasr: u5,
        reserved_21_23: u3,
        sts_wb_hybrid_slp: u1,
        reserved_25_29: u5,
        sts_wb_mclk_type: u1,
        reserved_31: u1,
    }),
    winbond_psram_configure2: mmio.Mmio(packed struct(u32) {
        reg_wb_zq_code: u4,
        reserved_4_31: u28,
    }),
    RESERVED0x1c: [4]u8,
    apmemory_psram_configure: mmio.Mmio(packed struct(u32) {
        reg_ap_burst_length: u2,
        reserved_2_3: u2,
        reg_ap_burst_type: u1,
        reg_ap_rbx: u1,
        reg_ap_dpd: u1,
        reg_ap_sleep: u1,
        reg_ap_pasr: u3,
        reserved_11: u1,
        reg_ap_w_latency_code: u3,
        reserved_15: u1,
        reg_ap_drive_st: u2,
        reg_ap_rf: u2,
        reg_ap_r_latency_code: u3,
        reserved_23: u1,
        reg_ap_r_latency_type: u1,
        reg_ap_linear_dis: u1,
        reserved_26_27: u2,
        reg_glb_reset_pulse: u1,
        reserved_29_31: u3,
    }),
    apmemory_psram_status: mmio.Mmio(packed struct(u32) {
        sts_ap_burst_length: u2,
        reserved_2_3: u2,
        sts_ap_burst_type: u1,
        sts_ap_rbx: u1,
        sts_ap_x16_mode: u1,
        reserved_7: u1,
        sts_ap_pasr: u3,
        reserved_11: u1,
        sts_ap_w_latency_code: u3,
        reserved_15: u1,
        sts_ap_drive_st: u2,
        sts_ap_rf: u2,
        sts_ap_r_latency_code: u3,
        reserved_23: u1,
        sts_ap_r_latency_type: u1,
        reserved_25_31: u7,
    }),
    RESERVED0x28: [8]u8,
    psram_manual_control3: mmio.Mmio(packed struct(u32) {
        reg_adq_rel_val: u7,
        reserved_7: u1,
        reg_wrap2incr_en: u1,
        reserved_9_31: u23,
    }),
    RESERVED0x34: [76]u8,
    psram_intf_delay_ctrl0: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_o_dqs_oen0: u8,
        reg_delay_sel_o_ceb: u8,
        reg_delay_sel_o_clk_n: u8,
        reg_delay_sel_o_clk: u8,
    }),
    psram_intf_delay_ctrl1: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_o_adq1: u8,
        reg_delay_sel_o_adq0: u8,
        reg_delay_sel_o_adq_oen0: u8,
        reg_delay_sel_o_dqs0: u8,
    }),
    psram_intf_delay_ctrl2: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_o_adq5: u8,
        reg_delay_sel_o_adq4: u8,
        reg_delay_sel_o_adq3: u8,
        reg_delay_sel_o_adq2: u8,
    }),
    psram_intf_delay_ctrl3: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_i_adq1: u8,
        reg_delay_sel_i_adq0: u8,
        reg_delay_sel_o_adq7: u8,
        reg_delay_sel_o_adq6: u8,
    }),
    psram_intf_delay_ctrl4: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_i_adq5: u8,
        reg_delay_sel_i_adq4: u8,
        reg_delay_sel_i_adq3: u8,
        reg_delay_sel_i_adq2: u8,
    }),
    psram_intf_delay_ctrl5: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_i_dqs0: u16,
        reg_delay_sel_i_adq7: u8,
        reg_delay_sel_i_adq6: u8,
    }),
    psram_intf_delay_ctrl6: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_o_adq9: u8,
        reg_delay_sel_o_adq8: u8,
        reg_delay_sel_o_adq_oen1: u8,
        reg_delay_sel_o_dqs1: u8,
    }),
    psram_intf_delay_ctrl7: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_o_adq13: u8,
        reg_delay_sel_o_adq12: u8,
        reg_delay_sel_o_adq11: u8,
        reg_delay_sel_o_adq10: u8,
    }),
    psram_intf_delay_ctrl8: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_i_adq9: u8,
        reg_delay_sel_i_adq8: u8,
        reg_delay_sel_o_adq15: u8,
        reg_delay_sel_o_adq14: u8,
    }),
    psram_intf_delay_ctrl9: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_i_adq13: u8,
        reg_delay_sel_i_adq12: u8,
        reg_delay_sel_i_adq11: u8,
        reg_delay_sel_i_adq10: u8,
    }),
    psram_intf_delay_ctrlA: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_i_dqs1: u16,
        reg_delay_sel_i_adq15: u8,
        reg_delay_sel_i_adq14: u8,
    }),
    psram_intf_delay_ctrlB: mmio.Mmio(packed struct(u32) {
        reg_delay_sel_o_dqs_mask: u8,
        reg_delay_sel_o_dqs_oen1: u8,
        reserved_16_31: u16,
    }),
    RESERVED0xb0: [16]u8,
    psram_dbg_sel: mmio.Mmio(packed struct(u32) {
        reg_psram_dbg_en: u1,
        reserved_1_3: u3,
        reg_psram_dbg_sel: u4,
        reserved_8_31: u24,
    }),
    RESERVED0xc4: [44]u8,
    psram_dummy_reg: mmio.Mmio(packed struct(u32) {
        reg_psram_dummy_reg: u32,
    }),
    psram_timeout_reg: mmio.Mmio(packed struct(u32) {
        reg_timeout_en: u1,
        reg_timeout_clr: u1,
        sts_timeout: u1,
        reserved_3_15: u13,
        reg_timeout_cnt: u12,
        reserved_28_31: u4,
    }),
    RESERVED0xf8: [8]u8,
    psram_rough_delay_ctrl0: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_o_dqs_oen0: u8,
        reg_rough_sel_o_ceb: u8,
        reg_rough_sel_o_clk_n: u8,
        reg_rough_sel_o_clk: u8,
    }),
    psram_rough_delay_ctrl1: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_o_adq1: u8,
        reg_rough_sel_o_adq0: u8,
        reg_rough_sel_o_adq_oen0: u8,
        reg_rough_sel_o_dqs0: u8,
    }),
    psram_rough_delay_ctrl2: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_o_adq5: u8,
        reg_rough_sel_o_adq4: u8,
        reg_rough_sel_o_adq3: u8,
        reg_rough_sel_o_adq2: u8,
    }),
    psram_rough_delay_ctrl3: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_i_adq1: u8,
        reg_rough_sel_i_adq0: u8,
        reg_rough_sel_o_adq7: u8,
        reg_rough_sel_o_adq6: u8,
    }),
    psram_rough_delay_ctrl4: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_i_adq5: u8,
        reg_rough_sel_i_adq4: u8,
        reg_rough_sel_i_adq3: u8,
        reg_rough_sel_i_adq2: u8,
    }),
    psram_rough_delay_ctrl5: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_i_dqs0: u16,
        reg_rough_sel_i_adq7: u8,
        reg_rough_sel_i_adq6: u8,
    }),
    psram_rough_delay_ctrl6: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_o_adq9: u8,
        reg_rough_sel_o_adq8: u8,
        reg_rough_sel_o_adq_oen1: u8,
        reg_rough_sel_o_dqs1: u8,
    }),
    psram_rough_delay_ctrl7: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_o_adq13: u8,
        reg_rough_sel_o_adq12: u8,
        reg_rough_sel_o_adq11: u8,
        reg_rough_sel_o_adq10: u8,
    }),
    psram_rough_delay_ctrl8: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_i_adq9: u8,
        reg_rough_sel_i_adq8: u8,
        reg_rough_sel_o_adq15: u8,
        reg_rough_sel_o_adq14: u8,
    }),
    psram_rough_delay_ctrl9: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_i_adq13: u8,
        reg_rough_sel_i_adq12: u8,
        reg_rough_sel_i_adq11: u8,
        reg_rough_sel_i_adq10: u8,
    }),
    psram_rough_delay_ctrlA: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_i_dqs1: u16,
        reg_rough_sel_i_adq15: u8,
        reg_rough_sel_i_adq14: u8,
    }),
    psram_rough_delay_ctrlB: mmio.Mmio(packed struct(u32) {
        reg_rough_sel_o_dqs_mask: u8,
        reg_rough_sel_o_dqs_oen1: u8,
        reserved_16_31: u16,
    }),
};
pub const PSRAM_UHS = extern struct {
    UHS_basic: mmio.Mmio(packed struct(u32) {
        reg_init_en: u1,
        reg_af_en: u1,
        reg_config_req: u1,
        reg_config_gnt: u1,
        reserved_4_7: u4,
        reg_mode_reg: u8,
        reg_addrMB_msk: u8,
        reserved_24_27: u4,
        reg_linear_bnd_b: u4,
    }),
    UHS_cmd: mmio.Mmio(packed struct(u32) {
        reg_glbr_pulse: u1,
        reg_srfi_pulse: u1,
        reg_srfo_pulse: u1,
        reg_regw_pulse: u1,
        reg_regr_pulse: u1,
        reserved_5_7: u3,
        sts_glbr_done: u1,
        sts_srfi_done: u1,
        sts_srfo_done: u1,
        sts_regw_done: u1,
        sts_regr_done: u1,
        sts_init_done: u1,
        reserved_14_23: u10,
        sts_config_read: u8,
    }),
    UHS_fifo_thre: mmio.Mmio(packed struct(u32) {
        reg_mask_w_fifo_cnt: u16,
        reg_mask_r_fifo_rem: u16,
    }),
    UHS_manual: mmio.Mmio(packed struct(u32) {
        reg_force_ceb_low: u1,
        reg_force_ceb_high: u1,
        reg_psram_resetb: u1,
        reg_x16_mode: u1,
        reg_wrap2incr_en: u1,
        reserved_5_15: u11,
        reg_pck_s_div: u3,
        reserved_19_23: u5,
        reg_pck_t_div: u8,
    }),
    UHS_auto_fresh_1: mmio.Mmio(packed struct(u32) {
        reg_win_cycle: u28,
        reserved_28_31: u4,
    }),
    UHS_auto_fresh_2: mmio.Mmio(packed struct(u32) {
        reg_refi_cycle: u16,
        reg_win_ref_cnt: u13,
        reserved_29_31: u3,
    }),
    UHS_auto_fresh_3: mmio.Mmio(packed struct(u32) {
        reg_auto_ref_thre: u12,
        reserved_12_15: u4,
        auto_refresh_level: u12,
        reserved_28_31: u4,
    }),
    UHS_auto_fresh_4: mmio.Mmio(packed struct(u32) {
        reg_bust_cycle: u7,
        reserved_7_31: u25,
    }),
    UHS_psram_configure: mmio.Mmio(packed struct(u32) {
        reg_uhs_latency: u3,
        reserved_3: u1,
        reg_uhs_drive_st: u4,
        reg_uhs_bl_16: u1,
        reg_uhs_bl_32: u1,
        reg_uhs_bl_64: u1,
        reserved_11_31: u21,
    }),
    UHS_psram_status: mmio.Mmio(packed struct(u32) {
        sts_uhs_latency: u3,
        reserved_3: u1,
        sts_uhs_drive_st: u4,
        sts_uhs_bl_16: u1,
        sts_uhs_bl_32: u1,
        sts_uhs_bl_64: u1,
        reserved_11_31: u21,
    }),
    RESERVED0x28: [8]u8,
    UHS_timing_ctrl: mmio.Mmio(packed struct(u32) {
        reg_trc_cycle: u8,
        reg_tcphr_cycle: u8,
        reg_tcphw_cycle: u8,
        reg_trfc_cycle: u8,
    }),
    UHS_rsvd_reg: mmio.Mmio(packed struct(u32) {
        reg_mr0_7: u1,
        reg_mr2_2_0: u3,
        reg_mr2_7_6: u2,
        reserved_6_31: u26,
    }),
    RESERVED0x38: [136]u8,
    UHS_dbg_sel: mmio.Mmio(packed struct(u32) {
        reg_psram_dbg_en: u1,
        reserved_1_3: u3,
        reg_psram_dbg_sel: u4,
        reserved_8_31: u24,
    }),
    RESERVED0xc4: [44]u8,
    UHS_dummy_reg: mmio.Mmio(packed struct(u32) {
        reg_psram_dummy_reg: u32,
    }),
    RESERVED0xf4: [12]u8,
    phy_cfg_00: mmio.Mmio(packed struct(u32) {
        dqs_rdy: u1,
        reserved_1_7: u7,
        ck_sr: u2,
        reserved_10_14: u5,
        clk0_polarity: u1,
        ck_dly_drv: u4,
        cen_sr: u2,
        reserved_22_27: u6,
        cen_dly_drv: u4,
    }),
    phy_cfg_04: mmio.Mmio(packed struct(u32) {
        reserved_0_3: u4,
        dm1_sr: u2,
        reserved_6_11: u6,
        dm1_dly_drv: u4,
        reserved_16_19: u4,
        dm0_sr: u2,
        reserved_22_27: u6,
        dm0_dly_drv: u4,
    }),
    phy_cfg_08: mmio.Mmio(packed struct(u32) {
        dq1_sr: u2,
        reserved_2_7: u6,
        dq1_dly_rx: u4,
        dq1_dly_drv: u4,
        dq0_sr: u2,
        reserved_18_23: u6,
        dq0_dly_rx: u4,
        dq0_dly_drv: u4,
    }),
    phy_cfg_0C: mmio.Mmio(packed struct(u32) {
        dq3_sr: u2,
        reserved_2_7: u6,
        dq3_dly_rx: u4,
        dq3_dly_drv: u4,
        dq2_sr: u2,
        reserved_18_23: u6,
        dq2_dly_rx: u4,
        dq2_dly_drv: u4,
    }),
    phy_cfg_10: mmio.Mmio(packed struct(u32) {
        dq5_sr: u2,
        reserved_2_7: u6,
        dq5_dly_rx: u4,
        dq5_dly_drv: u4,
        dq4_sr: u2,
        reserved_18_23: u6,
        dq4_dly_rx: u4,
        dq4_dly_drv: u4,
    }),
    phy_cfg_14: mmio.Mmio(packed struct(u32) {
        dq7_sr: u2,
        reserved_2_7: u6,
        dq7_dly_rx: u4,
        dq7_dly_drv: u4,
        dq6_sr: u2,
        reserved_18_23: u6,
        dq6_dly_rx: u4,
        dq6_dly_drv: u4,
    }),
    phy_cfg_18: mmio.Mmio(packed struct(u32) {
        dq9_sr: u2,
        reserved_2_7: u6,
        dq9_dly_rx: u4,
        dq9_dly_drv: u4,
        dq8_sr: u2,
        reserved_18_23: u6,
        dq8_dly_rx: u4,
        dq8_dly_drv: u4,
    }),
    phy_cfg_1C: mmio.Mmio(packed struct(u32) {
        dq11_sr: u2,
        reserved_2_7: u6,
        dq11_dly_rx: u4,
        dq11_dly_drv: u4,
        dq10_sr: u2,
        reserved_18_23: u6,
        dq10_dly_rx: u4,
        dq10_dly_drv: u4,
    }),
    phy_cfg_20: mmio.Mmio(packed struct(u32) {
        dq13_sr: u2,
        reserved_2_7: u6,
        dq13_dly_rx: u4,
        dq13_dly_drv: u4,
        dq12_sr: u2,
        reserved_18_23: u6,
        dq12_dly_rx: u4,
        dq12_dly_drv: u4,
    }),
    phy_cfg_24: mmio.Mmio(packed struct(u32) {
        dq15_sr: u2,
        reserved_2_7: u6,
        dq15_dly_rx: u4,
        dq15_dly_drv: u4,
        dq14_sr: u2,
        reserved_18_23: u6,
        dq14_dly_rx: u4,
        dq14_dly_drv: u4,
    }),
    phy_cfg_28: mmio.Mmio(packed struct(u32) {
        reserved_0_7: u8,
        dqs0n_dly_rx: u4,
        dqs0_sr: u2,
        dqs0_sel: u2,
        reserved_16_19: u4,
        dqs0_dly_rx: u4,
        dqs0_dly_drv: u4,
        dqs0_diff_dly_rx: u4,
    }),
    phy_cfg_2C: mmio.Mmio(packed struct(u32) {
        ipp5un_lpddr: u1,
        en_rx_fe: u1,
        en_bias: u1,
        reserved_3_7: u5,
        dqs1n_dly_rx: u4,
        dqs1_sr: u2,
        dqs1_sel: u2,
        reserved_16_19: u4,
        dqs1_dly_rx: u4,
        dqs1_dly_drv: u4,
        dqs1_diff_dly_rx: u4,
    }),
    phy_cfg_30: mmio.Mmio(packed struct(u32) {
        phy_wl_dq_dig: u3,
        reserved_3: u1,
        phy_wl_dq_ana: u3,
        reserved_7: u1,
        phy_wl_dig: u3,
        reserved_11: u1,
        phy_wl_ana: u3,
        reserved_15: u1,
        phy_rl_dig: u4,
        phy_rl_ana: u3,
        reserved_23: u1,
        oe_timer: u2,
        vref_mode: u1,
        oe_ctrl_hw: u1,
        odt_sel: u4,
    }),
    phy_cfg_34: mmio.Mmio(packed struct(u32) {
        reg_timer_dqs_start: u8,
        reg_timer_dqs_array_stop: u8,
        reg_timer_array_write: u8,
        reg_timer_array_read: u8,
    }),
    phy_cfg_38: mmio.Mmio(packed struct(u32) {
        reg_timer_auto_refresh: u8,
        reg_timer_reg_write: u8,
        reg_timer_reg_read: u8,
        reg_timer_dqs_stop: u8,
    }),
    phy_cfg_3C: mmio.Mmio(packed struct(u32) {
        reg_timer_self_refresh1_in: u8,
        reg_timer_self_refresh1_exit: u8,
        reg_timer_global_rst: u14,
        reserved_30_31: u2,
    }),
    phy_cfg_40: mmio.Mmio(packed struct(u32) {
        vref_sel: u4,
        vref_dq_sel: u4,
        reg_uhs_dmy0: u8,
        reg_uhs_dmy1: u8,
        reg_uhs_phy_ten: u1,
        soc_en_aon: u1,
        ten_uhs_phy: u1,
        ten_uhs_phy_dig: u1,
        reserved_28: u1,
        tx_clktree_gate_hw: u1,
        uhs_dc_tp_out_en: u1,
        uhs_phy_dqs_diff: u1,
    }),
    phy_cfg_44: mmio.Mmio(packed struct(u32) {
        reg_timer_array_read_busy: u8,
        reg_timer_array_write_busy: u8,
        reg_timer_reg_read_busy: u8,
        reg_timer_reg_write_busy: u8,
    }),
    phy_cfg_48: mmio.Mmio(packed struct(u32) {
        tmux: u3,
        chip_en_33: u1,
        tmux_uhs_phy_dig: u3,
        reserved_7: u1,
        psram_type: u2,
        reserved_10: u1,
        pu_uhs_pw1p8: u1,
        reg_test_div_sel: u3,
        en_rx_fe_hw: u1,
        reg_test_mux_sel: u3,
        force_fsm: u1,
        en_rx_fe_dly: u4,
        reserved_24_31: u8,
    }),
    phy_cfg_4C: mmio.Mmio(packed struct(u32) {
        tout_uhs_phy_dig: u16,
        odt_sel_dly: u4,
        odt_sel_hw: u1,
        reserved_21_31: u11,
    }),
    phy_cfg_50: mmio.Mmio(packed struct(u32) {
        dq_oe_up_p_reg: u3,
        reserved_3: u1,
        dq_oe_up_n_reg: u3,
        reserved_7: u1,
        dq_oe_mid_p_reg: u3,
        reserved_11: u1,
        dq_oe_mid_n_reg: u3,
        reserved_15: u1,
        dq_oe_dn_p_reg: u3,
        reserved_19: u1,
        dq_oe_dn_n_reg: u3,
        reserved_23: u1,
        phy_wl_cen_ana: u3,
        reserved_27_31: u5,
    }),
};
pub const SDH = extern struct {
    SD_SYS_ADDR_LOW: mmio.Mmio(packed struct(u16) {
        DMA_ADDR_L: u16,
    }),
    SD_SYS_ADDR_HIGH: mmio.Mmio(packed struct(u16) {
        DMA_ADDR_H: u16,
    }),
    SD_BLOCK_SIZE: mmio.Mmio(packed struct(u16) {
        BLOCK_SIZE: u12,
        HOST_DMA_BDRY: u3,
        Reserved_15: u1,
    }),
    SD_BLOCK_COUNT: mmio.Mmio(packed struct(u16) {
        BLOCK_COUNT: u16,
    }),
    SD_ARG_LOW: mmio.Mmio(packed struct(u16) {
        ARG_L: u16,
    }),
    SD_ARG_HIGH: mmio.Mmio(packed struct(u16) {
        ARG_H: u16,
    }),
    SD_TRANSFER_MODE: mmio.Mmio(packed struct(u16) {
        DMA_EN: u1,
        BLK_CNT_EN: u1,
        AUTO_CMD_EN: u2,
        TO_HOST_DIR: u1,
        MULTI_BLK_SEL: u1,
        Reserved_15_6: u10,
    }),
    SD_CMD: mmio.Mmio(packed struct(u16) {
        RESP_TYPE: u2,
        Reserved_2: u1,
        CMD_CRC_CHK_EN: u1,
        CMD_INDEX_CHK_EN: u1,
        DATA_PRESENT: u1,
        CMD_TYPE: u2,
        CMD_INDEX: u6,
        Reserved_15_14: u2,
    }),
    SD_RESP_0: mmio.Mmio(packed struct(u16) {
        RESP0: u16,
    }),
    SD_RESP_1: mmio.Mmio(packed struct(u16) {
        RESP1: u16,
    }),
    SD_RESP_2: mmio.Mmio(packed struct(u16) {
        RESP2: u16,
    }),
    SD_RESP_3: mmio.Mmio(packed struct(u16) {
        RESP3: u16,
    }),
    SD_RESP_4: mmio.Mmio(packed struct(u16) {
        RESP4: u16,
    }),
    SD_RESP_5: mmio.Mmio(packed struct(u16) {
        RESP5: u16,
    }),
    SD_RESP_6: mmio.Mmio(packed struct(u16) {
        RESP6: u16,
    }),
    SD_RESP_7: mmio.Mmio(packed struct(u16) {
        RESP7: u16,
    }),
    SD_BUFFER_DATA_PORT_0: mmio.Mmio(packed struct(u16) {
        CPU_DATA0: u16,
    }),
    SD_BUFFER_DATA_PORT_1: mmio.Mmio(packed struct(u16) {
        CPU_DATA1: u16,
    }),
    SD_PRESENT_STATE_1: mmio.Mmio(packed struct(u16) {
        CMD_INHIBIT_CMD: u1,
        CMD_INHIBIT_DAT: u1,
        _DAT_ACTIVE: u1,
        RETUNING_REQ: u1,
        Reserved_7_4: u4,
        TX_ACTIVE: u1,
        RX_ACTIVE: u1,
        BUFFER_WR_EN: u1,
        BUFFER_RD_EN: u1,
        Reserved_15_12: u4,
    }),
    SD_PRESENT_STATE_2: mmio.Mmio(packed struct(u16) {
        CARD_INSERTED: u1,
        CARD_STABLE: u1,
        CARD_DET: u1,
        WRITE_PROT: u1,
        DAT_LEVEL: u4,
        CMD_LEVEL: u1,
        Reserved_15_9: u7,
    }),
    SD_HOST_CTRL: mmio.Mmio(packed struct(u16) {
        LED_CTRL: u1,
        DATA_WIDTH: u1,
        HI_SPEED_EN: u1,
        DMA_SEL: u2,
        EX_DATA_WIDTH: u1,
        CARD_DET_L: u1,
        CARD_DET_S: u1,
        SD_BUS_POWER: u1,
        SD_BUS_VLT: u3,
        Reserved_15_12: u4,
    }),
    SD_BLOCK_GAP_CTRL: mmio.Mmio(packed struct(u16) {
        STOP_AT_BLOCK_GAP_REQ: u1,
        CONT_REQ: u1,
        RD_WAIT_CTL: u1,
        INT_BLK_GAP: u1,
        Reserved_7_4: u4,
        W_CARD_INT: u1,
        W_INSERTION: u1,
        W_REMOVAL: u1,
        Reserved_15_11: u5,
    }),
    SD_CLOCK_CTRL: mmio.Mmio(packed struct(u16) {
        INT_CLK_EN: u1,
        INT_CLK_STABLE: u1,
        SD_CLK_EN: u1,
        Reserved_4_3: u2,
        CLK_GEN_SEL: u1,
        SD_FREQ_SEL_HI: u2,
        SD_FREQ_SEL_LO: u8,
    }),
    SD_TIMEOUT_CTRL_SW_RESET: mmio.Mmio(packed struct(u16) {
        TIMEOUT_VALUE: u4,
        Reserved_7_4: u4,
        SW_RST_ALL: u1,
        SW_RST_CMD: u1,
        SW_RST_DAT: u1,
        Reserved_15_11: u5,
    }),
    SD_NORMAL_INT_STATUS: mmio.Mmio(packed struct(u16) {
        CMD_COMPLETE: u1,
        XFER_COMPLETE: u1,
        BLOCK_GAP_EVT: u1,
        DMA_INT: u1,
        TX_RDY: u1,
        RX_RDY: u1,
        CARD_INS_INT: u1,
        CARD_REM_INT: u1,
        CARD_INT: u1,
        INT_A: u1,
        INT_B: u1,
        INT_C: u1,
        RETUNING_INT: u1,
        Reserved_14_13: u2,
        ERR_INT: u1,
    }),
    SD_ERROR_INT_STATUS: mmio.Mmio(packed struct(u16) {
        CMD_TIMEOUT_ERR: u1,
        CMD_CRC_ERR: u1,
        CMD_END_BIT_ERR: u1,
        CMD_INDEX_ERR: u1,
        DATA_TIMEOUT_ERR: u1,
        RD_DATA_CRC_ERR: u1,
        RD_DATA_END_BIT_ERR: u1,
        CUR_LIMIT_ERR: u1,
        AUTO_CMD12_ERR: u1,
        ADMA_ERR: u1,
        TUNE_ERR: u1,
        Reserved_11: u1,
        SPI_ERR: u1,
        AXI_RESP_ERR: u1,
        CPL_TIMEOUT_ERR: u1,
        CRC_STATUS_ERR: u1,
    }),
    SD_NORMAL_INT_STATUS_EN: mmio.Mmio(packed struct(u16) {
        CMD_COMPLETE_EN: u1,
        XFER_COMPLETE_EN: u1,
        BLOCK_GAP_EVT_EN: u1,
        DMA_INT_EN: u1,
        TX_RDY_EN: u1,
        RD_RDY_EN: u1,
        CARD_INS_EN: u1,
        CARD_REM_EN: u1,
        CARD_INT_EN: u1,
        INT_A_INT_EN: u1,
        INT_B_INT_EN: u1,
        INT_C_INT_EN: u1,
        RETUNE_INT_EN: u1,
        Reserved_15_13: u3,
    }),
    SD_ERROR_INT_STATUS_EN: mmio.Mmio(packed struct(u16) {
        CMD_TIMEOUT_ERR_EN: u1,
        CMD_CRC_ERR_EN: u1,
        CMD_END_BIT_ERR_EN: u1,
        CMD_INDEX_ERR_EN: u1,
        DATA_TIMEOUT_ERR_EN: u1,
        RD_DATA_CRC_ERR_EN: u1,
        RD_DATA_END_BIT_ERR_EN: u1,
        CUR_LIM_ERR_EN: u1,
        AUTO_CMD12_ERR_EN: u1,
        ADMA_ERR_EN: u1,
        TUNING_ERR_EN: u1,
        Reserved_11: u1,
        SPI_ERR_EN: u1,
        AXI_RESP_ERR_EN: u1,
        CPL_TIMEOUT_ERR_EN: u1,
        CRC_STATUS_ERR_EN: u1,
    }),
    SD_NORMAL_INT_STATUS_INT_EN: mmio.Mmio(packed struct(u16) {
        CMD_COMPLETE_INT_EN: u1,
        XFER_COMPLETE_INT_EN: u1,
        BLOCK_GAP_EVT_INT_EN: u1,
        DMA_INT_INT_EN: u1,
        TX_RDY_INT_EN: u1,
        RX_RDY_INT_EN: u1,
        CARD_INS_INT_EN: u1,
        CARD_REM_INT_EN: u1,
        CARD_INT_INT_EN: u1,
        INT_A_INT_INT_EN: u1,
        INT_B_INT_INT_EN: u1,
        INT_C_INT_INT_EN: u1,
        RETUNE_INT_INT_EN: u1,
        Reserved_15_13: u3,
    }),
    SD_ERROR_INT_STATUS_INT_EN: mmio.Mmio(packed struct(u16) {
        CMD_TIMEOUT_ERR_INT_EN: u1,
        CMD_CRC_ERR_INT_EN: u1,
        CMD_END_BIT_ERR_INT_EN: u1,
        CMD_INDEX_ERR_INT_EN: u1,
        DATA_TIMEOUT_ERR_INT_EN: u1,
        RD_DATA_CRC_ERR_INT_EN: u1,
        RD_DATA_END_BIT_ERR_INT_EN: u1,
        CUR_LIM_ERR_INT_EN: u1,
        AUTO_CMD12_ERR_INT_EN: u1,
        ADMA_ERR_INT_EN: u1,
        TUNE_ERR_INT_EN: u1,
        Reserved_11: u1,
        SPI_ERR_INT_EN: u1,
        AXI_RESP_ERR_INT_EN: u1,
        CPL_TIMEOUT_ERR_INT_EN: u1,
        CRC_STATUS_ERR_INT_EN: u1,
    }),
    SD_AUTO_CMD12_ERROR_STATUS: mmio.Mmio(packed struct(u16) {
        AUTO_CMD12_NOT_EXE: u1,
        AUTO_CMD_TIMEOUT_ERR: u1,
        AUTO_CMD_CRC_ERR: u1,
        AUTO_CMD_END_BIT_ERR: u1,
        AUTO_CMD_INDEX_ERR: u1,
        Reserved_6_5: u2,
        CMD_NOT_ISSUED: u1,
        Reserved_15_8: u8,
    }),
    HOST_CTRL_2: mmio.Mmio(packed struct(u16) {
        UHS_MODE_SEL: u3,
        SDH_V18_EN: u1,
        DRV_STRENGTH_SEL: u2,
        EXE_TUNING: u1,
        SAMPLING_CLK_SEL: u1,
        Reserved_13_8: u6,
        ASYNC_INT_EN: u1,
        PRE_VAL_EN: u1,
    }),
    SD_CAPABILITIES_1: mmio.Mmio(packed struct(u16) {
        TIMEOUT_FREQ: u6,
        Reserved_6: u1,
        TIMEOUT_UNIT: u1,
        BASE_FREQ: u8,
    }),
    SD_CAPABILITIES_2: mmio.Mmio(packed struct(u16) {
        MAX_BLK_LEN: u2,
        EX_DATA_WIDTH_SUPPORT: u1,
        ADMA2_SUPPORT: u1,
        ADMA1_SUPPORT: u1,
        HI_SPEED_SUPPORT: u1,
        SDMA_SUPPORT: u1,
        SUS_RES_SUPPORT: u1,
        VLG_33_SUPPORT: u1,
        VLG_30_SUPPORT: u1,
        VLG_18_SUPPORT: u1,
        Reserved_11: u1,
        SYS_BUS_64_SUPPORT: u1,
        ASYNC_INT_SUPPORT: u1,
        CFG_SLOT_TYPE: u2,
    }),
    SD_CAPABILITIES_3: mmio.Mmio(packed struct(u16) {
        SDR50_SUPPORT: u1,
        SDR104_SUPPORT: u1,
        DDR50_SUPPORT: u1,
        Reserved_3: u1,
        DRV_TYPE_A: u1,
        DRV_TYPE_C: u1,
        DRV_TYPE_D: u1,
        Reserved_7: u1,
        TMR_RETUNE: u4,
        Reserved_12: u1,
        SDR50_TUNE: u1,
        RETUNE_MODES: u2,
    }),
    SD_CAPABILITIES_4: mmio.Mmio(packed struct(u16) {
        clk_multiplier: u8,
        Reserved_15_8: u8,
    }),
    SD_MAX_CURRENT_1: mmio.Mmio(packed struct(u16) {
        MAX_CUR_33: u8,
        MAX_CUR_30: u8,
    }),
    SD_MAX_CURRENT_2: mmio.Mmio(packed struct(u16) {
        MAX_CUR_18: u8,
        Reserved_15_8: u8,
    }),
    SD_MAX_CURRENT_3: mmio.Mmio(packed struct(u16) {
        Reserved_15_0: u16,
    }),
    SD_MAX_CURRENT_4: mmio.Mmio(packed struct(u16) {
        Reserved_15_0: u16,
    }),
    SD_FORCE_EVENT_AUTO_CMD12_ERROR: mmio.Mmio(packed struct(u16) {
        F_ACMD12_NEXE_ERR: u1,
        F_ACMD_TO_ERR: u1,
        F_ACMD_CRC_ERR: u1,
        F__ACMD_EBIT_ERR: u1,
        F_ACMD_INDEX_ERR: u1,
        Reserved_6_5: u2,
        F_ACMD12_ISSUE_ERR: u1,
        Reserved_15_8: u8,
    }),
    SD_FORCE_EVENT_FOR_ERROR_STATUS: mmio.Mmio(packed struct(u16) {
        F_CMD_TO_ERR: u1,
        F_CMD_CRC_ERR: u1,
        F_CMD_END_BIT_ERR: u1,
        F_CMD_INDEX_ERR: u1,
        F_DAT_TO_ERR: u1,
        F_DAT_CRC_ERR: u1,
        F_DAT_END_BIT_ERR: u1,
        F_CURRENT_ERR: u1,
        F_ACMD12_ERR: u1,
        F_ADMA_ERR: u1,
        Reserved_11_10: u2,
        F_SPI_ERR: u1,
        F_AXI_RESP_ERR: u1,
        F_CPL_TIMEOUT_ERR: u1,
        F_CRC_STATUS_ERR: u1,
    }),
    SD_ADMA_ERROR_STATUS: mmio.Mmio(packed struct(u16) {
        ADMA_STATE: u2,
        ADMA_LEN_ERR: u1,
        Reserved_15_3: u13,
    }),
    RESERVED0x56: [2]u8,
    SD_ADMA_SYS_ADDR_1: mmio.Mmio(packed struct(u16) {
        ADMA_SYS_ADDR: u16,
    }),
    SD_ADMA_SYS_ADDR_2: mmio.Mmio(packed struct(u16) {
        ADMA_SYS_ADDR: u16,
    }),
    SD_ADMA_SYS_ADDR_3: mmio.Mmio(packed struct(u16) {
        ADMA_SYS_ADDR: u16,
    }),
    SD_ADMA_SYS_ADDR_4: mmio.Mmio(packed struct(u16) {
        ADMA_SYS_ADDR: u16,
    }),
    PRESET_VALUE_FOR_INIT: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_DS: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_HS: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_SDR12: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_SDR25: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_SDR50: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_SDR104: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    PRESET_VALUE_FOR_DDR50: mmio.Mmio(packed struct(u16) {
        SDCLK_FREQ_SEL_VAL: u10,
        CLKGEN_SEL_VAL: u1,
        Reserved_13_11: u3,
        DRV_STRENGTH_VAL: u2,
    }),
    RESERVED0x70: [112]u8,
    SHARED_BUS_CTRL: mmio.Mmio(packed struct(u32) {
        NUM_CLK_PINS: u3,
        Reserved_3: u1,
        NUM_INT_PINS: u2,
        Reserved_7_6: u2,
        BUS_WIDTH_PRESET: u7,
        Reserved_15: u1,
        CLK_PIN_SEL: u3,
        Reserved_19: u1,
        INT_PIN_SEL: u3,
        Reserved_23: u1,
        BEND_PWR_CTRL: u7,
        Reserved_31: u1,
    }),
    RESERVED0xe4: [24]u8,
    SD_SLOT_INT_STATUS: mmio.Mmio(packed struct(u16) {
        SLOT_INT0: u1,
        SLOT_INT1: u1,
        Reserved_15_2: u14,
    }),
    SD_HOST_CTRL_VER: mmio.Mmio(packed struct(u16) {
        SD_VER: u8,
        VENDOR_VER: u8,
    }),
    SD_CFG_FIFO_PARAM: mmio.Mmio(packed struct(u32) {
        Reserved_0: u1,
        Reserved_2_1: u2,
        BOOT_ACK: u1,
        SQU_EMPTY_CHK: u1,
        SQU_FULL_CHK: u1,
        GEN_PAD_CLK_ON: u1,
        Reserved_23_7: u17,
        GEN_PAD_CLK_CNT: u8,
    }),
    SD_FIFO_PARAM: mmio.Mmio(packed struct(u32) {
        RTC: u2,
        WTC: u2,
        FIFO_CLK: u1,
        FIFO_CS: u1,
        PDWN: u1,
        use_dat3: u1,
        CLK_GATE_CTL: u1,
        CLK_GATE_ON: u1,
        Reserved_10: u1,
        OVRRD_CLK_OEN: u1,
        FORCE_CLK_ON: u1,
        PDFVSSM: u1,
        PDLVMC: u1,
        Reserved_15: u1,
        PRE_GATE_CLK_CNT: u4,
        Reserved_31_20: u12,
    }),
    SD_SPI_MODE: mmio.Mmio(packed struct(u16) {
        SPI_EN: u1,
        Reserved_7_1: u7,
        SPI_ERR_TOKEN: u5,
        Reserved_15_13: u3,
    }),
    SD_CLOCK_AND_BURST_SIZE_SETUP: mmio.Mmio(packed struct(u16) {
        BRST_SIZE: u2,
        DMA_SIZE: u2,
        priority: u1,
        AXI_NON_POST_WR: u1,
        RD_ENDIAN: u1,
        WR_ENDIAN: u1,
        Reserved_13_8: u6,
        RD_OSTDG: u1,
        WR_OSTDG: u1,
    }),
    SD_CE_ATA_1: mmio.Mmio(packed struct(u16) {
        CPL_TIMEOUT: u14,
        Reserved_15_14: u2,
    }),
    SD_CE_ATA_2: mmio.Mmio(packed struct(u16) {
        MISC_INT_INT_EN: u1,
        MISC_INT_EN: u1,
        MISC_INT: u1,
        Reserved_3: u1,
        CPL_COMPLETE_INT_EN: u1,
        CPL_COMPLETE_EN: u1,
        CPL_COMPLETE: u1,
        Reserved_10_7: u4,
        MMC_RESETN: u1,
        MMC_CARD: u1,
        CEATA_CARD: u1,
        SND_CPL: u1,
        CHK_CPL: u1,
    }),
    SD_PAD_IO_SETUP: mmio.Mmio(packed struct(u32) {
        ASYNC_IO_EN: u1,
        INAND_SEL: u1,
        Reserved_15_2: u14,
        ECO_REG: u8,
        Reserved_31_24: u8,
    }),
    RX_CFG_REG: mmio.Mmio(packed struct(u32) {
        SDCLK_SEL0: u2,
        SDCLK_SEL1: u2,
        Reserved_7_4: u4,
        SDCLK_DELAY: u10,
        TUNING_DLY_INC: u10,
        Reserved_31_28: u4,
    }),
    TX_CFG_REG: mmio.Mmio(packed struct(u32) {
        TX_HOLD_DELAY0: u10,
        Reserved_15_10: u6,
        TX_HOLD_DELAY1: u10,
        Reserved_29_26: u4,
        TX_INT_CLK_SEL: u1,
        TX_MUX_SEL: u1,
    }),
    TUNING_CFG_REG: mmio.Mmio(packed struct(u32) {
        TUNING_TT_CNT: u8,
        TUNING_WD_CNT: u6,
        TUNING_CLK_DLY: u10,
        TUNING_SUCCESS_CNT: u6,
        Reserved_31_30: u2,
    }),
};
pub const SF_CTRL = extern struct {
    sf_ctrl_0: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        sf_clk_sf_rx_inv_sel: u1,
        sf_clk_out_gate_en: u1,
        sf_clk_out_inv_sel: u1,
        reserved_5_7: u3,
        sf_if_read_dly_n: u3,
        sf_if_read_dly_en: u1,
        reserved_12_15: u4,
        sf_if_int: u1,
        sf_if_int_clr: u1,
        sf_if_int_set: u1,
        sf_if_32b_adr_en: u1,
        sf_aes_dout_endian: u1,
        sf_aes_din_endian: u1,
        sf_aes_key_endian: u1,
        sf_aes_iv_endian: u1,
        sf_id: u8,
    }),
    sf_ctrl_1: mmio.Mmio(packed struct(u32) {
        sf_if_sr_pat_mask: u8,
        sf_if_sr_pat: u8,
        sf_if_sr_int: u1,
        sf_if_sr_int_en: u1,
        sf_if_sr_int_set: u1,
        reserved_19: u1,
        sf_if_0_ack_lat: u3,
        sf_ahb2sif_diswrap: u1,
        sf_if_reg_hold: u1,
        sf_if_reg_wp: u1,
        sf_ahb2sif_stopped: u1,
        sf_ahb2sif_stop: u1,
        sf_if_fn_sel: u1,
        sf_if_en: u1,
        sf_ahb2sif_en: u1,
        sf_ahb2sram_en: u1,
    }),
    sf_if_sahb_0: mmio.Mmio(packed struct(u32) {
        sf_if_busy: u1,
        sf_if_0_trig: u1,
        sf_if_0_dat_byte: u10,
        sf_if_0_dmy_byte: u5,
        sf_if_0_adr_byte: u3,
        sf_if_0_cmd_byte: u3,
        sf_if_0_dat_rw: u1,
        sf_if_0_dat_en: u1,
        sf_if_0_dmy_en: u1,
        sf_if_0_adr_en: u1,
        sf_if_0_cmd_en: u1,
        sf_if_0_spi_mode: u3,
        sf_if_0_qpi_mode_en: u1,
    }),
    sf_if_sahb_1: mmio.Mmio(packed struct(u32) {
        sf_if_0_cmd_buf_0: u32,
    }),
    sf_if_sahb_2: mmio.Mmio(packed struct(u32) {
        sf_if_0_cmd_buf_1: u32,
    }),
    sf_if_iahb_0: mmio.Mmio(packed struct(u32) {
        reserved_0_11: u12,
        sf_if_1_dmy_byte: u5,
        sf_if_1_adr_byte: u3,
        sf_if_1_cmd_byte: u3,
        sf_if_1_dat_rw: u1,
        sf_if_1_dat_en: u1,
        sf_if_1_dmy_en: u1,
        sf_if_1_adr_en: u1,
        sf_if_1_cmd_en: u1,
        sf_if_1_spi_mode: u3,
        sf_if_1_qpi_mode_en: u1,
    }),
    sf_if_iahb_1: mmio.Mmio(packed struct(u32) {
        sf_if_1_cmd_buf_0: u32,
    }),
    sf_if_iahb_2: mmio.Mmio(packed struct(u32) {
        sf_if_1_cmd_buf_1: u32,
    }),
    sf_if_status_0: mmio.Mmio(packed struct(u32) {
        sf_if_status_0: u32,
    }),
    sf_if_status_1: mmio.Mmio(packed struct(u32) {
        sf_if_status_1: u32,
    }),
    sf_aes: mmio.Mmio(packed struct(u32) {
        sf_aes_en: u1,
        sf_aes_mode: u2,
        sf_aes_blk_mode: u1,
        sf_aes_xts_key_opt: u1,
        sf_aes_status: u27,
    }),
    sf_ahb2sif_status: mmio.Mmio(packed struct(u32) {
        sf_ahb2sif_status: u32,
    }),
    sf_if_io_dly_0: mmio.Mmio(packed struct(u32) {
        sf_cs_dly_sel: u2,
        sf_cs2_dly_sel: u2,
        reserved_4_7: u4,
        sf_clk_out_dly_sel: u2,
        reserved_10_25: u16,
        sf_dqs_oe_dly_sel: u2,
        sf_dqs_di_dly_sel: u2,
        sf_dqs_do_dly_sel: u2,
    }),
    sf_if_io_dly_1: mmio.Mmio(packed struct(u32) {
        sf_io_0_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf_io_0_di_dly_sel: u2,
        reserved_10_15: u6,
        sf_io_0_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf_if_io_dly_2: mmio.Mmio(packed struct(u32) {
        sf_io_1_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf_io_1_di_dly_sel: u2,
        reserved_10_15: u6,
        sf_io_1_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf_if_io_dly_3: mmio.Mmio(packed struct(u32) {
        sf_io_2_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf_io_2_di_dly_sel: u2,
        reserved_10_15: u6,
        sf_io_2_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf_if_io_dly_4: mmio.Mmio(packed struct(u32) {
        sf_io_3_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf_io_3_di_dly_sel: u2,
        reserved_10_15: u6,
        sf_io_3_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf_reserved: mmio.Mmio(packed struct(u32) {
        sf_reserved: u32,
    }),
    sf2_if_io_dly_0: mmio.Mmio(packed struct(u32) {
        sf2_cs_dly_sel: u2,
        sf2_cs2_dly_sel: u2,
        reserved_4_7: u4,
        sf2_clk_out_dly_sel: u2,
        reserved_10_25: u16,
        sf2_dqs_oe_dly_sel: u2,
        sf2_dqs_di_dly_sel: u2,
        sf2_dqs_do_dly_sel: u2,
    }),
    sf2_if_io_dly_1: mmio.Mmio(packed struct(u32) {
        sf2_io_0_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf2_io_0_di_dly_sel: u2,
        reserved_10_15: u6,
        sf2_io_0_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf2_if_io_dly_2: mmio.Mmio(packed struct(u32) {
        sf2_io_1_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf2_io_1_di_dly_sel: u2,
        reserved_10_15: u6,
        sf2_io_1_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf2_if_io_dly_3: mmio.Mmio(packed struct(u32) {
        sf2_io_2_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf2_io_2_di_dly_sel: u2,
        reserved_10_15: u6,
        sf2_io_2_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf2_if_io_dly_4: mmio.Mmio(packed struct(u32) {
        sf2_io_3_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf2_io_3_di_dly_sel: u2,
        reserved_10_15: u6,
        sf2_io_3_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf3_if_io_dly_0: mmio.Mmio(packed struct(u32) {
        sf3_cs_dly_sel: u2,
        sf3_cs2_dly_sel: u2,
        reserved_4_7: u4,
        sf3_clk_out_dly_sel: u2,
        reserved_10_25: u16,
        sf3_dqs_oe_dly_sel: u2,
        sf3_dqs_di_dly_sel: u2,
        sf3_dqs_do_dly_sel: u2,
    }),
    sf3_if_io_dly_1: mmio.Mmio(packed struct(u32) {
        sf3_io_0_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf3_io_0_di_dly_sel: u2,
        reserved_10_15: u6,
        sf3_io_0_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf3_if_io_dly_2: mmio.Mmio(packed struct(u32) {
        sf3_io_1_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf3_io_1_di_dly_sel: u2,
        reserved_10_15: u6,
        sf3_io_1_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf3_if_io_dly_3: mmio.Mmio(packed struct(u32) {
        sf3_io_2_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf3_io_2_di_dly_sel: u2,
        reserved_10_15: u6,
        sf3_io_2_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf3_if_io_dly_4: mmio.Mmio(packed struct(u32) {
        sf3_io_3_oe_dly_sel: u2,
        reserved_2_7: u6,
        sf3_io_3_di_dly_sel: u2,
        reserved_10_15: u6,
        sf3_io_3_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    sf_ctrl_2: mmio.Mmio(packed struct(u32) {
        sf_if_pad_sel: u2,
        reserved_2: u1,
        sf_if_pad_sel_lock: u1,
        sf_if_dtr_en: u1,
        sf_if_dqs_en: u1,
        sf_if_trig_wr_prot: u1,
        sf_id_offset_lock: u1,
        reserved_8_24: u17,
        sf_ahb2sif_remap_lock: u1,
        sf_ahb2sif_remap: u2,
        sf_if_bk_swap: u1,
        sf_if_bk2_mode: u1,
        sf_if_bk2_en: u1,
        sf_if_0_bk_sel: u1,
    }),
    sf_ctrl_3: mmio.Mmio(packed struct(u32) {
        sf_cmds_2_wrap_len: u4,
        sf_cmds_2_en: u1,
        sf_cmds_2_bt_dly: u3,
        sf_cmds_2_bt_en: u1,
        sf_cmds_2_wrap_q_ini: u1,
        sf_cmds_2_wrap_mode: u2,
        sf_cmds_2_wrap_q: u1,
        sf_cmds_1_wrap_len: u4,
        sf_cmds_1_en: u1,
        sf_cmds_1_wrap_mode: u2,
        sf_cmds_core_en: u1,
        reserved_21_28: u8,
        sf_if_1_ack_lat: u3,
    }),
    sf_if_iahb_3: mmio.Mmio(packed struct(u32) {
        reserved_0_11: u12,
        sf_if_2_dmy_byte: u5,
        sf_if_2_adr_byte: u3,
        sf_if_2_cmd_byte: u3,
        sf_if_2_dat_rw: u1,
        sf_if_2_dat_en: u1,
        sf_if_2_dmy_en: u1,
        sf_if_2_adr_en: u1,
        sf_if_2_cmd_en: u1,
        sf_if_2_spi_mode: u3,
        sf_if_2_qpi_mode_en: u1,
    }),
    sf_if_iahb_4: mmio.Mmio(packed struct(u32) {
        sf_if_2_cmd_buf_0: u32,
    }),
    sf_if_iahb_5: mmio.Mmio(packed struct(u32) {
        sf_if_2_cmd_buf_1: u32,
    }),
    sf_if_iahb_6: mmio.Mmio(packed struct(u32) {
        reserved_0_16: u17,
        sf_if_3_adr_byte: u3,
        sf_if_3_cmd_byte: u3,
        reserved_23_25: u3,
        sf_if_3_adr_en: u1,
        sf_if_3_cmd_en: u1,
        sf_if_3_spi_mode: u3,
        sf_if_3_qpi_mode_en: u1,
    }),
    sf_if_iahb_7: mmio.Mmio(packed struct(u32) {
        sf_if_3_cmd_buf_0: u32,
    }),
    sf_if_iahb_8: mmio.Mmio(packed struct(u32) {
        sf_if_3_cmd_buf_1: u32,
    }),
    sf_if_iahb_9: mmio.Mmio(packed struct(u32) {
        reserved_0_11: u12,
        sf_if_4_dmy_byte: u5,
        sf_if_4_adr_byte: u3,
        sf_if_4_cmd_byte: u3,
        sf_if_4_dat_rw: u1,
        sf_if_4_dat_en: u1,
        sf_if_4_dmy_en: u1,
        sf_if_4_adr_en: u1,
        sf_if_4_cmd_en: u1,
        sf_if_4_spi_mode: u3,
        sf_if_4_qpi_mode_en: u1,
    }),
    sf_if_iahb_10: mmio.Mmio(packed struct(u32) {
        sf_if_4_cmd_buf_0: u32,
    }),
    sf_if_iahb_11: mmio.Mmio(packed struct(u32) {
        sf_if_4_cmd_buf_1: u32,
    }),
    sf_if_iahb_12: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        sf2_clk_sf_rx_inv_sel: u1,
        sf2_clk_sf_rx_inv_src: u1,
        sf2_clk_out_inv_sel: u1,
        sf3_clk_out_inv_sel: u1,
        reserved_6_7: u2,
        sf2_if_read_dly_n: u3,
        sf2_if_read_dly_en: u1,
        sf2_if_read_dly_src: u1,
        reserved_13_31: u19,
    }),
    sf_id0_offset: mmio.Mmio(packed struct(u32) {
        sf_id0_offset: u28,
        reserved_28_31: u4,
    }),
    sf_id1_offset: mmio.Mmio(packed struct(u32) {
        sf_id1_offset: u28,
        reserved_28_31: u4,
    }),
    sf_bk2_id0_offset: mmio.Mmio(packed struct(u32) {
        sf_bk2_id0_offset: u28,
        reserved_28_31: u4,
    }),
    sf_bk2_id1_offset: mmio.Mmio(packed struct(u32) {
        sf_bk2_id1_offset: u28,
        reserved_28_31: u4,
    }),
    sf_dbg: mmio.Mmio(packed struct(u32) {
        sf_autoload_st: u5,
        sf_autoload_st_done: u1,
        reserved_6_31: u26,
    }),
    RESERVED0xb4: [12]u8,
    sf_if2_ctrl_0: mmio.Mmio(packed struct(u32) {
        reserved_0_1: u2,
        sf_clk_sf_if2_rx_inv_sel: u1,
        reserved_3_7: u5,
        sf_if2_read_dly_n: u3,
        sf_if2_read_dly_en: u1,
        reserved_12_15: u4,
        sf_if2_int: u1,
        sf_if2_int_clr: u1,
        sf_if2_int_set: u1,
        reserved_19_22: u4,
        sf_if2_replace_sf1: u1,
        sf_if2_replace_sf2: u1,
        sf_if2_replace_sf3: u1,
        sf_if2_pad_sel: u2,
        sf_if2_bk_swap: u1,
        sf_if2_bk2_mode: u1,
        sf_if2_bk2_en: u1,
        sf_if2_bk_sel: u1,
    }),
    sf_if2_ctrl_1: mmio.Mmio(packed struct(u32) {
        sf_if2_sr_pat_mask: u8,
        sf_if2_sr_pat: u8,
        sf_if2_sr_int: u1,
        sf_if2_sr_int_en: u1,
        sf_if2_sr_int_set: u1,
        reserved_19: u1,
        sf_if2_ack_lat: u3,
        reserved_23: u1,
        sf_if2_reg_hold: u1,
        sf_if2_reg_wp: u1,
        reserved_26_27: u2,
        sf_if2_fn_sel: u1,
        sf_if2_en: u1,
        reserved_30_31: u2,
    }),
    sf_if2_sahb_0: mmio.Mmio(packed struct(u32) {
        sf_if2_busy: u1,
        sf_if2_0_trig: u1,
        sf_if2_0_dat_byte: u10,
        sf_if2_0_dmy_byte: u5,
        sf_if2_0_adr_byte: u3,
        sf_if2_0_cmd_byte: u3,
        sf_if2_0_dat_rw: u1,
        sf_if2_0_dat_en: u1,
        sf_if2_0_dmy_en: u1,
        sf_if2_0_adr_en: u1,
        sf_if2_0_cmd_en: u1,
        sf_if2_0_spi_mode: u3,
        sf_if2_0_qpi_mode_en: u1,
    }),
    sf_if2_sahb_1: mmio.Mmio(packed struct(u32) {
        sf_if2_0_cmd_buf_0: u32,
    }),
    sf_if2_sahb_2: mmio.Mmio(packed struct(u32) {
        sf_if2_0_cmd_buf_1: u32,
    }),
    RESERVED0xd4: [44]u8,
    sf_ctrl_prot_en_rd: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        sf_ctrl_id0_en_rd: u1,
        sf_ctrl_id1_en_rd: u1,
        reserved_3_27: u25,
        sf_sec_tzsid_lock: u1,
        sf_if2_0_trig_wr_lock: u1,
        sf_if_0_trig_wr_lock: u1,
        sf_dbg_dis: u1,
    }),
    sf_ctrl_prot_en: mmio.Mmio(packed struct(u32) {
        reserved_0: u1,
        sf_ctrl_id0_en: u1,
        sf_ctrl_id1_en: u1,
        reserved_3_31: u29,
    }),
    RESERVED0x108: [248]u8,
    sf_aes_key_r0_0: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_0: u32,
    }),
    sf_aes_key_r0_1: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_1: u32,
    }),
    sf_aes_key_r0_2: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_2: u32,
    }),
    sf_aes_key_r0_3: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_3: u32,
    }),
    sf_aes_key_r0_4: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_4: u32,
    }),
    sf_aes_key_r0_5: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_5: u32,
    }),
    sf_aes_key_r0_6: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_6: u32,
    }),
    sf_aes_key_r0_7: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r0_7: u32,
    }),
    sf_aes_iv_r0_w0: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r0_w0: u32,
    }),
    sf_aes_iv_r0_w1: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r0_w1: u32,
    }),
    sf_aes_iv_r0_w2: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r0_w2: u32,
    }),
    sf_aes_iv_r0_w3: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r0_w3: u32,
    }),
    sf_aes_r0_start: mmio.Mmio(packed struct(u32) {
        sf_aes_region_r0_start: u19,
        reserved_19_28: u10,
        sf_aes_region_r0_hw_key_en: u1,
        sf_aes_region_r0_en: u1,
        sf_aes_region_r0_lock: u1,
    }),
    sf_aes_r0_end: mmio.Mmio(packed struct(u32) {
        sf_aes_region_r0_end: u19,
        reserved_19_31: u13,
    }),
    RESERVED0x238: [72]u8,
    sf_aes_key_r1_0: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_0: u32,
    }),
    sf_aes_key_r1_1: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_1: u32,
    }),
    sf_aes_key_r1_2: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_2: u32,
    }),
    sf_aes_key_r1_3: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_3: u32,
    }),
    sf_aes_key_r1_4: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_4: u32,
    }),
    sf_aes_key_r1_5: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_5: u32,
    }),
    sf_aes_key_r1_6: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_6: u32,
    }),
    sf_aes_key_r1_7: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r1_7: u32,
    }),
    sf_aes_iv_r1_w0: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r1_w0: u32,
    }),
    sf_aes_iv_r1_w1: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r1_w1: u32,
    }),
    sf_aes_iv_r1_w2: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r1_w2: u32,
    }),
    sf_aes_iv_r1_w3: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r1_w3: u32,
    }),
    sf_aes_r1_start: mmio.Mmio(packed struct(u32) {
        sf_aes_r1_start: u19,
        reserved_19_28: u10,
        sf_aes_r1_hw_key_en: u1,
        sf_aes_r1_en: u1,
        sf_aes_r1_lock: u1,
    }),
    sf_aes_r1_end: mmio.Mmio(packed struct(u32) {
        sf_aes_r1_end: u19,
        reserved_19_31: u13,
    }),
    RESERVED0x2b8: [72]u8,
    sf_aes_key_r2_0: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_0: u32,
    }),
    sf_aes_key_r2_1: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_1: u32,
    }),
    sf_aes_key_r2_2: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_2: u32,
    }),
    sf_aes_key_r2_3: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_3: u32,
    }),
    sf_aes_key_r2_4: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_4: u32,
    }),
    sf_aes_key_r2_5: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_5: u32,
    }),
    sf_aes_key_r2_6: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_6: u32,
    }),
    sf_aes_key_r2_7: mmio.Mmio(packed struct(u32) {
        sf_aes_key_r2_7: u32,
    }),
    sf_aes_iv_r2_w0: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r2_w0: u32,
    }),
    sf_aes_iv_r2_w1: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r2_w1: u32,
    }),
    sf_aes_iv_r2_w2: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r2_w2: u32,
    }),
    sf_aes_iv_r2_w3: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_r2_w3: u32,
    }),
    sf_aes_r2_start: mmio.Mmio(packed struct(u32) {
        sf_aes_r2_start: u19,
        reserved_19_28: u10,
        sf_aes_r2_hw_key_en: u1,
        sf_aes_r2_en: u1,
        sf_aes_r2_lock: u1,
    }),
    sf_aes_r2_end: mmio.Mmio(packed struct(u32) {
        sf_aes_r2_end: u19,
        reserved_19_31: u13,
    }),
};
pub const SF_IF_SAHB_0 = extern struct {
    if_sahb_0: mmio.Mmio(packed struct(u32) {
        if_busy: u1,
        if_0_trig: u1,
        if_0_dat_byte: u10,
        if_0_dmy_byte: u5,
        if_0_adr_byte: u3,
        if_0_cmd_byte: u3,
        if_0_dat_rw: u1,
        if_0_dat_en: u1,
        if_0_dmy_en: u1,
        if_0_adr_en: u1,
        if_0_cmd_en: u1,
        if_0_spi_mode: u3,
        if_0_qpi_mode_en: u1,
    }),
    if_sahb_1: mmio.Mmio(packed struct(u32) {
        if_0_cmd_buf_0: u32,
    }),
    if_sahb_2: mmio.Mmio(packed struct(u32) {
        if_0_cmd_buf_1: u32,
    }),
};
pub const SF_IF_IO_DLY_0 = extern struct {
    io_dly_0: mmio.Mmio(packed struct(u32) {
        cs_dly_sel: u2,
        cs2_dly_sel: u2,
        reserved_4_7: u4,
        clk_out_dly_sel: u2,
        reserved_10_25: u16,
        dqs_oe_dly_sel: u2,
        dqs_di_dly_sel: u2,
        dqs_do_dly_sel: u2,
    }),
    io_dly_1: mmio.Mmio(packed struct(u32) {
        io_0_oe_dly_sel: u2,
        reserved_2_7: u6,
        io_0_di_dly_sel: u2,
        reserved_10_15: u6,
        io_0_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    io_dly_2: mmio.Mmio(packed struct(u32) {
        io_1_oe_dly_sel: u2,
        reserved_2_7: u6,
        io_1_di_dly_sel: u2,
        reserved_10_15: u6,
        io_1_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    io_dly_3: mmio.Mmio(packed struct(u32) {
        io_2_oe_dly_sel: u2,
        reserved_2_7: u6,
        io_2_di_dly_sel: u2,
        reserved_10_15: u6,
        io_2_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
    io_dly_4: mmio.Mmio(packed struct(u32) {
        io_3_oe_dly_sel: u2,
        reserved_2_7: u6,
        io_3_di_dly_sel: u2,
        reserved_10_15: u6,
        io_3_do_dly_sel: u2,
        reserved_18_31: u14,
    }),
};
pub const SF_CTRL_AES_REGION = extern struct {
    sf_aes_key_0: mmio.Mmio(packed struct(u32) {
        sf_aes_key_0: u32,
    }),
    sf_aes_key_1: mmio.Mmio(packed struct(u32) {
        sf_aes_key_1: u32,
    }),
    sf_aes_key_2: mmio.Mmio(packed struct(u32) {
        sf_aes_key_2: u32,
    }),
    sf_aes_key_3: mmio.Mmio(packed struct(u32) {
        sf_aes_key_3: u32,
    }),
    sf_aes_key_4: mmio.Mmio(packed struct(u32) {
        sf_aes_key_4: u32,
    }),
    sf_aes_key_5: mmio.Mmio(packed struct(u32) {
        sf_aes_key_5: u32,
    }),
    sf_aes_key_6: mmio.Mmio(packed struct(u32) {
        sf_aes_key_6: u32,
    }),
    sf_aes_key_7: mmio.Mmio(packed struct(u32) {
        sf_aes_key_7: u32,
    }),
    sf_aes_iv_w0: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_w0: u32,
    }),
    sf_aes_iv_w1: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_w1: u32,
    }),
    sf_aes_iv_w2: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_w2: u32,
    }),
    sf_aes_iv_w3: mmio.Mmio(packed struct(u32) {
        sf_aes_iv_w3: u32,
    }),
    sf_aes_start: mmio.Mmio(packed struct(u32) {
        sf_aes_region_start: u19,
        reserved_19_28: u10,
        sf_aes_region_hw_key_en: u1,
        sf_aes_region_en: u1,
        sf_aes_region_lock: u1,
    }),
    sf_aes_end: mmio.Mmio(packed struct(u32) {
        sf_aes_region_end: u19,
        reserved_19_31: u13,
    }),
};
pub const TZC_NSEC = extern struct {
    RESERVED0x0: [64]u8,
    tzc_rom_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r0_id_en: u2,
        tzc_rom_tzsrg_r1_id_en: u2,
        tzc_rom_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_rom_tzsrg_r0_en: u1,
        tzc_rom_tzsrg_r1_en: u1,
        tzc_rom_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_rom_tzsrg_r0_lock: u1,
        tzc_rom_tzsrg_r1_lock: u1,
        tzc_rom_tzsrg_r2_lock: u1,
        reserved_27: u1,
        tzc_sboot_done: u4,
    }),
    tzc_rom_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_rom_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_rom_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_rom_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_rom_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x58: [168]u8,
    tzc_bmx_tzmid: mmio.Mmio(packed struct(u32) {
        tzc_pico_tzmid: u1,
        tzc_mm_tzmid: u1,
        tzc_usb_tzmid: u1,
        tzc_wifi_tzmid: u1,
        tzc_cci_tzmid: u1,
        tzc_sdhm_tzmid: u1,
        tzc_emacA_tzmid: u1,
        tzc_cpu_tzmid: u1,
        tzc_dma_tzmid: u1,
        tzc_dma2_tzmid: u1,
        tzc_lz4_tzmid: u1,
        reserved_11_15: u5,
        tzc_pico_tzmid_sel: u1,
        tzc_mm_tzmid_sel: u1,
        tzc_usb_tzmid_sel: u1,
        tzc_wifi_tzmid_sel: u1,
        tzc_cci_tzmid_sel: u1,
        tzc_sdhm_tzmid_sel: u1,
        tzc_emacA_tzmid_sel: u1,
        tzc_cpu_tzmid_sel: u1,
        tzc_dma_tzmid_sel: u1,
        tzc_dma2_tzmid_sel: u1,
        tzc_lz4_tzmid_sel: u1,
        reserved_27_31: u5,
    }),
    tzc_bmx_tzmid_lock: mmio.Mmio(packed struct(u32) {
        tzc_pico_tzmid_lock: u1,
        tzc_mm_tzmid_lock: u1,
        tzc_usb_tzmid_lock: u1,
        tzc_wifi_tzmid_lock: u1,
        tzc_cci_tzmid_lock: u1,
        tzc_sdhm_tzmid_lock: u1,
        tzc_emacA_tzmid_lock: u1,
        tzc_cpu_tzmid_lock: u1,
        tzc_dma_tzmid_lock: u1,
        tzc_dma2_tzmid_lock: u1,
        tzc_lz4_tzmid_lock: u1,
        reserved_11_31: u21,
    }),
    tzc_bmx_s0: mmio.Mmio(packed struct(u32) {
        tzc_bmx_mm_tzsid_en: u2,
        tzc_bmx_dma_tzsid_en: u2,
        tzc_bmx_dma2_tzsid_en: u2,
        tzc_bmx_pwr_tzsid_en: u2,
        tzc_bmx_sdh_tzsid_en: u2,
        tzc_bmx_emac_tzsid_en: u2,
        reserved_12_15: u4,
        tzc_bmx_mm_tzsid_lock: u1,
        tzc_bmx_dma_tzsid_lock: u1,
        tzc_bmx_dma2_tzsid_lock: u1,
        tzc_bmx_pwr_tzsid_lock: u1,
        tzc_bmx_sdh_tzsid_lock: u1,
        tzc_bmx_emac_tzsid_lock: u1,
        reserved_22_31: u10,
    }),
    tzc_bmx_s1: mmio.Mmio(packed struct(u32) {
        tzc_bmx_s10_tzsid_en: u2,
        tzc_bmx_s11_tzsid_en: u2,
        tzc_bmx_s12_tzsid_en: u2,
        tzc_bmx_s13_tzsid_en: u2,
        tzc_bmx_s14_tzsid_en: u2,
        tzc_bmx_s15_tzsid_en: u2,
        tzc_bmx_s16_tzsid_en: u2,
        tzc_bmx_s17_tzsid_en: u2,
        tzc_bmx_s18_tzsid_en: u2,
        tzc_bmx_s19_tzsid_en: u2,
        tzc_bmx_s1a_tzsid_en: u2,
        tzc_bmx_s1b_tzsid_en: u2,
        tzc_bmx_s1c_tzsid_en: u2,
        tzc_bmx_s1d_tzsid_en: u2,
        tzc_bmx_s1e_tzsid_en: u2,
        tzc_bmx_s1f_tzsid_en: u2,
    }),
    tzc_bmx_s2: mmio.Mmio(packed struct(u32) {
        tzc_bmx_s20_tzsid_en: u2,
        tzc_bmx_s21_tzsid_en: u2,
        tzc_bmx_s22_tzsid_en: u2,
        tzc_bmx_s23_tzsid_en: u2,
        tzc_bmx_s24_tzsid_en: u2,
        tzc_bmx_s25_tzsid_en: u2,
        tzc_bmx_s26_tzsid_en: u2,
        tzc_bmx_s27_tzsid_en: u2,
        tzc_bmx_s28_tzsid_en: u2,
        tzc_bmx_s29_tzsid_en: u2,
        tzc_bmx_s2a_tzsid_en: u2,
        tzc_bmx_s2b_tzsid_en: u2,
        tzc_bmx_s2c_tzsid_en: u2,
        tzc_bmx_s2d_tzsid_en: u2,
        tzc_bmx_s2e_tzsid_en: u2,
        tzc_bmx_s2f_tzsid_en: u2,
    }),
    tzc_bmx_s_lock: mmio.Mmio(packed struct(u32) {
        tzc_bmx_s10_tzsid_lock: u1,
        tzc_bmx_s11_tzsid_lock: u1,
        tzc_bmx_s12_tzsid_lock: u1,
        tzc_bmx_s13_tzsid_lock: u1,
        tzc_bmx_s14_tzsid_lock: u1,
        tzc_bmx_s15_tzsid_lock: u1,
        tzc_bmx_s16_tzsid_lock: u1,
        tzc_bmx_s17_tzsid_lock: u1,
        tzc_bmx_s18_tzsid_lock: u1,
        tzc_bmx_s19_tzsid_lock: u1,
        tzc_bmx_s1a_tzsid_lock: u1,
        tzc_bmx_s1b_tzsid_lock: u1,
        tzc_bmx_s1c_tzsid_lock: u1,
        tzc_bmx_s1d_tzsid_lock: u1,
        tzc_bmx_s1e_tzsid_lock: u1,
        tzc_bmx_s1f_tzsid_lock: u1,
        tzc_bmx_s20_tzsid_lock: u1,
        tzc_bmx_s21_tzsid_lock: u1,
        tzc_bmx_s22_tzsid_lock: u1,
        tzc_bmx_s23_tzsid_lock: u1,
        tzc_bmx_s24_tzsid_lock: u1,
        tzc_bmx_s25_tzsid_lock: u1,
        tzc_bmx_s26_tzsid_lock: u1,
        tzc_bmx_s27_tzsid_lock: u1,
        tzc_bmx_s28_tzsid_lock: u1,
        tzc_bmx_s29_tzsid_lock: u1,
        tzc_bmx_s2a_tzsid_lock: u1,
        tzc_bmx_s2b_tzsid_lock: u1,
        tzc_bmx_s2c_tzsid_lock: u1,
        tzc_bmx_s2d_tzsid_lock: u1,
        tzc_bmx_s2e_tzsid_lock: u1,
        tzc_bmx_s2f_tzsid_lock: u1,
    }),
    RESERVED0x118: [40]u8,
    tzc_ocram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r0_id_en: u4,
        tzc_ocram_tzsrg_r1_id_en: u4,
        tzc_ocram_tzsrg_r2_id_en: u4,
        tzc_ocram_tzsrg_rx_id_en: u4,
        tzc_ocram_tzsrg_r0_en: u1,
        tzc_ocram_tzsrg_r1_en: u1,
        tzc_ocram_tzsrg_r2_en: u1,
        tzc_ocram_tzsrg_rx_en: u1,
        tzc_ocram_tzsrg_r0_lock: u1,
        tzc_ocram_tzsrg_r1_lock: u1,
        tzc_ocram_tzsrg_r2_lock: u1,
        tzc_ocram_tzsrg_rx_lock: u1,
        reserved_24_31: u8,
    }),
    tzc_ocram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_ocram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_ocram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_ocram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_ocram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x158: [40]u8,
    tzc_wram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r0_id_en: u4,
        tzc_wram_tzsrg_r1_id_en: u4,
        tzc_wram_tzsrg_r2_id_en: u4,
        tzc_wram_tzsrg_rx_id_en: u4,
        tzc_wram_tzsrg_r0_en: u1,
        tzc_wram_tzsrg_r1_en: u1,
        tzc_wram_tzsrg_r2_en: u1,
        tzc_wram_tzsrg_rx_en: u1,
        tzc_wram_tzsrg_r0_lock: u1,
        tzc_wram_tzsrg_r1_lock: u1,
        tzc_wram_tzsrg_r2_lock: u1,
        tzc_wram_tzsrg_rx_lock: u1,
        reserved_24_31: u8,
    }),
    tzc_wram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_wram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_wram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_wram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_wram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_wifi_dbg: mmio.Mmio(packed struct(u32) {
        tzc_mac_dbg_dis: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x19c: [164]u8,
    tzc_pdm_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_uart_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_i2c_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_timer_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_i2s_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x254: [44]u8,
    tzc_sf_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r0_id_en: u4,
        tzc_sf_tzsrg_r1_id_en: u4,
        tzc_sf_tzsrg_r2_id_en: u4,
        tzc_sf_tzsrg_r3_id_en: u4,
        tzc_sf_tzsrg_rx_id_en: u4,
        tzc_sf_tzsrg_r0_en: u1,
        tzc_sf_tzsrg_r1_en: u1,
        tzc_sf_tzsrg_r2_en: u1,
        tzc_sf_tzsrg_r3_en: u1,
        tzc_sf_tzsrg_rx_en: u1,
        tzc_sf_tzsrg_r0_lock: u1,
        tzc_sf_tzsrg_r1_lock: u1,
        tzc_sf_tzsrg_r2_lock: u1,
        tzc_sf_tzsrg_r3_lock: u1,
        tzc_sf_tzsrg_rx_lock: u1,
        reserved_30_31: u2,
    }),
    tzc_sf_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_adr_mask: u19,
        reserved_19_30: u12,
        tzc_sf_tzsrg_adr_mask_lock: u1,
    }),
    tzc_sf_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r0_end: u16,
        tzc_sf_tzsrg_r0_start: u16,
    }),
    tzc_sf_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r1_end: u16,
        tzc_sf_tzsrg_r1_start: u16,
    }),
    tzc_sf_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r2_end: u16,
        tzc_sf_tzsrg_r2_start: u16,
    }),
    tzc_sf_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r3_end: u16,
        tzc_sf_tzsrg_r3_start: u16,
    }),
    tzc_sf_tzsrg_msb: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r0_end_msb: u3,
        reserved_3: u1,
        tzc_sf_tzsrg_r0_start_msb: u3,
        reserved_7: u1,
        tzc_sf_tzsrg_r1_end_msb: u3,
        reserved_11: u1,
        tzc_sf_tzsrg_r1_start_msb: u3,
        reserved_15: u1,
        tzc_sf_tzsrg_r2_end_msb: u3,
        reserved_19: u1,
        tzc_sf_tzsrg_r2_start_msb: u3,
        reserved_23: u1,
        tzc_sf_tzsrg_r3_end_msb: u3,
        reserved_27: u1,
        tzc_sf_tzsrg_r3_start_msb: u3,
        reserved_31: u1,
    }),
    RESERVED0x29c: [100]u8,
    tzc_mm_bmx_tzmid: mmio.Mmio(packed struct(u32) {
        tzc_mmcpu_tzmid: u1,
        tzc_blai_tzmid: u1,
        tzc_codec_tzmid: u1,
        tzc_subsys_tzmid: u1,
        tzc_x2ddma_tzmid: u1,
        tzc_xdma_tzmid: u1,
        reserved_6_15: u10,
        tzc_mmcpu_tzmid_sel: u1,
        tzc_blai_tzmid_sel: u1,
        tzc_codec_tzmid_sel: u1,
        tzc_subsys_tzmid_sel: u1,
        tzc_x2ddma_tzmid_sel: u1,
        tzc_xdma_tzmid_sel: u1,
        reserved_22_31: u10,
    }),
    tzc_mm_bmx_tzmid_lock: mmio.Mmio(packed struct(u32) {
        tzc_mmcpu_tzmid_lock: u1,
        tzc_blai_tzmid_lock: u1,
        tzc_codec_tzmid_lock: u1,
        tzc_subsys_tzmid_lock: u1,
        tzc_x2ddma_tzmid_lock: u1,
        tzc_xdma_tzmid_lock: u1,
        reserved_6_31: u26,
    }),
    tzc_mm_bmx_s0: mmio.Mmio(packed struct(u32) {
        tzc_mmperi_s10_tzsid_en: u2,
        tzc_mmperi_s11_tzsid_en: u2,
        tzc_mmperi_s12_tzsid_en: u2,
        tzc_mmperi_s13_tzsid_en: u2,
        tzc_mmperi_s14_tzsid_en: u2,
        tzc_mmperi_s15_tzsid_en: u2,
        tzc_mmperi_s16_tzsid_en: u2,
        tzc_mmperi_s17_tzsid_en: u2,
        tzc_mmperi_s18_tzsid_en: u2,
        tzc_mmperi_s19_tzsid_en: u2,
        tzc_mmperi_s1a_tzsid_en: u2,
        tzc_mmperi_s1b_tzsid_en: u2,
        tzc_mmperi_s1c_tzsid_en: u2,
        tzc_mmperi_s1d_tzsid_en: u2,
        tzc_mmperi_s1e_tzsid_en: u2,
        tzc_mmperi_s1f_tzsid_en: u2,
    }),
    tzc_mm_bmx_s1: mmio.Mmio(packed struct(u32) {
        tzc_s10_tzsid_en: u2,
        tzc_s11_tzsid_en: u2,
        tzc_s12_tzsid_en: u2,
        tzc_s13_tzsid_en: u2,
        tzc_s14_tzsid_en: u2,
        tzc_s15_tzsid_en: u2,
        tzc_s16_tzsid_en: u2,
        tzc_s17_tzsid_en: u2,
        tzc_s18_tzsid_en: u2,
        tzc_s19_tzsid_en: u2,
        tzc_s1a_tzsid_en: u2,
        tzc_s1b_tzsid_en: u2,
        tzc_s1c_tzsid_en: u2,
        tzc_s1d_tzsid_en: u2,
        tzc_s1e_tzsid_en: u2,
        tzc_s1f_tzsid_en: u2,
    }),
    tzc_mm_bmx_s2: mmio.Mmio(packed struct(u32) {
        tzc_codec_s10_tzsid_en: u2,
        tzc_codec_s11_tzsid_en: u2,
        tzc_codec_s12_tzsid_en: u2,
        tzc_codec_s13_tzsid_en: u2,
        tzc_codec_s14_tzsid_en: u2,
        tzc_codec_s15_tzsid_en: u2,
        tzc_codec_s16_tzsid_en: u2,
        tzc_codec_s17_tzsid_en: u2,
        tzc_codec_s18_tzsid_en: u2,
        tzc_codec_s19_tzsid_en: u2,
        tzc_codec_s1a_tzsid_en: u2,
        tzc_codec_s1b_tzsid_en: u2,
        tzc_codec_s1c_tzsid_en: u2,
        tzc_codec_s1d_tzsid_en: u2,
        tzc_codec_s1e_tzsid_en: u2,
        tzc_codec_s1f_tzsid_en: u2,
    }),
    tzc_mm_bmx_s_lock0: mmio.Mmio(packed struct(u32) {
        tzc_mmperi_s10_tzsid_lock: u1,
        tzc_mmperi_s11_tzsid_lock: u1,
        tzc_mmperi_s12_tzsid_lock: u1,
        tzc_mmperi_s13_tzsid_lock: u1,
        tzc_mmperi_s14_tzsid_lock: u1,
        tzc_mmperi_s15_tzsid_lock: u1,
        tzc_mmperi_s16_tzsid_lock: u1,
        tzc_mmperi_s17_tzsid_lock: u1,
        tzc_mmperi_s18_tzsid_lock: u1,
        tzc_mmperi_s19_tzsid_lock: u1,
        tzc_mmperi_s1a_tzsid_lock: u1,
        tzc_mmperi_s1b_tzsid_lock: u1,
        tzc_mmperi_s1c_tzsid_lock: u1,
        tzc_mmperi_s1d_tzsid_lock: u1,
        tzc_mmperi_s1e_tzsid_lock: u1,
        tzc_mmperi_s1f_tzsid_lock: u1,
        reserved_16_31: u16,
    }),
    tzc_mm_bmx_s_lock1: mmio.Mmio(packed struct(u32) {
        tzc_codec_s10_tzsid_lock: u1,
        tzc_codec_s11_tzsid_lock: u1,
        tzc_codec_s12_tzsid_lock: u1,
        tzc_codec_s13_tzsid_lock: u1,
        tzc_codec_s14_tzsid_lock: u1,
        tzc_codec_s15_tzsid_lock: u1,
        tzc_codec_s16_tzsid_lock: u1,
        tzc_codec_s17_tzsid_lock: u1,
        tzc_codec_s18_tzsid_lock: u1,
        tzc_codec_s19_tzsid_lock: u1,
        tzc_codec_s1a_tzsid_lock: u1,
        tzc_codec_s1b_tzsid_lock: u1,
        tzc_codec_s1c_tzsid_lock: u1,
        tzc_codec_s1d_tzsid_lock: u1,
        tzc_codec_s1e_tzsid_lock: u1,
        tzc_codec_s1f_tzsid_lock: u1,
        tzc_s10_tzsid_lock: u1,
        tzc_s11_tzsid_lock: u1,
        tzc_s12_tzsid_lock: u1,
        tzc_s13_tzsid_lock: u1,
        tzc_s14_tzsid_lock: u1,
        tzc_s15_tzsid_lock: u1,
        tzc_s16_tzsid_lock: u1,
        tzc_s17_tzsid_lock: u1,
        tzc_s18_tzsid_lock: u1,
        tzc_s19_tzsid_lock: u1,
        tzc_s1a_tzsid_lock: u1,
        tzc_s1b_tzsid_lock: u1,
        tzc_s1c_tzsid_lock: u1,
        tzc_s1d_tzsid_lock: u1,
        tzc_s1e_tzsid_lock: u1,
        tzc_s1f_tzsid_lock: u1,
    }),
    RESERVED0x31c: [36]u8,
    tzc_l2sram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r0_id_en: u2,
        tzc_l2sram_tzsrg_r1_id_en: u2,
        tzc_l2sram_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_l2sram_tzsrg_r0_en: u1,
        tzc_l2sram_tzsrg_r1_en: u1,
        tzc_l2sram_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_l2sram_tzsrg_r0_lock: u1,
        tzc_l2sram_tzsrg_r1_lock: u1,
        tzc_l2sram_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_l2sram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_l2sram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_l2sram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_l2sram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_l2sram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x358: [8]u8,
    tzc_vram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r0_id_en: u2,
        tzc_vram_tzsrg_r1_id_en: u2,
        tzc_vram_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_vram_tzsrg_r0_en: u1,
        tzc_vram_tzsrg_r1_en: u1,
        tzc_vram_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_vram_tzsrg_r0_lock: u1,
        tzc_vram_tzsrg_r1_lock: u1,
        tzc_vram_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_vram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_vram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_vram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_vram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_vram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x378: [8]u8,
    tzc_psrama_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r0_id_en: u2,
        tzc_psrama_tzsrg_r1_id_en: u2,
        tzc_psrama_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_psrama_tzsrg_r0_en: u1,
        tzc_psrama_tzsrg_r1_en: u1,
        tzc_psrama_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_psrama_tzsrg_r0_lock: u1,
        tzc_psrama_tzsrg_r1_lock: u1,
        tzc_psrama_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_psrama_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_adr_mask: u16,
        tzc_psrama_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_psrama_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r0_end: u16,
        tzc_psrama_tzsrg_r0_start: u16,
    }),
    tzc_psrama_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r1_end: u16,
        tzc_psrama_tzsrg_r1_start: u16,
    }),
    tzc_psrama_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r2_end: u16,
        tzc_psrama_tzsrg_r2_start: u16,
    }),
    tzc_psrama_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x398: [8]u8,
    tzc_psramb_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r0_id_en: u2,
        tzc_psramb_tzsrg_r1_id_en: u2,
        tzc_psramb_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_psramb_tzsrg_r0_en: u1,
        tzc_psramb_tzsrg_r1_en: u1,
        tzc_psramb_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_psramb_tzsrg_r0_lock: u1,
        tzc_psramb_tzsrg_r1_lock: u1,
        tzc_psramb_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_psramb_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_adr_mask: u16,
        tzc_psramb_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_psramb_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r0_end: u16,
        tzc_psramb_tzsrg_r0_start: u16,
    }),
    tzc_psramb_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r1_end: u16,
        tzc_psramb_tzsrg_r1_start: u16,
    }),
    tzc_psramb_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r2_end: u16,
        tzc_psramb_tzsrg_r2_start: u16,
    }),
    tzc_psramb_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x3b8: [8]u8,
    tzc_xram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r0_id_en: u2,
        tzc_xram_tzsrg_r1_id_en: u2,
        tzc_xram_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_xram_tzsrg_r0_en: u1,
        tzc_xram_tzsrg_r1_en: u1,
        tzc_xram_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_xram_tzsrg_r0_lock: u1,
        tzc_xram_tzsrg_r1_lock: u1,
        tzc_xram_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_xram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_xram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_xram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_xram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_xram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x3d8: [2856]u8,
    tzc_glb_ctrl_0: mmio.Mmio(packed struct(u32) {
        tzc_glb_pwron_rst_tzsid_en: u2,
        tzc_glb_cpu_reset_tzsid_en: u2,
        tzc_glb_sys_reset_tzsid_en: u2,
        tzc_glb_cpu2_reset_tzsid_en: u2,
        tzc_glb_misc_tzsid_en: u2,
        tzc_glb_sram_tzsid_en: u2,
        tzc_glb_swrst_tzsid_en: u2,
        tzc_glb_bmx_tzsid_en: u2,
        tzc_glb_dbg_tzsid_en: u2,
        tzc_glb_mbist_tzsid_en: u2,
        tzc_glb_clk_tzsid_en: u2,
        tzc_glb_int_tzsid_en: u2,
        tzc_glb_pwr_tzsid_en: u2,
        reserved_26_31: u6,
    }),
    tzc_glb_ctrl_1: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_glb_ctrl_2: mmio.Mmio(packed struct(u32) {
        tzc_glb_pwron_rst_tzsid_lock: u1,
        tzc_glb_cpu_reset_tzsid_lock: u1,
        tzc_glb_sys_reset_tzsid_lock: u1,
        tzc_glb_cpu2_reset_tzsid_lock: u1,
        tzc_glb_misc_tzsid_lock: u1,
        tzc_glb_sram_tzsid_lock: u1,
        tzc_glb_swrst_tzsid_lock: u1,
        tzc_glb_bmx_tzsid_lock: u1,
        tzc_glb_dbg_tzsid_lock: u1,
        tzc_glb_mbist_tzsid_lock: u1,
        tzc_glb_clk_tzsid_lock: u1,
        tzc_glb_int_tzsid_lock: u1,
        tzc_glb_pwr_tzsid_lock: u1,
        reserved_13_31: u19,
    }),
    RESERVED0xf0c: [20]u8,
    tzc_mm_ctrl_0: mmio.Mmio(packed struct(u32) {
        tzc_mm_pwron_rst_tzsid_en: u2,
        tzc_mm_cpu0_reset_tzsid_en: u2,
        tzc_mm_sys_reset_tzsid_en: u2,
        tzc_mm_cpu0_tzsid_en: u2,
        reserved_8_9: u2,
        tzc_mm_sram_tzsid_en: u2,
        tzc_mm_swrst_tzsid_en: u2,
        reserved_14_19: u6,
        tzc_mm_clk_tzsid_en: u2,
        reserved_22_31: u10,
    }),
    tzc_mm_ctrl_1: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_mm_ctrl_2: mmio.Mmio(packed struct(u32) {
        tzc_mm_pwron_rst_tzsid_lock: u1,
        tzc_mm_cpu0_reset_tzsid_lock: u1,
        tzc_mm_sys_reset_tzsid_lock: u1,
        tzc_mm_cpu0_tzsid_lock: u1,
        reserved_4: u1,
        tzc_mm_sram_tzsid_lock: u1,
        tzc_mm_swrst_tzsid_lock: u1,
        reserved_7_9: u3,
        tzc_mm_clk_tzsid_lock: u1,
        reserved_11_31: u21,
    }),
    RESERVED0xf2c: [20]u8,
    tzc_se_ctrl_0: mmio.Mmio(packed struct(u32) {
        tzc_se_sha_tzsid_en: u2,
        tzc_se_aes_tzsid_en: u2,
        tzc_se_trng_tzsid_en: u2,
        tzc_se_pka_tzsid_en: u2,
        tzc_se_cdet_tzsid_en: u2,
        tzc_se_gmac_tzsid_en: u2,
        tzc_se_tzsid_crmd: u1,
        reserved_13_15: u3,
        tzc_se_wdt_dly: u16,
    }),
    tzc_se_ctrl_1: mmio.Mmio(packed struct(u32) {
        tzc_sf_cr_tzsid_en: u2,
        tzc_sf_sec_tzsid_en: u2,
        tzc_sf_tzsid_crmd: u1,
        reserved_5_31: u27,
    }),
    tzc_se_ctrl_2: mmio.Mmio(packed struct(u32) {
        tzc_se_sha_tzsid_lock: u1,
        tzc_se_aes_tzsid_lock: u1,
        tzc_se_trng_tzsid_lock: u1,
        tzc_se_pka_tzsid_lock: u1,
        tzc_se_cdet_tzsid_lock: u1,
        tzc_se_gmac_tzsid_lock: u1,
        tzc_se_tzsid_crmd_lock: u1,
        reserved_7_15: u9,
        tzc_sf_cr_tzsid_lock: u1,
        tzc_sf_sec_tzsid_lock: u1,
        tzc_sf_tzsid_crmd_lock: u1,
        reserved_19_31: u13,
    }),
};
pub const TZC_SEC = extern struct {
    RESERVED0x0: [64]u8,
    tzc_rom_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r0_id_en: u2,
        tzc_rom_tzsrg_r1_id_en: u2,
        tzc_rom_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_rom_tzsrg_r0_en: u1,
        tzc_rom_tzsrg_r1_en: u1,
        tzc_rom_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_rom_tzsrg_r0_lock: u1,
        tzc_rom_tzsrg_r1_lock: u1,
        tzc_rom_tzsrg_r2_lock: u1,
        reserved_27: u1,
        tzc_sboot_done: u4,
    }),
    tzc_rom_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_rom_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_rom_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_rom_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_rom_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_rom_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_rom_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x58: [168]u8,
    tzc_bmx_tzmid: mmio.Mmio(packed struct(u32) {
        tzc_pico_tzmid: u1,
        tzc_mm_tzmid: u1,
        tzc_usb_tzmid: u1,
        tzc_wifi_tzmid: u1,
        tzc_cci_tzmid: u1,
        tzc_sdhm_tzmid: u1,
        tzc_emacA_tzmid: u1,
        tzc_cpu_tzmid: u1,
        tzc_dma_tzmid: u1,
        tzc_dma2_tzmid: u1,
        tzc_lz4_tzmid: u1,
        reserved_11_15: u5,
        tzc_pico_tzmid_sel: u1,
        tzc_mm_tzmid_sel: u1,
        tzc_usb_tzmid_sel: u1,
        tzc_wifi_tzmid_sel: u1,
        tzc_cci_tzmid_sel: u1,
        tzc_sdhm_tzmid_sel: u1,
        tzc_emacA_tzmid_sel: u1,
        tzc_cpu_tzmid_sel: u1,
        tzc_dma_tzmid_sel: u1,
        tzc_dma2_tzmid_sel: u1,
        tzc_lz4_tzmid_sel: u1,
        reserved_27_31: u5,
    }),
    tzc_bmx_tzmid_lock: mmio.Mmio(packed struct(u32) {
        tzc_pico_tzmid_lock: u1,
        tzc_mm_tzmid_lock: u1,
        tzc_usb_tzmid_lock: u1,
        tzc_wifi_tzmid_lock: u1,
        tzc_cci_tzmid_lock: u1,
        tzc_sdhm_tzmid_lock: u1,
        tzc_emacA_tzmid_lock: u1,
        tzc_cpu_tzmid_lock: u1,
        tzc_dma_tzmid_lock: u1,
        tzc_dma2_tzmid_lock: u1,
        tzc_lz4_tzmid_lock: u1,
        reserved_11_31: u21,
    }),
    tzc_bmx_s0: mmio.Mmio(packed struct(u32) {
        tzc_bmx_mm_tzsid_en: u2,
        tzc_bmx_dma_tzsid_en: u2,
        tzc_bmx_dma2_tzsid_en: u2,
        tzc_bmx_pwr_tzsid_en: u2,
        tzc_bmx_sdh_tzsid_en: u2,
        tzc_bmx_emac_tzsid_en: u2,
        reserved_12_15: u4,
        tzc_bmx_mm_tzsid_lock: u1,
        tzc_bmx_dma_tzsid_lock: u1,
        tzc_bmx_dma2_tzsid_lock: u1,
        tzc_bmx_pwr_tzsid_lock: u1,
        tzc_bmx_sdh_tzsid_lock: u1,
        tzc_bmx_emac_tzsid_lock: u1,
        reserved_22_31: u10,
    }),
    tzc_bmx_s1: mmio.Mmio(packed struct(u32) {
        tzc_bmx_s10_tzsid_en: u2,
        tzc_bmx_s11_tzsid_en: u2,
        tzc_bmx_s12_tzsid_en: u2,
        tzc_bmx_s13_tzsid_en: u2,
        tzc_bmx_s14_tzsid_en: u2,
        tzc_bmx_s15_tzsid_en: u2,
        tzc_bmx_s16_tzsid_en: u2,
        tzc_bmx_s17_tzsid_en: u2,
        tzc_bmx_s18_tzsid_en: u2,
        tzc_bmx_s19_tzsid_en: u2,
        tzc_bmx_s1a_tzsid_en: u2,
        tzc_bmx_s1b_tzsid_en: u2,
        tzc_bmx_s1c_tzsid_en: u2,
        tzc_bmx_s1d_tzsid_en: u2,
        tzc_bmx_s1e_tzsid_en: u2,
        tzc_bmx_s1f_tzsid_en: u2,
    }),
    tzc_bmx_s2: mmio.Mmio(packed struct(u32) {
        tzc_bmx_s20_tzsid_en: u2,
        tzc_bmx_s21_tzsid_en: u2,
        tzc_bmx_s22_tzsid_en: u2,
        tzc_bmx_s23_tzsid_en: u2,
        tzc_bmx_s24_tzsid_en: u2,
        tzc_bmx_s25_tzsid_en: u2,
        tzc_bmx_s26_tzsid_en: u2,
        tzc_bmx_s27_tzsid_en: u2,
        tzc_bmx_s28_tzsid_en: u2,
        tzc_bmx_s29_tzsid_en: u2,
        tzc_bmx_s2a_tzsid_en: u2,
        tzc_bmx_s2b_tzsid_en: u2,
        tzc_bmx_s2c_tzsid_en: u2,
        tzc_bmx_s2d_tzsid_en: u2,
        tzc_bmx_s2e_tzsid_en: u2,
        tzc_bmx_s2f_tzsid_en: u2,
    }),
    tzc_bmx_s_lock: mmio.Mmio(packed struct(u32) {
        tzc_bmx_s10_tzsid_lock: u1,
        tzc_bmx_s11_tzsid_lock: u1,
        tzc_bmx_s12_tzsid_lock: u1,
        tzc_bmx_s13_tzsid_lock: u1,
        tzc_bmx_s14_tzsid_lock: u1,
        tzc_bmx_s15_tzsid_lock: u1,
        tzc_bmx_s16_tzsid_lock: u1,
        tzc_bmx_s17_tzsid_lock: u1,
        tzc_bmx_s18_tzsid_lock: u1,
        tzc_bmx_s19_tzsid_lock: u1,
        tzc_bmx_s1a_tzsid_lock: u1,
        tzc_bmx_s1b_tzsid_lock: u1,
        tzc_bmx_s1c_tzsid_lock: u1,
        tzc_bmx_s1d_tzsid_lock: u1,
        tzc_bmx_s1e_tzsid_lock: u1,
        tzc_bmx_s1f_tzsid_lock: u1,
        tzc_bmx_s20_tzsid_lock: u1,
        tzc_bmx_s21_tzsid_lock: u1,
        tzc_bmx_s22_tzsid_lock: u1,
        tzc_bmx_s23_tzsid_lock: u1,
        tzc_bmx_s24_tzsid_lock: u1,
        tzc_bmx_s25_tzsid_lock: u1,
        tzc_bmx_s26_tzsid_lock: u1,
        tzc_bmx_s27_tzsid_lock: u1,
        tzc_bmx_s28_tzsid_lock: u1,
        tzc_bmx_s29_tzsid_lock: u1,
        tzc_bmx_s2a_tzsid_lock: u1,
        tzc_bmx_s2b_tzsid_lock: u1,
        tzc_bmx_s2c_tzsid_lock: u1,
        tzc_bmx_s2d_tzsid_lock: u1,
        tzc_bmx_s2e_tzsid_lock: u1,
        tzc_bmx_s2f_tzsid_lock: u1,
    }),
    RESERVED0x118: [40]u8,
    tzc_ocram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r0_id_en: u4,
        tzc_ocram_tzsrg_r1_id_en: u4,
        tzc_ocram_tzsrg_r2_id_en: u4,
        tzc_ocram_tzsrg_rx_id_en: u4,
        tzc_ocram_tzsrg_r0_en: u1,
        tzc_ocram_tzsrg_r1_en: u1,
        tzc_ocram_tzsrg_r2_en: u1,
        tzc_ocram_tzsrg_rx_en: u1,
        tzc_ocram_tzsrg_r0_lock: u1,
        tzc_ocram_tzsrg_r1_lock: u1,
        tzc_ocram_tzsrg_r2_lock: u1,
        tzc_ocram_tzsrg_rx_lock: u1,
        reserved_24_31: u8,
    }),
    tzc_ocram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_ocram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_ocram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_ocram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_ocram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_ocram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_ocram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x158: [40]u8,
    tzc_wram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r0_id_en: u4,
        tzc_wram_tzsrg_r1_id_en: u4,
        tzc_wram_tzsrg_r2_id_en: u4,
        tzc_wram_tzsrg_rx_id_en: u4,
        tzc_wram_tzsrg_r0_en: u1,
        tzc_wram_tzsrg_r1_en: u1,
        tzc_wram_tzsrg_r2_en: u1,
        tzc_wram_tzsrg_rx_en: u1,
        tzc_wram_tzsrg_r0_lock: u1,
        tzc_wram_tzsrg_r1_lock: u1,
        tzc_wram_tzsrg_r2_lock: u1,
        tzc_wram_tzsrg_rx_lock: u1,
        reserved_24_31: u8,
    }),
    tzc_wram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_wram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_wram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_wram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_wram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_wram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_wram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_wifi_dbg: mmio.Mmio(packed struct(u32) {
        tzc_mac_dbg_dis: u1,
        reserved_1_31: u31,
    }),
    RESERVED0x19c: [164]u8,
    tzc_pdm_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_uart_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_i2c_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_timer_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_i2s_ctrl: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x254: [44]u8,
    tzc_sf_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r0_id_en: u4,
        tzc_sf_tzsrg_r1_id_en: u4,
        tzc_sf_tzsrg_r2_id_en: u4,
        tzc_sf_tzsrg_r3_id_en: u4,
        tzc_sf_tzsrg_rx_id_en: u4,
        tzc_sf_tzsrg_r0_en: u1,
        tzc_sf_tzsrg_r1_en: u1,
        tzc_sf_tzsrg_r2_en: u1,
        tzc_sf_tzsrg_r3_en: u1,
        tzc_sf_tzsrg_rx_en: u1,
        tzc_sf_tzsrg_r0_lock: u1,
        tzc_sf_tzsrg_r1_lock: u1,
        tzc_sf_tzsrg_r2_lock: u1,
        tzc_sf_tzsrg_r3_lock: u1,
        tzc_sf_tzsrg_rx_lock: u1,
        reserved_30_31: u2,
    }),
    tzc_sf_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_adr_mask: u19,
        reserved_19_30: u12,
        tzc_sf_tzsrg_adr_mask_lock: u1,
    }),
    tzc_sf_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r0_end: u16,
        tzc_sf_tzsrg_r0_start: u16,
    }),
    tzc_sf_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r1_end: u16,
        tzc_sf_tzsrg_r1_start: u16,
    }),
    tzc_sf_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r2_end: u16,
        tzc_sf_tzsrg_r2_start: u16,
    }),
    tzc_sf_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r3_end: u16,
        tzc_sf_tzsrg_r3_start: u16,
    }),
    tzc_sf_tzsrg_msb: mmio.Mmio(packed struct(u32) {
        tzc_sf_tzsrg_r0_end_msb: u3,
        reserved_3: u1,
        tzc_sf_tzsrg_r0_start_msb: u3,
        reserved_7: u1,
        tzc_sf_tzsrg_r1_end_msb: u3,
        reserved_11: u1,
        tzc_sf_tzsrg_r1_start_msb: u3,
        reserved_15: u1,
        tzc_sf_tzsrg_r2_end_msb: u3,
        reserved_19: u1,
        tzc_sf_tzsrg_r2_start_msb: u3,
        reserved_23: u1,
        tzc_sf_tzsrg_r3_end_msb: u3,
        reserved_27: u1,
        tzc_sf_tzsrg_r3_start_msb: u3,
        reserved_31: u1,
    }),
    RESERVED0x29c: [100]u8,
    tzc_mm_bmx_tzmid: mmio.Mmio(packed struct(u32) {
        tzc_mmcpu_tzmid: u1,
        tzc_blai_tzmid: u1,
        tzc_codec_tzmid: u1,
        tzc_subsys_tzmid: u1,
        tzc_x2ddma_tzmid: u1,
        tzc_xdma_tzmid: u1,
        reserved_6_15: u10,
        tzc_mmcpu_tzmid_sel: u1,
        tzc_blai_tzmid_sel: u1,
        tzc_codec_tzmid_sel: u1,
        tzc_subsys_tzmid_sel: u1,
        tzc_x2ddma_tzmid_sel: u1,
        tzc_xdma_tzmid_sel: u1,
        reserved_22_31: u10,
    }),
    tzc_mm_bmx_tzmid_lock: mmio.Mmio(packed struct(u32) {
        tzc_mmcpu_tzmid_lock: u1,
        tzc_blai_tzmid_lock: u1,
        tzc_codec_tzmid_lock: u1,
        tzc_subsys_tzmid_lock: u1,
        tzc_x2ddma_tzmid_lock: u1,
        tzc_xdma_tzmid_lock: u1,
        reserved_6_31: u26,
    }),
    tzc_mm_bmx_s0: mmio.Mmio(packed struct(u32) {
        tzc_mmperi_s10_tzsid_en: u2,
        tzc_mmperi_s11_tzsid_en: u2,
        tzc_mmperi_s12_tzsid_en: u2,
        tzc_mmperi_s13_tzsid_en: u2,
        tzc_mmperi_s14_tzsid_en: u2,
        tzc_mmperi_s15_tzsid_en: u2,
        tzc_mmperi_s16_tzsid_en: u2,
        tzc_mmperi_s17_tzsid_en: u2,
        tzc_mmperi_s18_tzsid_en: u2,
        tzc_mmperi_s19_tzsid_en: u2,
        tzc_mmperi_s1a_tzsid_en: u2,
        tzc_mmperi_s1b_tzsid_en: u2,
        tzc_mmperi_s1c_tzsid_en: u2,
        tzc_mmperi_s1d_tzsid_en: u2,
        tzc_mmperi_s1e_tzsid_en: u2,
        tzc_mmperi_s1f_tzsid_en: u2,
    }),
    tzc_mm_bmx_s1: mmio.Mmio(packed struct(u32) {
        tzc_s10_tzsid_en: u2,
        tzc_s11_tzsid_en: u2,
        tzc_s12_tzsid_en: u2,
        tzc_s13_tzsid_en: u2,
        tzc_s14_tzsid_en: u2,
        tzc_s15_tzsid_en: u2,
        tzc_s16_tzsid_en: u2,
        tzc_s17_tzsid_en: u2,
        tzc_s18_tzsid_en: u2,
        tzc_s19_tzsid_en: u2,
        tzc_s1a_tzsid_en: u2,
        tzc_s1b_tzsid_en: u2,
        tzc_s1c_tzsid_en: u2,
        tzc_s1d_tzsid_en: u2,
        tzc_s1e_tzsid_en: u2,
        tzc_s1f_tzsid_en: u2,
    }),
    tzc_mm_bmx_s2: mmio.Mmio(packed struct(u32) {
        tzc_codec_s10_tzsid_en: u2,
        tzc_codec_s11_tzsid_en: u2,
        tzc_codec_s12_tzsid_en: u2,
        tzc_codec_s13_tzsid_en: u2,
        tzc_codec_s14_tzsid_en: u2,
        tzc_codec_s15_tzsid_en: u2,
        tzc_codec_s16_tzsid_en: u2,
        tzc_codec_s17_tzsid_en: u2,
        tzc_codec_s18_tzsid_en: u2,
        tzc_codec_s19_tzsid_en: u2,
        tzc_codec_s1a_tzsid_en: u2,
        tzc_codec_s1b_tzsid_en: u2,
        tzc_codec_s1c_tzsid_en: u2,
        tzc_codec_s1d_tzsid_en: u2,
        tzc_codec_s1e_tzsid_en: u2,
        tzc_codec_s1f_tzsid_en: u2,
    }),
    tzc_mm_bmx_s_lock0: mmio.Mmio(packed struct(u32) {
        tzc_mmperi_s10_tzsid_lock: u1,
        tzc_mmperi_s11_tzsid_lock: u1,
        tzc_mmperi_s12_tzsid_lock: u1,
        tzc_mmperi_s13_tzsid_lock: u1,
        tzc_mmperi_s14_tzsid_lock: u1,
        tzc_mmperi_s15_tzsid_lock: u1,
        tzc_mmperi_s16_tzsid_lock: u1,
        tzc_mmperi_s17_tzsid_lock: u1,
        tzc_mmperi_s18_tzsid_lock: u1,
        tzc_mmperi_s19_tzsid_lock: u1,
        tzc_mmperi_s1a_tzsid_lock: u1,
        tzc_mmperi_s1b_tzsid_lock: u1,
        tzc_mmperi_s1c_tzsid_lock: u1,
        tzc_mmperi_s1d_tzsid_lock: u1,
        tzc_mmperi_s1e_tzsid_lock: u1,
        tzc_mmperi_s1f_tzsid_lock: u1,
        reserved_16_31: u16,
    }),
    tzc_mm_bmx_s_lock1: mmio.Mmio(packed struct(u32) {
        tzc_codec_s10_tzsid_lock: u1,
        tzc_codec_s11_tzsid_lock: u1,
        tzc_codec_s12_tzsid_lock: u1,
        tzc_codec_s13_tzsid_lock: u1,
        tzc_codec_s14_tzsid_lock: u1,
        tzc_codec_s15_tzsid_lock: u1,
        tzc_codec_s16_tzsid_lock: u1,
        tzc_codec_s17_tzsid_lock: u1,
        tzc_codec_s18_tzsid_lock: u1,
        tzc_codec_s19_tzsid_lock: u1,
        tzc_codec_s1a_tzsid_lock: u1,
        tzc_codec_s1b_tzsid_lock: u1,
        tzc_codec_s1c_tzsid_lock: u1,
        tzc_codec_s1d_tzsid_lock: u1,
        tzc_codec_s1e_tzsid_lock: u1,
        tzc_codec_s1f_tzsid_lock: u1,
        tzc_s10_tzsid_lock: u1,
        tzc_s11_tzsid_lock: u1,
        tzc_s12_tzsid_lock: u1,
        tzc_s13_tzsid_lock: u1,
        tzc_s14_tzsid_lock: u1,
        tzc_s15_tzsid_lock: u1,
        tzc_s16_tzsid_lock: u1,
        tzc_s17_tzsid_lock: u1,
        tzc_s18_tzsid_lock: u1,
        tzc_s19_tzsid_lock: u1,
        tzc_s1a_tzsid_lock: u1,
        tzc_s1b_tzsid_lock: u1,
        tzc_s1c_tzsid_lock: u1,
        tzc_s1d_tzsid_lock: u1,
        tzc_s1e_tzsid_lock: u1,
        tzc_s1f_tzsid_lock: u1,
    }),
    RESERVED0x31c: [36]u8,
    tzc_l2sram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r0_id_en: u2,
        tzc_l2sram_tzsrg_r1_id_en: u2,
        tzc_l2sram_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_l2sram_tzsrg_r0_en: u1,
        tzc_l2sram_tzsrg_r1_en: u1,
        tzc_l2sram_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_l2sram_tzsrg_r0_lock: u1,
        tzc_l2sram_tzsrg_r1_lock: u1,
        tzc_l2sram_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_l2sram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_l2sram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_l2sram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_l2sram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_l2sram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_l2sram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_l2sram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x358: [8]u8,
    tzc_vram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r0_id_en: u2,
        tzc_vram_tzsrg_r1_id_en: u2,
        tzc_vram_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_vram_tzsrg_r0_en: u1,
        tzc_vram_tzsrg_r1_en: u1,
        tzc_vram_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_vram_tzsrg_r0_lock: u1,
        tzc_vram_tzsrg_r1_lock: u1,
        tzc_vram_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_vram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_vram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_vram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_vram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_vram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_vram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_vram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x378: [8]u8,
    tzc_psrama_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r0_id_en: u2,
        tzc_psrama_tzsrg_r1_id_en: u2,
        tzc_psrama_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_psrama_tzsrg_r0_en: u1,
        tzc_psrama_tzsrg_r1_en: u1,
        tzc_psrama_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_psrama_tzsrg_r0_lock: u1,
        tzc_psrama_tzsrg_r1_lock: u1,
        tzc_psrama_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_psrama_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_adr_mask: u16,
        tzc_psrama_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_psrama_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r0_end: u16,
        tzc_psrama_tzsrg_r0_start: u16,
    }),
    tzc_psrama_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r1_end: u16,
        tzc_psrama_tzsrg_r1_start: u16,
    }),
    tzc_psrama_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_psrama_tzsrg_r2_end: u16,
        tzc_psrama_tzsrg_r2_start: u16,
    }),
    tzc_psrama_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x398: [8]u8,
    tzc_psramb_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r0_id_en: u2,
        tzc_psramb_tzsrg_r1_id_en: u2,
        tzc_psramb_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_psramb_tzsrg_r0_en: u1,
        tzc_psramb_tzsrg_r1_en: u1,
        tzc_psramb_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_psramb_tzsrg_r0_lock: u1,
        tzc_psramb_tzsrg_r1_lock: u1,
        tzc_psramb_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_psramb_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_adr_mask: u16,
        tzc_psramb_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_psramb_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r0_end: u16,
        tzc_psramb_tzsrg_r0_start: u16,
    }),
    tzc_psramb_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r1_end: u16,
        tzc_psramb_tzsrg_r1_start: u16,
    }),
    tzc_psramb_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_psramb_tzsrg_r2_end: u16,
        tzc_psramb_tzsrg_r2_start: u16,
    }),
    tzc_psramb_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x3b8: [8]u8,
    tzc_xram_tzsrg_ctrl: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r0_id_en: u2,
        tzc_xram_tzsrg_r1_id_en: u2,
        tzc_xram_tzsrg_r2_id_en: u2,
        reserved_6_15: u10,
        tzc_xram_tzsrg_r0_en: u1,
        tzc_xram_tzsrg_r1_en: u1,
        tzc_xram_tzsrg_r2_en: u1,
        reserved_19_23: u5,
        tzc_xram_tzsrg_r0_lock: u1,
        tzc_xram_tzsrg_r1_lock: u1,
        tzc_xram_tzsrg_r2_lock: u1,
        reserved_27_31: u5,
    }),
    tzc_xram_tzsrg_adr_mask: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_adr_mask: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_adr_mask_lock: u1,
        reserved_17_31: u15,
    }),
    tzc_xram_tzsrg_r0: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r0_end: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_r0_start: u10,
        reserved_26_31: u6,
    }),
    tzc_xram_tzsrg_r1: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r1_end: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_r1_start: u10,
        reserved_26_31: u6,
    }),
    tzc_xram_tzsrg_r2: mmio.Mmio(packed struct(u32) {
        tzc_xram_tzsrg_r2_end: u10,
        reserved_10_15: u6,
        tzc_xram_tzsrg_r2_start: u10,
        reserved_26_31: u6,
    }),
    tzc_xram_tzsrg_r3: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    RESERVED0x3d8: [2856]u8,
    tzc_glb_ctrl_0: mmio.Mmio(packed struct(u32) {
        tzc_glb_pwron_rst_tzsid_en: u2,
        tzc_glb_cpu_reset_tzsid_en: u2,
        tzc_glb_sys_reset_tzsid_en: u2,
        tzc_glb_cpu2_reset_tzsid_en: u2,
        tzc_glb_misc_tzsid_en: u2,
        tzc_glb_sram_tzsid_en: u2,
        tzc_glb_swrst_tzsid_en: u2,
        tzc_glb_bmx_tzsid_en: u2,
        tzc_glb_dbg_tzsid_en: u2,
        tzc_glb_mbist_tzsid_en: u2,
        tzc_glb_clk_tzsid_en: u2,
        tzc_glb_int_tzsid_en: u2,
        tzc_glb_pwr_tzsid_en: u2,
        reserved_26_31: u6,
    }),
    tzc_glb_ctrl_1: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_glb_ctrl_2: mmio.Mmio(packed struct(u32) {
        tzc_glb_pwron_rst_tzsid_lock: u1,
        tzc_glb_cpu_reset_tzsid_lock: u1,
        tzc_glb_sys_reset_tzsid_lock: u1,
        tzc_glb_cpu2_reset_tzsid_lock: u1,
        tzc_glb_misc_tzsid_lock: u1,
        tzc_glb_sram_tzsid_lock: u1,
        tzc_glb_swrst_tzsid_lock: u1,
        tzc_glb_bmx_tzsid_lock: u1,
        tzc_glb_dbg_tzsid_lock: u1,
        tzc_glb_mbist_tzsid_lock: u1,
        tzc_glb_clk_tzsid_lock: u1,
        tzc_glb_int_tzsid_lock: u1,
        tzc_glb_pwr_tzsid_lock: u1,
        reserved_13_31: u19,
    }),
    RESERVED0xf0c: [20]u8,
    tzc_mm_ctrl_0: mmio.Mmio(packed struct(u32) {
        tzc_mm_pwron_rst_tzsid_en: u2,
        tzc_mm_cpu0_reset_tzsid_en: u2,
        tzc_mm_sys_reset_tzsid_en: u2,
        tzc_mm_cpu0_tzsid_en: u2,
        reserved_8_9: u2,
        tzc_mm_sram_tzsid_en: u2,
        tzc_mm_swrst_tzsid_en: u2,
        reserved_14_19: u6,
        tzc_mm_clk_tzsid_en: u2,
        reserved_22_31: u10,
    }),
    tzc_mm_ctrl_1: mmio.Mmio(packed struct(u32) {
        reserved_0_31: u32,
    }),
    tzc_mm_ctrl_2: mmio.Mmio(packed struct(u32) {
        tzc_mm_pwron_rst_tzsid_lock: u1,
        tzc_mm_cpu0_reset_tzsid_lock: u1,
        tzc_mm_sys_reset_tzsid_lock: u1,
        tzc_mm_cpu0_tzsid_lock: u1,
        reserved_4: u1,
        tzc_mm_sram_tzsid_lock: u1,
        tzc_mm_swrst_tzsid_lock: u1,
        reserved_7_9: u3,
        tzc_mm_clk_tzsid_lock: u1,
        reserved_11_31: u21,
    }),
    RESERVED0xf2c: [20]u8,
    tzc_se_ctrl_0: mmio.Mmio(packed struct(u32) {
        tzc_se_sha_tzsid_en: u2,
        tzc_se_aes_tzsid_en: u2,
        tzc_se_trng_tzsid_en: u2,
        tzc_se_pka_tzsid_en: u2,
        tzc_se_cdet_tzsid_en: u2,
        tzc_se_gmac_tzsid_en: u2,
        tzc_se_tzsid_crmd: u1,
        reserved_13_15: u3,
        tzc_se_wdt_dly: u16,
    }),
    tzc_se_ctrl_1: mmio.Mmio(packed struct(u32) {
        tzc_sf_cr_tzsid_en: u2,
        tzc_sf_sec_tzsid_en: u2,
        tzc_sf_tzsid_crmd: u1,
        reserved_5_31: u27,
    }),
    tzc_se_ctrl_2: mmio.Mmio(packed struct(u32) {
        tzc_se_sha_tzsid_lock: u1,
        tzc_se_aes_tzsid_lock: u1,
        tzc_se_trng_tzsid_lock: u1,
        tzc_se_pka_tzsid_lock: u1,
        tzc_se_cdet_tzsid_lock: u1,
        tzc_se_gmac_tzsid_lock: u1,
        tzc_se_tzsid_crmd_lock: u1,
        reserved_7_15: u9,
        tzc_sf_cr_tzsid_lock: u1,
        tzc_sf_sec_tzsid_lock: u1,
        tzc_sf_tzsid_crmd_lock: u1,
        reserved_19_31: u13,
    }),
};
