{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561729366900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561729366907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 10:42:46 2019 " "Processing started: Fri Jun 28 10:42:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561729366907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729366907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729366907 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1561729367171 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1561729367171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561729367717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561729367717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_number.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_number " "Found entity 1: compare_number" {  } { { "compare_number.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/compare_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulador_delta.v 1 1 " "Found 1 design units, including 1 entities, in source file modulador_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulador_delta " "Found entity 1: modulador_delta" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_x8.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_x8 " "Found entity 1: latch_x8" {  } { { "latch_x8.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_x8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8fixed.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8fixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8fixed " "Found entity 1: bit8fixed" {  } { { "bit8fixed.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/bit8fixed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381460 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.v(6) " "Verilog HDL warning at tristate.v(6): extended using \"x\" or \"z\"" {  } { { "tristate.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561729381467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381477 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561729381485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide8.v 1 1 " "Found 1 design units, including 1 entities, in source file divide8.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide8 " "Found entity 1: divide8" {  } { { "divide8.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/divide8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide78.v 1 1 " "Found 1 design units, including 1 entities, in source file divide78.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide78 " "Found entity 1: divide78" {  } { { "divide78.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/divide78.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_sync " "Found entity 1: latch_sync" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rochi_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rochi_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rochi_start " "Found entity 1: rochi_start" {  } { { "rochi_start.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rochi_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_divider16.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_divider16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider16 " "Found entity 1: clock_divider16" {  } { { "output_files/clock_divider16.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/clock_divider16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561729381611 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst2 " "Primitive \"VCC\" of instance \"inst2\" not used" {  } { { "main.bdf" "" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 504 448 480 520 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1561729381612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst16 " "Elaborating entity \"mux\" for hierarchy \"mux:inst16\"" {  } { { "main.bdf" "inst16" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 512 1168 1304 624 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar sar:inst " "Elaborating entity \"sar\" for hierarchy \"sar:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 232 680 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(14) " "Verilog HDL assignment warning at SAR.v(14): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381619 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(19) " "Verilog HDL assignment warning at SAR.v(19): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381620 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(21) " "Verilog HDL assignment warning at SAR.v(21): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381620 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SAR.v(24) " "Verilog HDL assignment warning at SAR.v(24): truncated value with size 32 to match size of target (4)" {  } { { "db/SAR.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381620 "|main|sar:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 320 464 640 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 clock_divider.v(13) " "Verilog HDL assignment warning at clock_divider.v(13): truncated value with size 32 to match size of target (31)" {  } { { "clock_divider.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381622 "|main|clock_divider:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst3 " "Elaborating entity \"rom\" for hierarchy \"rom:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 216 432 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAR.mif " "Parameter \"init_file\" = \"SAR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561729381742 ""}  } { { "rom.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561729381742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv81 " "Found entity 1: altsyncram_kv81" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561729381808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729381808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv81 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated " "Elaborating entity \"altsyncram_kv81\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sync latch_sync:inst20 " "Elaborating entity \"latch_sync\" for hierarchy \"latch_sync:inst20\"" {  } { { "main.bdf" "inst20" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 552 976 1112 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 latch_sync.v(18) " "Verilog HDL assignment warning at latch_sync.v(18): truncated value with size 32 to match size of target (21)" {  } { { "latch_sync.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/latch_sync.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381838 "|main|latch_sync:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide78 divide78:inst1 " "Elaborating entity \"divide78\" for hierarchy \"divide78:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 528 208 328 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divide78.v(10) " "Verilog HDL assignment warning at divide78.v(10): truncated value with size 32 to match size of target (25)" {  } { { "divide78.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/divide78.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381842 "|main|divide78:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider16 clock_divider16:inst11 " "Elaborating entity \"clock_divider16\" for hierarchy \"clock_divider16:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 48 488 664 128 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rochi_start rochi_start:inst22 " "Elaborating entity \"rochi_start\" for hierarchy \"rochi_start:inst22\"" {  } { { "main.bdf" "inst22" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 640 1160 1288 720 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 rochi_start.v(16) " "Verilog HDL assignment warning at rochi_start.v(16): truncated value with size 32 to match size of target (21)" {  } { { "rochi_start.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/rochi_start.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381851 "|main|rochi_start:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:inst7 " "Elaborating entity \"tristate\" for hierarchy \"tristate:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 232 1304 1464 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tristate.v(6) " "Verilog HDL assignment warning at tristate.v(6): truncated value with size 32 to match size of target (8)" {  } { { "tristate.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381855 "|main|tristate:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst9 " "Elaborating entity \"mux8\" for hierarchy \"mux8:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 248 880 1040 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulador_delta modulador_delta:inst6 " "Elaborating entity \"modulador_delta\" for hierarchy \"modulador_delta:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 128 680 832 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modulador_delta.v(20) " "Verilog HDL assignment warning at modulador_delta.v(20): truncated value with size 32 to match size of target (8)" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381861 "|main|modulador_delta:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modulador_delta.v(26) " "Verilog HDL assignment warning at modulador_delta.v(26): truncated value with size 32 to match size of target (8)" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561729381861 "|main|modulador_delta:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eoc modulador_delta.v(5) " "Output port \"eoc\" at modulador_delta.v(5) has no driver" {  } { { "modulador_delta.v" "" { Text "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561729381861 "|main|modulador_delta:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_x8 latch_x8:inst5 " "Elaborating entity \"latch_x8\" for hierarchy \"latch_x8:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 328 1104 1264 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729381867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561729382590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/SAR.map.smsg " "Generated suppressed messages file C:/Users/newto/INFORMES_ASSD/TP3/EJ2/SAR/output_files/SAR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729383038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561729383196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561729383196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561729383310 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561729383310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561729383310 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561729383310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561729383310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561729383347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 10:43:03 2019 " "Processing ended: Fri Jun 28 10:43:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561729383347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561729383347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561729383347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561729383347 ""}
