// Seed: 4005058427
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input uwire id_3
    , id_9,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7
);
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 ();
  always @(posedge 'b0 or posedge 1) begin : LABEL_0
    id_9 <= #1 1'd0 + 1;
  end
  initial $display(id_9);
  or primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_3,
      id_4,
      id_5,
      id_7,
      id_9
  );
endmodule
