;redcode
;assert 1
	SPL 0, <80
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @270, <1
	JMN <-127, 100
	MOV -7, <-20
	MOV @-127, -100
	DAT <270, <1
	CMP -307, <-126
	CMP -312, @-500
	JMP -1, @-20
	SLT @30, @380
	SLT 30, @12
	SPL 0, <80
	SPL 0, <80
	DAT #12, <10
	CMP -307, <-121
	SUB 12, @10
	SUB @121, 106
	SLT @-307, 800
	SUB #72, @288
	SUB 207, -928
	SUB #72, @288
	MOV @-127, 100
	ADD #270, 1
	SUB -312, @-500
	SPL 0, <6
	SUB @127, 106
	SUB -207, <-128
	SUB @0, @2
	JMN <12, <310
	JMN <-127, 100
	CMP #-72, @288
	SLT -714, <-300
	SUB @-127, 100
	JMN <-127, 100
	JMN <12, <10
	SUB -207, <-128
	MOV @-127, -100
	CMP @0, @2
	JMN <-127, 100
	SUB -312, @-500
	SUB #72, @288
	JMN <-307, 800
	CMP -207, <-128
	SLT 721, -880
	CMP #-72, @288
	MOV -1, <-20
	SUB #72, @288
