;redcode
;assert 1
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	JMN 20, 0
	MOV -7, <-20
	SLT #210, 30
	SUB @127, 106
	JMN 20, 0
	SUB 0, <8
	SUB @127, 106
	JMN 20, 0
	MOV -7, <-20
	SLT #210, 30
	SUB @127, 106
	JMN 20, 0
	SUB 0, <8
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-121
	SLT #210, 30
	SUB 0, <8
	JMN 20, 0
	SUB @127, 106
	JMN 20, 0
	DJN -1, @-121
	SUB 0, <8
	JMN 20, 0
	SUB @127, 106
	JMN 20, 0
	DJN -1, @-121
	SLT #210, 30
	MOV -7, <-20
	DJN -1, @-121
	SLT #210, 30
	SUB @127, 106
	ADD @17, @15
	DJN -1, @-121
	SUB @127, 106
	JMN 20, 0
	MOV -7, <-20
	SLT #210, 30
	SUB @127, 106
	MOV -7, <-20
	DJN -1, @-121
	SLT #210, 30
	MOV -7, <-20
	DJN -1, @-121
	JMN 20, 0
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-121
	MOV -7, <-20
	SLT #210, 30
	SUB @127, 106
	JMN 20, 0
	SUB 0, <8
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-121
	MOV -1, <-20
	SUB @121, 106
	SLT @-121, 103
	MOV -1, <-20
	DJN -1, @-121
	MOV -1, <-20
	DJN -1, @-121
