module lcd_driver(
    input disp_clk,
    input disp_async_rst,
    output disp_rs,
    output disp_rw,
    output disp_en,
    output display_on,
    output [7:0]disp_data,
)

reg display_clk_out;
reg [15:0] clk_count;

assign display_on = 1'b1;

always @(posedge disp_clock or negedge disp_async_rst)
begin
	if (disp_async_rst == 1'b0)
		begin
			clk_count = 16'd0;
			disp_clock_out = 1'b0;
		end
	else
		begin
		    clk_count = counter + 1'b1;
		
		if (clk_count == 16'd32_768)
			begin
				clk_count = 16'd0;
				disp_clock_out = ~disp_clock_out;
			end
			
		end
end

lcd lcd(disp_clock_out, disp_async_rst, disp_rs, disp_rw, disp_en, disp_data);
 
endmodule 