module PWM ( 
//input 
input                    sys_clk        ,

//input        [3:0]       key          ,
output wire    [1:0]       DIR           ,
output reg     [3:0]          pwm            //把这个拓展成为三路信号
);

//output ports

//reg define 

reg 	 [25:0]     num =0         ;	 //num即为脉冲翻转次数，设定脉冲数为奇数即可保证结束后脉冲保持低电平	
reg    [25:0]     cnt            ;
reg    [1:0 ]     dir            ;  



always @(posedge sys_clk ) begin 
	if ( cnt == 26'd6000)             //  nfreq=25000000/cnt
       cnt <= 26'b0;
	else
       cnt <= cnt + 26'b1;
end

always @(posedge sys_clk ) begin 
   if(cnt == 26'd5900 && num<26'd26601)begin
		pwm <= ~pwm ;
		num <= num+26'd1;
//		dir <= 2'b10	;
	end
	
//	else if(cnt == 26'd5900 && num<26'd16001)
	
	end

always @(posedge sys_clk ) begin 
   	dir <= 2'b00	;// dir个位用来连接FPGA55引脚用来发送EN信号 0有效 ， 高位用来发送方向信号0--逆时针 
	end

assign DIR = dir ;


endmodule
//end of RTL code                       