{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:false|/proc_sys_reset_0_peripheral_aresetn:false|/zynq_ultra_ps_e_0_pl_clk0:false|",
   "Addressing View_ScaleFactor":"0.658378",
   "Addressing View_TopLeft":"30,-286",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/proc_sys_reset_0_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_resetn0:true|/zynq_ultra_ps_e_0_pl_clk0:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1600 -y 690 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 330 -y 340 -defaultsOSRD
preplace inst gesture_model_0 -pg 1 -lvl 3 -x 1220 -y 540 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 330 -y 530 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 840 -y 220 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 670 460 1030 440 1400J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 20 230 660 470 1020 430 1420
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 240 630
preplace netloc S00_AXI_1 1 1 4 690 440 1000J 420 NJ 420 1770
preplace netloc S01_AXI_1 1 1 4 680 810 NJ 810 NJ 810 1770
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 3 1040 450 NJ 450 1780
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 1030 410 1430J
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1010 220n
preplace netloc axi_interconnect_0_M02_AXI 1 0 3 30 440 650J 450 990
preplace netloc gesture_model_0_output_stream 1 3 1 1410 530n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 640 100n
levelinfo -pg 1 0 330 840 1220 1600 1800
pagesize -pg 1 -db -bbox -sgen 0 0 1800 820
",
   "Color Coded_ScaleFactor":"0.811268",
   "Color Coded_TopLeft":"10,-54",
   "Default View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/proc_sys_reset_0_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_clk0:true|",
   "Default View_ScaleFactor":"0.811268",
   "Default View_TopLeft":"10,-30",
   "Display-PortTypeClock":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 2120 -y 40 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 80L -pinDir M_AXIS_MM2S left -pinY M_AXIS_MM2S 220L -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 240L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 280L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 300L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 320L -pinDir axi_resetn left -pinY axi_resetn 340L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 20R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 40R -pinDir mm2s_introut right -pinY mm2s_introut 60R -pinDir s2mm_introut right -pinY s2mm_introut 80R
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 510 -y 40 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinDir S02_AXI left -pinY S02_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 170 -y 80 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 140R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1420 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 84 80 85 81 86 82 87 83} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir ACLK left -pinY ACLK 120L -pinDir ARESETN left -pinY ARESETN 40L -pinDir S00_ACLK left -pinY S00_ACLK 140L -pinDir S00_ARESETN left -pinY S00_ARESETN 60L -pinDir M00_ACLK left -pinY M00_ACLK 160L -pinDir M00_ARESETN left -pinY M00_ARESETN 80L -pinDir M01_ACLK left -pinY M01_ACLK 180L -pinDir M01_ARESETN left -pinY M01_ARESETN 100L
preplace inst gesture_model_0 -pg 1 -lvl 5 -x 1770 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 38 40} -defaultsOSRD -pinDir s_axi_control left -pinY s_axi_control 20L -pinDir input_stream right -pinY input_stream 20R -pinDir output_stream right -pinY output_stream 40R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 40L -pinDir interrupt right -pinY interrupt 60R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 950 -y 90 -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 30R -pinDir S_AXI_LPD left -pinY S_AXI_LPD 30L -pinDir maxihpm0_lpd_aclk left -pinY maxihpm0_lpd_aclk 90L -pinDir saxi_lpd_aclk left -pinY saxi_lpd_aclk 110L -pinDir pl_resetn0 left -pinY pl_resetn0 130L -pinDir pl_clk0 right -pinY pl_clk0 130R
preplace netloc netgroup_1 1 2 4 NJ 60 NJ 60 NJ 60 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 370 290 NJ 290 1250 340 1570 380 N
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 350 180 650 310 1270 360 1590 360 1950
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 N 220 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 N 260
preplace netloc axi_interconnect_0_M00_AXI 1 4 2 NJ 120 N
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 260
preplace netloc gesture_model_0_output_stream 1 5 1 N 280
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 120
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 3 1 N 120
levelinfo -pg 1 0 170 510 950 1420 1770 2120 2280
pagesize -pg 1 -db -bbox -sgen 0 0 2280 440
",
   "Grouping and No Loops_ScaleFactor":"0.534211",
   "Grouping and No Loops_TopLeft":"0,-350",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:false|/proc_sys_reset_0_peripheral_aresetn:false|/zynq_ultra_ps_e_0_pl_clk0:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1690 -y 200 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 1 -x 160 -y 230 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1010 -y 350 -defaultsOSRD
preplace inst gesture_model_0 -pg 1 -lvl 4 -x 1350 -y 70 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 580 -y 230 -defaultsOSRD
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 3 1170 290 NJ 290 1840
preplace netloc axi_dma_0_M_AXI_MM2S 1 0 6 20 140 NJ 140 NJ 140 NJ 140 1540J 120 1840
preplace netloc axi_dma_0_M_AXI_S2MM 1 0 6 20 330 NJ 330 870J 280 NJ 280 NJ 280 1850
preplace netloc axi_interconnect_0_M00_AXI 1 3 2 1160 190 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1150 60n
preplace netloc gesture_model_0_output_stream 1 4 1 1530 70n
preplace netloc smartconnect_0_M00_AXI 1 1 1 NJ 230
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 2 1 860 230n
levelinfo -pg 1 0 160 580 1010 1350 1690 1870
pagesize -pg 1 -db -bbox -sgen 0 0 1870 420
",
   "Interfaces View_ScaleFactor":"0.658378",
   "Interfaces View_TopLeft":"11,-254",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/proc_sys_reset_0_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_clk0:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 2160 -y 40 -swap {31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 270L -pinDir M_AXI_MM2S left -pinY M_AXI_MM2S 20L -pinDir M_AXI_S2MM left -pinY M_AXI_S2MM 210L -pinDir M_AXIS_MM2S left -pinY M_AXIS_MM2S 430L -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 450L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 470L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 490L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 510L -pinDir axi_resetn left -pinY axi_resetn 530L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 20R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 40R -pinDir mm2s_introut right -pinY mm2s_introut 60R -pinDir s2mm_introut right -pinY s2mm_introut 80R
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 510 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 81 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 16 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 20R -pinDir S01_AXI right -pinY S01_AXI 210R -pinDir S02_AXI left -pinY S02_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir aclk left -pinY aclk 170L -pinDir aresetn left -pinY aresetn 210L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 170 -y 190 -swap {0 9 2 3 4 1 5 6 8 7} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 140R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1440 -y 290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 84 80 85 81 86 82 87 83} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 180R -pinDir ACLK left -pinY ACLK 120L -pinDir ARESETN left -pinY ARESETN 40L -pinDir S00_ACLK left -pinY S00_ACLK 140L -pinDir S00_ARESETN left -pinY S00_ARESETN 60L -pinDir M00_ACLK left -pinY M00_ACLK 160L -pinDir M00_ARESETN left -pinY M00_ARESETN 80L -pinDir M01_ACLK left -pinY M01_ACLK 180L -pinDir M01_ARESETN left -pinY M01_ARESETN 100L
preplace inst gesture_model_0 -pg 1 -lvl 5 -x 1790 -y 450 -defaultsOSRD -pinDir s_axi_control left -pinY s_axi_control 20L -pinDir input_stream right -pinY input_stream 20R -pinDir output_stream right -pinY output_stream 40R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt right -pinY interrupt 60R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 970 -y 90 -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 70R -pinDir S_AXI_LPD left -pinY S_AXI_LPD 30L -pinDir maxihpm0_lpd_aclk left -pinY maxihpm0_lpd_aclk 50L -pinDir saxi_lpd_aclk left -pinY saxi_lpd_aclk 70L -pinDir pl_resetn0 left -pinY pl_resetn0 90L -pinDir pl_clk0 right -pinY pl_clk0 90R
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 370 350 NJ 350 1290 550 1610 410 1970
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 350 310 650 370 1270 530 1590 390 1990
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 N 330 670J
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 N 470
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 4 N 60 NJ 60 NJ 60 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 4 N 250 NJ 250 NJ 250 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 2 NJ 310 N
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 470
preplace netloc gesture_model_0_output_stream 1 5 1 N 490
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 120
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 3 1 1290 160n
levelinfo -pg 1 0 170 510 970 1440 1790 2160 2320
pagesize -pg 1 -db -bbox -sgen 0 0 2320 630
",
   "No Loops_ScaleFactor":"0.525",
   "No Loops_TopLeft":"0,-265",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 2210 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_MM2S 60R -pinY M_AXI_S2MM 40R -pinY M_AXIS_MM2S 20R -pinY S_AXIS_S2MM 40L -pinY s_axi_lite_aclk 160L -pinY m_axi_mm2s_aclk 180L -pinY m_axi_s2mm_aclk 200L -pinY axi_resetn 220L -pinY mm2s_prmry_reset_out_n 80R -pinY s2mm_prmry_reset_out_n 100R -pinY mm2s_introut 120R -pinY s2mm_introut 140R
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 580 -y 90 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116} -defaultsOSRD -pinY S00_AXI 40L -pinY S01_AXI 20L -pinY S02_AXI 60L -pinY M00_AXI 20R -pinY aclk 80L -pinY aresetn 100L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 160 -swap {0 4 1 2 3 5 7 8 9 6} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 100L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 60R -pinBusY peripheral_reset 80R -pinBusY interconnect_aresetn 100R -pinBusY peripheral_aresetn 40R
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1510 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 84 80 85 81 86 82 87 83} -defaultsOSRD -pinY S00_AXI 40L -pinY M00_AXI 20R -pinY M01_AXI 120R -pinY ACLK 140L -pinY ARESETN 60L -pinY S00_ACLK 160L -pinY S00_ARESETN 80L -pinY M00_ACLK 180L -pinY M00_ARESETN 100L -pinY M01_ACLK 200L -pinY M01_ARESETN 120L
preplace inst gesture_model_0 -pg 1 -lvl 5 -x 1860 -y 150 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 38 40} -defaultsOSRD -pinY s_axi_control 40L -pinY input_stream 20L -pinY output_stream 40R -pinY ap_clk 140L -pinY ap_rst_n 120L -pinY interrupt 60R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1020 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 83 82} -defaultsOSRD -pinY M_AXI_HPM0_LPD 30R -pinY S_AXI_LPD 30L -pinY maxihpm0_lpd_aclk 130L -pinY saxi_lpd_aclk 150L -pinY pl_resetn0 150R -pinY pl_clk0 130R
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 400 50 NJ 50 1340 330 1660 370 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 20 120 380 250 720 300 1360 350 1680 350 2040
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 20 320 NJ 320 NJ 320 1320
preplace netloc axi_dma_0_M_AXIS_MM2S 1 4 3 1680 110 NJ 110 2380
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 6 420 10 NJ 10 NJ 10 NJ 10 NJ 10 2420
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 6 440 30 NJ 30 NJ 30 NJ 30 NJ 30 2400
preplace netloc axi_interconnect_0_M00_AXI 1 4 2 NJ 90 2040
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 190
preplace netloc gesture_model_0_output_stream 1 5 1 N 190
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 110
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 3 1 N 110
levelinfo -pg 1 0 200 580 1020 1510 1860 2210 2440
pagesize -pg 1 -db -bbox -sgen 0 0 2440 430
",
   "Reduced Jogs_ScaleFactor":"0.503306",
   "Reduced Jogs_TopLeft":"10,-393",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 1010 -y 150 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 520 -y 490 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 520 -y 180 -defaultsOSRD
preplace inst gesture_model_0 -pg 1 -lvl 3 -x 1010 -y 340 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1010 -y 510 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 330 30 700J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 -30 60 340 40 680 620 1320
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 -40 20 NJ 20 NJ 20 1340
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 2 710 610 1350
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 350 -10 NJ -10 1320J
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 360 0 NJ 0 1350J
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 690 100n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 690 190n
preplace netloc gesture_model_0_output_stream 1 2 2 710 30 1310
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 490
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 3 370 10 N 10 1330
levelinfo -pg 1 -60 150 520 1010 1880
pagesize -pg 1 -db -bbox -sgen -60 -20 2410 630
"
}
{
   "da_axi4_cnt":"18",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"10"
}
