<profile>

<section name = "Vitis HLS Report for 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4'" level="0">
<item name = "Date">Tue May 14 17:39:06 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Reshape_HLS.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.489 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_51_3_VITIS_LOOP_52_4">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 344, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 429, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln51_1_fu_315_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln51_fu_327_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln52_fu_407_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln53_fu_370_p2">+, 0, 0, 17, 10, 10</column>
<column name="out_addr_3_fu_385_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln51_fu_310_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln52_fu_333_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln55_fu_391_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="select_ln51_1_fu_346_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln51_fu_338_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="data_out2_blk_n">9, 2, 1, 2</column>
<column name="i_fu_116">9, 2, 32, 64</column>
<column name="indvar_flatten_fu_120">9, 2, 64, 128</column>
<column name="j_fu_112">9, 2, 32, 64</column>
<column name="out_addr_fu_108">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="data_out_m_Val_V_10_fu_164">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_11_fu_168">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_12_fu_172">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_13_fu_176">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_14_fu_180">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_15_fu_184">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_16_fu_188">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_17_fu_192">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_18_fu_196">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_19_fu_200">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_1_fu_128">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_20_fu_204">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_21_fu_208">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_22_fu_212">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_23_fu_216">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_24_fu_220">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_25_fu_224">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_26_fu_228">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_27_fu_232">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_28_fu_236">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_29_fu_240">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_2_fu_132">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_30_fu_244">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_31_fu_248">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_3_fu_136">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_4_fu_140">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_5_fu_144">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_6_fu_148">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_7_fu_152">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_8_fu_156">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_9_fu_160">8, 0, 8, 0</column>
<column name="data_out_m_Val_V_fu_124">8, 0, 8, 0</column>
<column name="i_fu_116">32, 0, 32, 0</column>
<column name="icmp_ln55_reg_997">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_997_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_120">64, 0, 64, 0</column>
<column name="j_fu_112">32, 0, 32, 0</column>
<column name="out_addr_fu_108">32, 0, 32, 0</column>
<column name="trunc_ln53_2_reg_993">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, reshape_stream&lt;ap_int,ap_int&lt;8&gt;,32u&gt;_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reshape_stream&lt;ap_int,ap_int&lt;8&gt;,32u&gt;_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reshape_stream&lt;ap_int,ap_int&lt;8&gt;,32u&gt;_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reshape_stream&lt;ap_int,ap_int&lt;8&gt;,32u&gt;_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reshape_stream&lt;ap_int,ap_int&lt;8&gt;,32u&gt;_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reshape_stream&lt;ap_int,ap_int&lt;8&gt;,32u&gt;_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4, return value</column>
<column name="data_out2_din">out, 256, ap_fifo, data_out2, pointer</column>
<column name="data_out2_num_data_valid">in, 5, ap_fifo, data_out2, pointer</column>
<column name="data_out2_fifo_cap">in, 5, ap_fifo, data_out2, pointer</column>
<column name="data_out2_full_n">in, 1, ap_fifo, data_out2, pointer</column>
<column name="data_out2_write">out, 1, ap_fifo, data_out2, pointer</column>
<column name="mul_ln51">in, 64, ap_none, mul_ln51, scalar</column>
<column name="ROWS_load">in, 32, ap_none, ROWS_load, scalar</column>
<column name="buffer_V_address0">out, 10, ap_memory, buffer_V, array</column>
<column name="buffer_V_ce0">out, 1, ap_memory, buffer_V, array</column>
<column name="buffer_V_q0">in, 8, ap_memory, buffer_V, array</column>
</table>
</item>
</section>
</profile>
