// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Sat Mar 27 12:10:45 2021
// Host        : paprika running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top design_1_JpegEnc_0_0 -prefix
//               design_1_JpegEnc_0_0_ design_1_JpegEnc_0_0_sim_netlist.v
// Design      : design_1_JpegEnc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_JpegEnc_0_0_AC_CR_ROM
   (\VLC_DC_reg[0] ,
    huf_size,
    huf_runlength,
    D,
    \VLC_size_reg[4] ,
    \VLC_size_reg[4]_rep ,
    \VLC_size_reg[4]_rep__0 ,
    \VLC_size_reg[4]_rep__1 ,
    \VLC_size_reg[4]_rep__2 ,
    \VLC_size_reg[3] ,
    VLC_AC,
    \U_FIFO_1/U_RAMF/mem_reg ,
    fifo2_q,
    rle_buf_sel_s_reg,
    fifo1_q,
    \huf_sm_settings[cmp_idx] ,
    Q,
    first_rle_word_reg,
    VLC_AC_size,
    CLK,
    RST,
    \U_FIFO_1/U_RAMF/mem_reg_0 );
  output \VLC_DC_reg[0] ;
  output [1:0]huf_size;
  output [0:0]huf_runlength;
  output [2:0]D;
  output \VLC_size_reg[4] ;
  output \VLC_size_reg[4]_rep ;
  output \VLC_size_reg[4]_rep__0 ;
  output \VLC_size_reg[4]_rep__1 ;
  output \VLC_size_reg[4]_rep__2 ;
  output [3:0]\VLC_size_reg[3] ;
  output [10:0]VLC_AC;
  input [1:0]\U_FIFO_1/U_RAMF/mem_reg ;
  input [4:0]fifo2_q;
  input rle_buf_sel_s_reg;
  input [4:0]fifo1_q;
  input [1:0]\huf_sm_settings[cmp_idx] ;
  input [1:0]Q;
  input first_rle_word_reg;
  input [0:0]VLC_AC_size;
  input CLK;
  input RST;
  input [2:0]\U_FIFO_1/U_RAMF/mem_reg_0 ;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire RST;
  wire [1:0]\U_FIFO_1/U_RAMF/mem_reg ;
  wire [2:0]\U_FIFO_1/U_RAMF/mem_reg_0 ;
  wire [10:0]VLC_AC;
  wire \VLC_AC[0]_i_1_n_0 ;
  wire \VLC_AC[0]_i_2_n_0 ;
  wire \VLC_AC[0]_i_3_n_0 ;
  wire \VLC_AC[0]_i_4__0_n_0 ;
  wire \VLC_AC[0]_i_5__0_n_0 ;
  wire \VLC_AC[10]_i_1__0_n_0 ;
  wire \VLC_AC[10]_i_2__0_n_0 ;
  wire \VLC_AC[10]_i_3__0_n_0 ;
  wire \VLC_AC[10]_i_4__0_n_0 ;
  wire \VLC_AC[11]_i_1__0_n_0 ;
  wire \VLC_AC[11]_i_2_n_0 ;
  wire \VLC_AC[11]_i_3__0_n_0 ;
  wire \VLC_AC[11]_i_4__0_n_0 ;
  wire \VLC_AC[12]_i_1__0_n_0 ;
  wire \VLC_AC[12]_i_2__0_n_0 ;
  wire \VLC_AC[14]_i_1_n_0 ;
  wire \VLC_AC[14]_i_2_n_0 ;
  wire \VLC_AC[14]_i_3_n_0 ;
  wire \VLC_AC[14]_i_4_n_0 ;
  wire \VLC_AC[14]_i_5_n_0 ;
  wire \VLC_AC[14]_i_6_n_0 ;
  wire \VLC_AC[1]_i_4__0_n_0 ;
  wire \VLC_AC[1]_i_5__0_n_0 ;
  wire \VLC_AC[1]_i_6__0_n_0 ;
  wire \VLC_AC[1]_i_7__0_n_0 ;
  wire \VLC_AC[2]_i_4__0_n_0 ;
  wire \VLC_AC[2]_i_5__0_n_0 ;
  wire \VLC_AC[2]_i_6__0_n_0 ;
  wire \VLC_AC[2]_i_7__0_n_0 ;
  wire \VLC_AC[3]_i_4__0_n_0 ;
  wire \VLC_AC[3]_i_5__0_n_0 ;
  wire \VLC_AC[3]_i_6__0_n_0 ;
  wire \VLC_AC[3]_i_7__0_n_0 ;
  wire \VLC_AC[4]_i_4__0_n_0 ;
  wire \VLC_AC[4]_i_5__0_n_0 ;
  wire \VLC_AC[4]_i_6__0_n_0 ;
  wire \VLC_AC[4]_i_7__0_n_0 ;
  wire \VLC_AC[5]_i_4__0_n_0 ;
  wire \VLC_AC[5]_i_5__0_n_0 ;
  wire \VLC_AC[5]_i_6__0_n_0 ;
  wire \VLC_AC[5]_i_7__0_n_0 ;
  wire \VLC_AC[6]_i_1__0_n_0 ;
  wire \VLC_AC[6]_i_2__0_n_0 ;
  wire \VLC_AC[6]_i_3__0_n_0 ;
  wire \VLC_AC[6]_i_4__0_n_0 ;
  wire \VLC_AC[7]_i_1__0_n_0 ;
  wire \VLC_AC[7]_i_2__0_n_0 ;
  wire \VLC_AC[8]_i_1__0_n_0 ;
  wire \VLC_AC[8]_i_2__0_n_0 ;
  wire \VLC_AC[8]_i_3_n_0 ;
  wire \VLC_AC[9]_i_1__0_n_0 ;
  wire \VLC_AC[9]_i_2__0_n_0 ;
  wire \VLC_AC[9]_i_3__0_n_0 ;
  wire \VLC_AC[9]_i_4__0_n_0 ;
  wire \VLC_AC_reg[1]_i_1__0_n_0 ;
  wire \VLC_AC_reg[1]_i_2__0_n_0 ;
  wire \VLC_AC_reg[1]_i_3__0_n_0 ;
  wire \VLC_AC_reg[2]_i_1__0_n_0 ;
  wire \VLC_AC_reg[2]_i_2__0_n_0 ;
  wire \VLC_AC_reg[2]_i_3__0_n_0 ;
  wire \VLC_AC_reg[3]_i_1__0_n_0 ;
  wire \VLC_AC_reg[3]_i_2__0_n_0 ;
  wire \VLC_AC_reg[3]_i_3__0_n_0 ;
  wire \VLC_AC_reg[4]_i_1__0_n_0 ;
  wire \VLC_AC_reg[4]_i_2__0_n_0 ;
  wire \VLC_AC_reg[4]_i_3__0_n_0 ;
  wire \VLC_AC_reg[5]_i_1__0_n_0 ;
  wire \VLC_AC_reg[5]_i_2__0_n_0 ;
  wire \VLC_AC_reg[5]_i_3__0_n_0 ;
  wire \VLC_AC_reg_n_0_[11] ;
  wire \VLC_AC_reg_n_0_[12] ;
  wire \VLC_AC_reg_n_0_[14] ;
  wire [0:0]VLC_AC_size;
  wire \VLC_AC_size[0]_i_1__0_n_0 ;
  wire \VLC_AC_size[0]_i_3__0_n_0 ;
  wire \VLC_AC_size[0]_i_4__0_n_0 ;
  wire \VLC_AC_size[1]_i_1__0_n_0 ;
  wire \VLC_AC_size[1]_i_2__0_n_0 ;
  wire \VLC_AC_size[1]_i_3__0_n_0 ;
  wire \VLC_AC_size[1]_i_5_n_0 ;
  wire \VLC_AC_size[1]_i_6_n_0 ;
  wire \VLC_AC_size[2]_i_1__0_n_0 ;
  wire \VLC_AC_size[2]_i_2__0_n_0 ;
  wire \VLC_AC_size[3]_i_1__0_n_0 ;
  wire \VLC_AC_size[3]_i_2__0_n_0 ;
  wire \VLC_AC_size[3]_i_3__0_n_0 ;
  wire \VLC_AC_size[3]_i_4__0_n_0 ;
  wire \VLC_AC_size[3]_i_5__0_n_0 ;
  wire \VLC_AC_size[4]_i_1__0_n_0 ;
  wire \VLC_AC_size[4]_i_2__0_n_0 ;
  wire \VLC_AC_size_reg[0]_i_2_n_0 ;
  wire \VLC_AC_size_reg[1]_i_4_n_0 ;
  wire \VLC_AC_size_reg_n_0_[4] ;
  wire \VLC_DC_reg[0] ;
  wire [3:0]\VLC_size_reg[3] ;
  wire \VLC_size_reg[4] ;
  wire \VLC_size_reg[4]_rep ;
  wire \VLC_size_reg[4]_rep__0 ;
  wire \VLC_size_reg[4]_rep__1 ;
  wire \VLC_size_reg[4]_rep__2 ;
  wire [4:0]fifo1_q;
  wire [4:0]fifo2_q;
  wire first_rle_word_reg;
  wire [0:0]huf_runlength;
  wire [1:0]huf_size;
  wire [1:0]\huf_sm_settings[cmp_idx] ;
  wire rle_buf_sel_s_reg;

  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC[11]_i_1 
       (.I0(\VLC_AC_reg_n_0_[11] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(Q[0]),
        .I4(first_rle_word_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC[12]_i_1 
       (.I0(\VLC_AC_reg_n_0_[12] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(Q[1]),
        .I4(first_rle_word_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC[14]_i_1 
       (.I0(\VLC_AC_reg_n_0_[14] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(Q[1]),
        .I4(first_rle_word_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[0]_i_1 
       (.I0(\VLC_AC[0]_i_2_n_0 ),
        .I1(\VLC_AC[0]_i_3_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[0]_i_4__0_n_0 ),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC[0]_i_5__0_n_0 ),
        .O(\VLC_AC[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h222A1514)) 
    \VLC_AC[0]_i_2 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(huf_size[1]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0CCD03330330)) 
    \VLC_AC[0]_i_3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0FF600060000)) 
    \VLC_AC[0]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h002210108AB552C0)) 
    \VLC_AC[0]_i_5__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(huf_size[0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[10]_i_1__0 
       (.I0(\VLC_AC[10]_i_2__0_n_0 ),
        .I1(\VLC_AC[14]_i_3_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[10]_i_3__0_n_0 ),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC[10]_i_4__0_n_0 ),
        .O(\VLC_AC[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0FFF00FFFFE0)) 
    \VLC_AC[10]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(huf_size[1]),
        .I4(huf_size[0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h33333ECC)) 
    \VLC_AC[10]_i_3__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(huf_size[1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(huf_size[0]),
        .O(\VLC_AC[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000E0F0EE0E0E0A0)) 
    \VLC_AC[10]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[10]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \VLC_AC[11]_i_1__0 
       (.I0(\VLC_AC[11]_i_2_n_0 ),
        .I1(huf_runlength),
        .I2(\VLC_AC[11]_i_3__0_n_0 ),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I4(\VLC_AC[11]_i_4__0_n_0 ),
        .O(\VLC_AC[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0FFF00FFFF80)) 
    \VLC_AC[11]_i_2 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(huf_size[1]),
        .I4(huf_size[0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555666AAA6A)) 
    \VLC_AC[11]_i_3__0 
       (.I0(huf_size[1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000E0F0EE0A0E0A0)) 
    \VLC_AC[11]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \VLC_AC[12]_i_1__0 
       (.I0(\VLC_AC[12]_i_2__0_n_0 ),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I3(\VLC_AC[14]_i_3_n_0 ),
        .I4(huf_runlength),
        .I5(\VLC_AC[14]_i_4_n_0 ),
        .O(\VLC_AC[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h55555555777EEE7E)) 
    \VLC_AC[12]_i_2__0 
       (.I0(huf_size[1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \VLC_AC[14]_i_1 
       (.I0(\VLC_AC[14]_i_2_n_0 ),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I3(\VLC_AC[14]_i_3_n_0 ),
        .I4(huf_runlength),
        .I5(\VLC_AC[14]_i_4_n_0 ),
        .O(\VLC_AC[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h0F3F0FF8)) 
    \VLC_AC[14]_i_2 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h373C3737373C3C3C)) 
    \VLC_AC[14]_i_3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I1(huf_size[1]),
        .I2(huf_size[0]),
        .I3(fifo1_q[1]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo2_q[1]),
        .O(\VLC_AC[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \VLC_AC[14]_i_4 
       (.I0(\VLC_AC[11]_i_3__0_n_0 ),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I2(\VLC_AC[14]_i_5_n_0 ),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I4(\VLC_AC[14]_i_6_n_0 ),
        .I5(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .O(\VLC_AC[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55544454222AAA2A)) 
    \VLC_AC[14]_i_5 
       (.I0(huf_size[1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44400040222AAA2A)) 
    \VLC_AC[14]_i_6 
       (.I0(huf_size[1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808060A07C27E20)) 
    \VLC_AC[1]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F000D0FF30000)) 
    \VLC_AC[1]_i_5__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A055409990660)) 
    \VLC_AC[1]_i_6__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00AA055909990668)) 
    \VLC_AC[1]_i_7__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(huf_size[1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0206040E0693B0B0)) 
    \VLC_AC[2]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00003DF0)) 
    \VLC_AC[2]_i_5__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(huf_size[0]),
        .O(\VLC_AC[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F000A540E110870)) 
    \VLC_AC[2]_i_6__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(\VLC_AC[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000AE80517F0E0)) 
    \VLC_AC[2]_i_7__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00060406791E3C10)) 
    \VLC_AC[3]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h11112764)) 
    \VLC_AC[3]_i_5__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(huf_size[1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(huf_size[0]),
        .O(\VLC_AC[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00330033093BDB20)) 
    \VLC_AC[3]_i_6__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(huf_size[1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[0]),
        .O(\VLC_AC[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000CCCCD9B3358)) 
    \VLC_AC[3]_i_7__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00009DDF09B9EAE0)) 
    \VLC_AC[4]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(huf_size[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h09090909059F9F90)) 
    \VLC_AC[4]_i_5__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0909090909B9BF90)) 
    \VLC_AC[4]_i_6__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000AAAABB99958)) 
    \VLC_AC[4]_i_7__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0015004E01EE1100)) 
    \VLC_AC[5]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(huf_size[1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000E0E0EEAEFEFE0)) 
    \VLC_AC[5]_i_5__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101111F10)) 
    \VLC_AC[5]_i_6__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0EFE0EF70EF8)) 
    \VLC_AC[5]_i_7__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[6]_i_1__0 
       (.I0(\VLC_AC[8]_i_2__0_n_0 ),
        .I1(\VLC_AC[6]_i_2__0_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[6]_i_3__0_n_0 ),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC[6]_i_4__0_n_0 ),
        .O(\VLC_AC[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000E0E0EEEEEEFE0)) 
    \VLC_AC[6]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00000230)) 
    \VLC_AC[6]_i_3__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(huf_size[0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(huf_size[1]),
        .O(\VLC_AC[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0104060E0E1A1010)) 
    \VLC_AC[6]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[7]_i_1__0 
       (.I0(\VLC_AC[8]_i_2__0_n_0 ),
        .I1(\VLC_AC[12]_i_2__0_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[14]_i_3_n_0 ),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC[7]_i_2__0_n_0 ),
        .O(\VLC_AC[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F0F0FEEEAE0E0)) 
    \VLC_AC[7]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[8]_i_1__0 
       (.I0(\VLC_AC[8]_i_2__0_n_0 ),
        .I1(\VLC_AC[10]_i_2__0_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[14]_i_3_n_0 ),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC[8]_i_3_n_0 ),
        .O(\VLC_AC[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0FFFFFF8)) 
    \VLC_AC[8]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F0F0FEAE0E0E0)) 
    \VLC_AC[8]_i_3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[9]_i_1__0 
       (.I0(\VLC_AC[9]_i_2__0_n_0 ),
        .I1(\VLC_AC[14]_i_3_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[9]_i_3__0_n_0 ),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC[9]_i_4__0_n_0 ),
        .O(\VLC_AC[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0FFF00FFFFE8)) 
    \VLC_AC[9]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(huf_size[1]),
        .I4(huf_size[0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0FFEF0F0)) 
    \VLC_AC[9]_i_3__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F0F0EEAE0E0A0)) 
    \VLC_AC[9]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[9]_i_4__0_n_0 ));
  FDCE \VLC_AC_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[0]_i_1_n_0 ),
        .Q(VLC_AC[0]));
  FDCE \VLC_AC_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[10]_i_1__0_n_0 ),
        .Q(VLC_AC[10]));
  FDCE \VLC_AC_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[11]_i_1__0_n_0 ),
        .Q(\VLC_AC_reg_n_0_[11] ));
  FDCE \VLC_AC_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[12]_i_1__0_n_0 ),
        .Q(\VLC_AC_reg_n_0_[12] ));
  FDCE \VLC_AC_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[14]_i_1_n_0 ),
        .Q(\VLC_AC_reg_n_0_[14] ));
  FDCE \VLC_AC_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[1]_i_1__0_n_0 ),
        .Q(VLC_AC[1]));
  MUXF8 \VLC_AC_reg[1]_i_1__0 
       (.I0(\VLC_AC_reg[1]_i_2__0_n_0 ),
        .I1(\VLC_AC_reg[1]_i_3__0_n_0 ),
        .O(\VLC_AC_reg[1]_i_1__0_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[1]_i_2__0 
       (.I0(\VLC_AC[1]_i_4__0_n_0 ),
        .I1(\VLC_AC[1]_i_5__0_n_0 ),
        .O(\VLC_AC_reg[1]_i_2__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  MUXF7 \VLC_AC_reg[1]_i_3__0 
       (.I0(\VLC_AC[1]_i_6__0_n_0 ),
        .I1(\VLC_AC[1]_i_7__0_n_0 ),
        .O(\VLC_AC_reg[1]_i_3__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[2]_i_1__0_n_0 ),
        .Q(VLC_AC[2]));
  MUXF8 \VLC_AC_reg[2]_i_1__0 
       (.I0(\VLC_AC_reg[2]_i_2__0_n_0 ),
        .I1(\VLC_AC_reg[2]_i_3__0_n_0 ),
        .O(\VLC_AC_reg[2]_i_1__0_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[2]_i_2__0 
       (.I0(\VLC_AC[2]_i_4__0_n_0 ),
        .I1(\VLC_AC[2]_i_5__0_n_0 ),
        .O(\VLC_AC_reg[2]_i_2__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  MUXF7 \VLC_AC_reg[2]_i_3__0 
       (.I0(\VLC_AC[2]_i_6__0_n_0 ),
        .I1(\VLC_AC[2]_i_7__0_n_0 ),
        .O(\VLC_AC_reg[2]_i_3__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[3]_i_1__0_n_0 ),
        .Q(VLC_AC[3]));
  MUXF8 \VLC_AC_reg[3]_i_1__0 
       (.I0(\VLC_AC_reg[3]_i_2__0_n_0 ),
        .I1(\VLC_AC_reg[3]_i_3__0_n_0 ),
        .O(\VLC_AC_reg[3]_i_1__0_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[3]_i_2__0 
       (.I0(\VLC_AC[3]_i_4__0_n_0 ),
        .I1(\VLC_AC[3]_i_5__0_n_0 ),
        .O(\VLC_AC_reg[3]_i_2__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  MUXF7 \VLC_AC_reg[3]_i_3__0 
       (.I0(\VLC_AC[3]_i_6__0_n_0 ),
        .I1(\VLC_AC[3]_i_7__0_n_0 ),
        .O(\VLC_AC_reg[3]_i_3__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[4]_i_1__0_n_0 ),
        .Q(VLC_AC[4]));
  MUXF8 \VLC_AC_reg[4]_i_1__0 
       (.I0(\VLC_AC_reg[4]_i_2__0_n_0 ),
        .I1(\VLC_AC_reg[4]_i_3__0_n_0 ),
        .O(\VLC_AC_reg[4]_i_1__0_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[4]_i_2__0 
       (.I0(\VLC_AC[4]_i_4__0_n_0 ),
        .I1(\VLC_AC[4]_i_5__0_n_0 ),
        .O(\VLC_AC_reg[4]_i_2__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  MUXF7 \VLC_AC_reg[4]_i_3__0 
       (.I0(\VLC_AC[4]_i_6__0_n_0 ),
        .I1(\VLC_AC[4]_i_7__0_n_0 ),
        .O(\VLC_AC_reg[4]_i_3__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[5]_i_1__0_n_0 ),
        .Q(VLC_AC[5]));
  MUXF8 \VLC_AC_reg[5]_i_1__0 
       (.I0(\VLC_AC_reg[5]_i_2__0_n_0 ),
        .I1(\VLC_AC_reg[5]_i_3__0_n_0 ),
        .O(\VLC_AC_reg[5]_i_1__0_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[5]_i_2__0 
       (.I0(\VLC_AC[5]_i_4__0_n_0 ),
        .I1(\VLC_AC[5]_i_5__0_n_0 ),
        .O(\VLC_AC_reg[5]_i_2__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  MUXF7 \VLC_AC_reg[5]_i_3__0 
       (.I0(\VLC_AC[5]_i_6__0_n_0 ),
        .I1(\VLC_AC[5]_i_7__0_n_0 ),
        .O(\VLC_AC_reg[5]_i_3__0_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[6]_i_1__0_n_0 ),
        .Q(VLC_AC[6]));
  FDCE \VLC_AC_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[7]_i_1__0_n_0 ),
        .Q(VLC_AC[7]));
  FDCE \VLC_AC_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[8]_i_1__0_n_0 ),
        .Q(VLC_AC[8]));
  FDCE \VLC_AC_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[9]_i_1__0_n_0 ),
        .Q(VLC_AC[9]));
  LUT6 #(
    .INIT(64'hF060FFFFF0600000)) 
    \VLC_AC_size[0]_i_1__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(\VLC_DC_reg[0] ),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I4(huf_runlength),
        .I5(\VLC_AC_size_reg[0]_i_2_n_0 ),
        .O(\VLC_AC_size[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h01000001070A0510)) 
    \VLC_AC_size[0]_i_3__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC_size[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000022000000320)) 
    \VLC_AC_size[0]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(huf_size[1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(huf_size[0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .O(\VLC_AC_size[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \VLC_AC_size[1]_i_1__0 
       (.I0(\VLC_AC_size[1]_i_2__0_n_0 ),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(\VLC_AC_size[1]_i_3__0_n_0 ),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I4(huf_runlength),
        .I5(\VLC_AC_size_reg[1]_i_4_n_0 ),
        .O(\VLC_AC_size[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \VLC_AC_size[1]_i_2__0 
       (.I0(huf_size[1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .O(\VLC_AC_size[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h00000032)) 
    \VLC_AC_size[1]_i_3__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(huf_size[0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I4(huf_size[1]),
        .O(\VLC_AC_size[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h010A010506110001)) 
    \VLC_AC_size[1]_i_5 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(huf_size[0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(\VLC_AC_size[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000E0F00)) 
    \VLC_AC_size[1]_i_6 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC_size[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB033B000)) 
    \VLC_AC_size[2]_i_1__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(huf_runlength),
        .I2(\VLC_DC_reg[0] ),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I4(\VLC_AC_size[2]_i_2__0_n_0 ),
        .O(\VLC_AC_size[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0105030B01140E00)) 
    \VLC_AC_size[2]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC_size[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \VLC_AC_size[3]_i_1__0 
       (.I0(\VLC_AC_size[3]_i_2__0_n_0 ),
        .I1(huf_runlength),
        .I2(\VLC_AC_size[3]_i_3__0_n_0 ),
        .I3(huf_size[1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_AC_size[3]_i_4__0_n_0 ),
        .O(\VLC_AC_size[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \VLC_AC_size[3]_i_2__0 
       (.I0(\VLC_AC_size[3]_i_5__0_n_0 ),
        .I1(huf_size[1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I5(\VLC_DC_reg[0] ),
        .O(\VLC_AC_size[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLC_AC_size[3]_i_3 
       (.I0(fifo1_q[4]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[4]),
        .O(huf_runlength));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \VLC_AC_size[3]_i_3__0 
       (.I0(fifo1_q[0]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[0]),
        .I3(fifo1_q[1]),
        .I4(fifo2_q[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC_size[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000101010E4A60E0)) 
    \VLC_AC_size[3]_i_4__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(huf_size[0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC_size[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \VLC_AC_size[3]_i_5__0 
       (.I0(fifo2_q[1]),
        .I1(fifo1_q[1]),
        .I2(fifo2_q[2]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[2]),
        .O(\VLC_AC_size[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \VLC_AC_size[4]_i_1__0 
       (.I0(\VLC_AC[14]_i_3_n_0 ),
        .I1(huf_runlength),
        .I2(\VLC_AC[11]_i_3__0_n_0 ),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I4(\VLC_AC_size[4]_i_2__0_n_0 ),
        .O(\VLC_AC_size[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0333C88002228080)) 
    \VLC_AC_size[4]_i_2__0 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(huf_size[0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I4(huf_size[1]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .O(\VLC_AC_size[4]_i_2__0_n_0 ));
  FDCE \VLC_AC_size_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[0]_i_1__0_n_0 ),
        .Q(\VLC_size_reg[3] [0]));
  MUXF7 \VLC_AC_size_reg[0]_i_2 
       (.I0(\VLC_AC_size[0]_i_3__0_n_0 ),
        .I1(\VLC_AC_size[0]_i_4__0_n_0 ),
        .O(\VLC_AC_size_reg[0]_i_2_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_size_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[1]_i_1__0_n_0 ),
        .Q(\VLC_size_reg[3] [1]));
  MUXF7 \VLC_AC_size_reg[1]_i_4 
       (.I0(\VLC_AC_size[1]_i_5_n_0 ),
        .I1(\VLC_AC_size[1]_i_6_n_0 ),
        .O(\VLC_AC_size_reg[1]_i_4_n_0 ),
        .S(\U_FIFO_1/U_RAMF/mem_reg_0 [2]));
  FDCE \VLC_AC_size_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[2]_i_1__0_n_0 ),
        .Q(\VLC_size_reg[3] [2]));
  FDCE \VLC_AC_size_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[3]_i_1__0_n_0 ),
        .Q(\VLC_size_reg[3] [3]));
  FDCE \VLC_AC_size_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[4]_i_1__0_n_0 ),
        .Q(\VLC_AC_size_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    \VLC_DC[0]_i_1__0 
       (.I0(huf_size[0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .I5(huf_size[1]),
        .O(\VLC_DC_reg[0] ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC_size[4]_i_1 
       (.I0(\VLC_AC_size_reg_n_0_[4] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(VLC_AC_size),
        .I4(first_rle_word_reg),
        .O(\VLC_size_reg[4] ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC_size[4]_rep_i_1 
       (.I0(\VLC_AC_size_reg_n_0_[4] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(VLC_AC_size),
        .I4(first_rle_word_reg),
        .O(\VLC_size_reg[4]_rep ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC_size[4]_rep_i_1__0 
       (.I0(\VLC_AC_size_reg_n_0_[4] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(VLC_AC_size),
        .I4(first_rle_word_reg),
        .O(\VLC_size_reg[4]_rep__0 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC_size[4]_rep_i_1__1 
       (.I0(\VLC_AC_size_reg_n_0_[4] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(VLC_AC_size),
        .I4(first_rle_word_reg),
        .O(\VLC_size_reg[4]_rep__1 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \VLC_size[4]_rep_i_1__2 
       (.I0(\VLC_AC_size_reg_n_0_[4] ),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .I3(VLC_AC_size),
        .I4(first_rle_word_reg),
        .O(\VLC_size_reg[4]_rep__2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_size_r[2]_i_1 
       (.I0(fifo1_q[2]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[2]),
        .O(huf_size[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_size_r[3]_i_1 
       (.I0(fifo1_q[3]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[3]),
        .O(huf_size[1]));
endmodule

module design_1_JpegEnc_0_0_AC_ROM
   (\VLC_AC_size_reg[4]_0 ,
    \VLI_size_r_reg[1] ,
    VLC_AC_size,
    VLC_AC,
    fifo1_q,
    rle_buf_sel_s_reg,
    fifo2_q,
    CLK,
    RST,
    huf_runlength,
    huf_size);
  output [2:0]\VLC_AC_size_reg[4]_0 ;
  output [1:0]\VLI_size_r_reg[1] ;
  output [4:0]VLC_AC_size;
  output [12:0]VLC_AC;
  input [5:0]fifo1_q;
  input rle_buf_sel_s_reg;
  input [5:0]fifo2_q;
  input CLK;
  input RST;
  input [0:0]huf_runlength;
  input [1:0]huf_size;

  wire CLK;
  wire RST;
  wire [12:0]VLC_AC;
  wire \VLC_AC[0]_i_4_n_0 ;
  wire \VLC_AC[0]_i_5_n_0 ;
  wire \VLC_AC[0]_i_6_n_0 ;
  wire \VLC_AC[0]_i_7_n_0 ;
  wire \VLC_AC[10]_i_1_n_0 ;
  wire \VLC_AC[10]_i_2_n_0 ;
  wire \VLC_AC[10]_i_3_n_0 ;
  wire \VLC_AC[10]_i_4_n_0 ;
  wire \VLC_AC[11]_i_1_n_0 ;
  wire \VLC_AC[11]_i_3_n_0 ;
  wire \VLC_AC[11]_i_4_n_0 ;
  wire \VLC_AC[12]_i_1_n_0 ;
  wire \VLC_AC[12]_i_2_n_0 ;
  wire \VLC_AC[12]_i_3_n_0 ;
  wire \VLC_AC[12]_i_4_n_0 ;
  wire \VLC_AC[12]_i_5_n_0 ;
  wire \VLC_AC[1]_i_4_n_0 ;
  wire \VLC_AC[1]_i_5_n_0 ;
  wire \VLC_AC[1]_i_6_n_0 ;
  wire \VLC_AC[1]_i_7_n_0 ;
  wire \VLC_AC[2]_i_4_n_0 ;
  wire \VLC_AC[2]_i_5_n_0 ;
  wire \VLC_AC[2]_i_6_n_0 ;
  wire \VLC_AC[2]_i_7_n_0 ;
  wire \VLC_AC[3]_i_4_n_0 ;
  wire \VLC_AC[3]_i_5_n_0 ;
  wire \VLC_AC[3]_i_6_n_0 ;
  wire \VLC_AC[3]_i_7_n_0 ;
  wire \VLC_AC[4]_i_4_n_0 ;
  wire \VLC_AC[4]_i_5_n_0 ;
  wire \VLC_AC[4]_i_6_n_0 ;
  wire \VLC_AC[4]_i_7_n_0 ;
  wire \VLC_AC[5]_i_4_n_0 ;
  wire \VLC_AC[5]_i_5_n_0 ;
  wire \VLC_AC[5]_i_6_n_0 ;
  wire \VLC_AC[5]_i_7_n_0 ;
  wire \VLC_AC[6]_i_1_n_0 ;
  wire \VLC_AC[6]_i_2_n_0 ;
  wire \VLC_AC[6]_i_3_n_0 ;
  wire \VLC_AC[6]_i_4_n_0 ;
  wire \VLC_AC[7]_i_1_n_0 ;
  wire \VLC_AC[7]_i_2_n_0 ;
  wire \VLC_AC[8]_i_1_n_0 ;
  wire \VLC_AC[8]_i_2_n_0 ;
  wire \VLC_AC[9]_i_1_n_0 ;
  wire \VLC_AC[9]_i_2_n_0 ;
  wire \VLC_AC[9]_i_3_n_0 ;
  wire \VLC_AC[9]_i_4_n_0 ;
  wire \VLC_AC_reg[0]_i_1_n_0 ;
  wire \VLC_AC_reg[0]_i_2_n_0 ;
  wire \VLC_AC_reg[0]_i_3_n_0 ;
  wire \VLC_AC_reg[11]_i_2_n_0 ;
  wire \VLC_AC_reg[1]_i_1_n_0 ;
  wire \VLC_AC_reg[1]_i_2_n_0 ;
  wire \VLC_AC_reg[1]_i_3_n_0 ;
  wire \VLC_AC_reg[2]_i_1_n_0 ;
  wire \VLC_AC_reg[2]_i_2_n_0 ;
  wire \VLC_AC_reg[2]_i_3_n_0 ;
  wire \VLC_AC_reg[3]_i_1_n_0 ;
  wire \VLC_AC_reg[3]_i_2_n_0 ;
  wire \VLC_AC_reg[3]_i_3_n_0 ;
  wire \VLC_AC_reg[4]_i_1_n_0 ;
  wire \VLC_AC_reg[4]_i_2_n_0 ;
  wire \VLC_AC_reg[4]_i_3_n_0 ;
  wire \VLC_AC_reg[5]_i_1_n_0 ;
  wire \VLC_AC_reg[5]_i_2_n_0 ;
  wire \VLC_AC_reg[5]_i_3_n_0 ;
  wire [4:0]VLC_AC_size;
  wire \VLC_AC_size[0]_i_1_n_0 ;
  wire \VLC_AC_size[0]_i_2_n_0 ;
  wire \VLC_AC_size[0]_i_3_n_0 ;
  wire \VLC_AC_size[0]_i_4_n_0 ;
  wire \VLC_AC_size[1]_i_1_n_0 ;
  wire \VLC_AC_size[1]_i_2_n_0 ;
  wire \VLC_AC_size[1]_i_3_n_0 ;
  wire \VLC_AC_size[1]_i_4_n_0 ;
  wire \VLC_AC_size[2]_i_1_n_0 ;
  wire \VLC_AC_size[2]_i_3_n_0 ;
  wire \VLC_AC_size[2]_i_6_n_0 ;
  wire \VLC_AC_size[2]_i_7_n_0 ;
  wire \VLC_AC_size[3]_i_1_n_0 ;
  wire \VLC_AC_size[3]_i_2_n_0 ;
  wire \VLC_AC_size[3]_i_4_n_0 ;
  wire \VLC_AC_size[3]_i_6_n_0 ;
  wire \VLC_AC_size[3]_i_7_n_0 ;
  wire \VLC_AC_size[3]_i_8_n_0 ;
  wire \VLC_AC_size[4]_i_1_n_0 ;
  wire \VLC_AC_size[4]_i_2_n_0 ;
  wire \VLC_AC_size_reg[2]_i_5_n_0 ;
  wire [2:0]\VLC_AC_size_reg[4]_0 ;
  wire [1:0]\VLI_size_r_reg[1] ;
  wire [5:0]fifo1_q;
  wire [5:0]fifo2_q;
  wire [0:0]huf_runlength;
  wire [1:0]huf_size;
  wire rle_buf_sel_s_reg;

  LUT6 #(
    .INIT(64'h000662E0009889F0)) 
    \VLC_AC[0]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000F0F18)) 
    \VLC_AC[0]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [0]),
        .I1(\VLI_size_r_reg[1] [1]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .O(\VLC_AC[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00F030F0000F0F08)) 
    \VLC_AC[0]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLI_size_r_reg[1] [1]),
        .I2(\VLC_AC_size_reg[4]_0 [0]),
        .I3(huf_size[1]),
        .I4(huf_size[0]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00EE0EEA00111118)) 
    \VLC_AC[0]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(huf_size[1]),
        .I4(huf_size[0]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[10]_i_1 
       (.I0(\VLC_AC[10]_i_2_n_0 ),
        .I1(\VLC_AC[12]_i_3_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[10]_i_3_n_0 ),
        .I4(\VLC_AC_size_reg[4]_0 [2]),
        .I5(\VLC_AC[10]_i_4_n_0 ),
        .O(\VLC_AC[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFFF00FFFFE8)) 
    \VLC_AC[10]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000FFFFFFFF0E0)) 
    \VLC_AC[10]_i_3 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00EA0F80FE00)) 
    \VLC_AC[10]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \VLC_AC[11]_i_1 
       (.I0(\VLC_AC[12]_i_2_n_0 ),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLC_AC_size_reg[4]_0 [2]),
        .I3(\VLC_AC[12]_i_3_n_0 ),
        .I4(huf_runlength),
        .I5(\VLC_AC_reg[11]_i_2_n_0 ),
        .O(\VLC_AC[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00AA0F80FE00)) 
    \VLC_AC[11]_i_3 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h003FFFC8)) 
    \VLC_AC[11]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLI_size_r_reg[1] [1]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .O(\VLC_AC[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \VLC_AC[12]_i_1 
       (.I0(\VLC_AC[12]_i_2_n_0 ),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLC_AC_size_reg[4]_0 [2]),
        .I3(\VLC_AC[12]_i_3_n_0 ),
        .I4(huf_runlength),
        .I5(\VLC_AC[12]_i_4_n_0 ),
        .O(\VLC_AC[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3E1F1F1F3E3E3E)) 
    \VLC_AC[12]_i_2 
       (.I0(\VLI_size_r_reg[1] [0]),
        .I1(huf_size[0]),
        .I2(huf_size[1]),
        .I3(fifo1_q[1]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo2_q[1]),
        .O(\VLC_AC[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F3C1F1F1F3C3C3C)) 
    \VLC_AC[12]_i_3 
       (.I0(\VLI_size_r_reg[1] [0]),
        .I1(huf_size[0]),
        .I2(huf_size[1]),
        .I3(fifo1_q[1]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo2_q[1]),
        .O(\VLC_AC[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h07F8FFFF07F80000)) 
    \VLC_AC[12]_i_4 
       (.I0(\VLI_size_r_reg[1] [1]),
        .I1(\VLI_size_r_reg[1] [0]),
        .I2(huf_size[0]),
        .I3(huf_size[1]),
        .I4(\VLC_AC_size_reg[4]_0 [2]),
        .I5(\VLC_AC[12]_i_5_n_0 ),
        .O(\VLC_AC[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00A80F00FE00)) 
    \VLC_AC[12]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0003A22C005D5D81)) 
    \VLC_AC[1]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0FE000F0FF0)) 
    \VLC_AC[1]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0006565600A9A920)) 
    \VLC_AC[1]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000CDCDC00232330)) 
    \VLC_AC[1]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000444E0AE7B860)) 
    \VLC_AC[2]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(\VLI_size_r_reg[1] [1]),
        .I4(huf_size[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000F00F000FE0F00)) 
    \VLC_AC[2]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000700FEA8560100)) 
    \VLC_AC[2]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000A55AA00897680)) 
    \VLC_AC[2]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00060022334639E1)) 
    \VLC_AC[3]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000333C100333CF0)) 
    \VLC_AC[3]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000B33333264F0)) 
    \VLC_AC[3]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(\VLI_size_r_reg[1] [1]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000C993300CDBB78)) 
    \VLC_AC[3]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000899EE0089D6A0)) 
    \VLC_AC[4]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0009995F009995F0)) 
    \VLC_AC[4]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000009999999DFC0)) 
    \VLC_AC[4]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000ABB9900AB99D8)) 
    \VLC_AC[4]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000011EA00014680)) 
    \VLC_AC[5]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00EA0EAFEEF0)) 
    \VLC_AC[5]_i_5 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000011111115F40)) 
    \VLC_AC[5]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(huf_size[0]),
        .I5(huf_size[1]),
        .O(\VLC_AC[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00EE0FEEFEF8)) 
    \VLC_AC[5]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[6]_i_1 
       (.I0(\VLC_AC[9]_i_2_n_0 ),
        .I1(\VLC_AC[6]_i_2_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[6]_i_3_n_0 ),
        .I4(\VLC_AC_size_reg[4]_0 [2]),
        .I5(\VLC_AC[6]_i_4_n_0 ),
        .O(\VLC_AC[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00EE0EABEEF0)) 
    \VLC_AC[6]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E00000F00)) 
    \VLC_AC[6]_i_3 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(huf_size[0]),
        .I3(\VLI_size_r_reg[1] [1]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000011EA00014600)) 
    \VLC_AC[6]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[7]_i_1 
       (.I0(\VLC_AC[9]_i_2_n_0 ),
        .I1(\VLC_AC[12]_i_2_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[9]_i_3_n_0 ),
        .I4(\VLC_AC_size_reg[4]_0 [2]),
        .I5(\VLC_AC[7]_i_2_n_0 ),
        .O(\VLC_AC[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEEE0FFFA0A0)) 
    \VLC_AC[7]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(huf_size[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[8]_i_1 
       (.I0(\VLC_AC[9]_i_2_n_0 ),
        .I1(\VLC_AC[12]_i_2_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[12]_i_3_n_0 ),
        .I4(\VLC_AC_size_reg[4]_0 [2]),
        .I5(\VLC_AC[8]_i_2_n_0 ),
        .O(\VLC_AC[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEEE0FFFA080)) 
    \VLC_AC[8]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(huf_size[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_AC[9]_i_1 
       (.I0(\VLC_AC[9]_i_2_n_0 ),
        .I1(\VLC_AC[9]_i_3_n_0 ),
        .I2(huf_runlength),
        .I3(\VLC_AC[12]_i_3_n_0 ),
        .I4(\VLC_AC_size_reg[4]_0 [2]),
        .I5(\VLC_AC[9]_i_4_n_0 ),
        .O(\VLC_AC[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFFF00FFFFF8)) 
    \VLC_AC[9]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [0]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFFF00FFFF80)) 
    \VLC_AC[9]_i_3 
       (.I0(\VLC_AC_size_reg[4]_0 [0]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEEA0FFFA000)) 
    \VLC_AC[9]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(huf_size[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC[9]_i_4_n_0 ));
  FDCE \VLC_AC_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[0]_i_1_n_0 ),
        .Q(VLC_AC[0]));
  MUXF8 \VLC_AC_reg[0]_i_1 
       (.I0(\VLC_AC_reg[0]_i_2_n_0 ),
        .I1(\VLC_AC_reg[0]_i_3_n_0 ),
        .O(\VLC_AC_reg[0]_i_1_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[0]_i_2 
       (.I0(\VLC_AC[0]_i_4_n_0 ),
        .I1(\VLC_AC[0]_i_5_n_0 ),
        .O(\VLC_AC_reg[0]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  MUXF7 \VLC_AC_reg[0]_i_3 
       (.I0(\VLC_AC[0]_i_6_n_0 ),
        .I1(\VLC_AC[0]_i_7_n_0 ),
        .O(\VLC_AC_reg[0]_i_3_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[10]_i_1_n_0 ),
        .Q(VLC_AC[10]));
  FDCE \VLC_AC_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[11]_i_1_n_0 ),
        .Q(VLC_AC[11]));
  MUXF7 \VLC_AC_reg[11]_i_2 
       (.I0(\VLC_AC[11]_i_3_n_0 ),
        .I1(\VLC_AC[11]_i_4_n_0 ),
        .O(\VLC_AC_reg[11]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[12]_i_1_n_0 ),
        .Q(VLC_AC[12]));
  FDCE \VLC_AC_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[1]_i_1_n_0 ),
        .Q(VLC_AC[1]));
  MUXF8 \VLC_AC_reg[1]_i_1 
       (.I0(\VLC_AC_reg[1]_i_2_n_0 ),
        .I1(\VLC_AC_reg[1]_i_3_n_0 ),
        .O(\VLC_AC_reg[1]_i_1_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[1]_i_2 
       (.I0(\VLC_AC[1]_i_4_n_0 ),
        .I1(\VLC_AC[1]_i_5_n_0 ),
        .O(\VLC_AC_reg[1]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  MUXF7 \VLC_AC_reg[1]_i_3 
       (.I0(\VLC_AC[1]_i_6_n_0 ),
        .I1(\VLC_AC[1]_i_7_n_0 ),
        .O(\VLC_AC_reg[1]_i_3_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[2]_i_1_n_0 ),
        .Q(VLC_AC[2]));
  MUXF8 \VLC_AC_reg[2]_i_1 
       (.I0(\VLC_AC_reg[2]_i_2_n_0 ),
        .I1(\VLC_AC_reg[2]_i_3_n_0 ),
        .O(\VLC_AC_reg[2]_i_1_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[2]_i_2 
       (.I0(\VLC_AC[2]_i_4_n_0 ),
        .I1(\VLC_AC[2]_i_5_n_0 ),
        .O(\VLC_AC_reg[2]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  MUXF7 \VLC_AC_reg[2]_i_3 
       (.I0(\VLC_AC[2]_i_6_n_0 ),
        .I1(\VLC_AC[2]_i_7_n_0 ),
        .O(\VLC_AC_reg[2]_i_3_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[3]_i_1_n_0 ),
        .Q(VLC_AC[3]));
  MUXF8 \VLC_AC_reg[3]_i_1 
       (.I0(\VLC_AC_reg[3]_i_2_n_0 ),
        .I1(\VLC_AC_reg[3]_i_3_n_0 ),
        .O(\VLC_AC_reg[3]_i_1_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[3]_i_2 
       (.I0(\VLC_AC[3]_i_4_n_0 ),
        .I1(\VLC_AC[3]_i_5_n_0 ),
        .O(\VLC_AC_reg[3]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  MUXF7 \VLC_AC_reg[3]_i_3 
       (.I0(\VLC_AC[3]_i_6_n_0 ),
        .I1(\VLC_AC[3]_i_7_n_0 ),
        .O(\VLC_AC_reg[3]_i_3_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[4]_i_1_n_0 ),
        .Q(VLC_AC[4]));
  MUXF8 \VLC_AC_reg[4]_i_1 
       (.I0(\VLC_AC_reg[4]_i_2_n_0 ),
        .I1(\VLC_AC_reg[4]_i_3_n_0 ),
        .O(\VLC_AC_reg[4]_i_1_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[4]_i_2 
       (.I0(\VLC_AC[4]_i_4_n_0 ),
        .I1(\VLC_AC[4]_i_5_n_0 ),
        .O(\VLC_AC_reg[4]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  MUXF7 \VLC_AC_reg[4]_i_3 
       (.I0(\VLC_AC[4]_i_6_n_0 ),
        .I1(\VLC_AC[4]_i_7_n_0 ),
        .O(\VLC_AC_reg[4]_i_3_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_reg[5]_i_1_n_0 ),
        .Q(VLC_AC[5]));
  MUXF8 \VLC_AC_reg[5]_i_1 
       (.I0(\VLC_AC_reg[5]_i_2_n_0 ),
        .I1(\VLC_AC_reg[5]_i_3_n_0 ),
        .O(\VLC_AC_reg[5]_i_1_n_0 ),
        .S(huf_runlength));
  MUXF7 \VLC_AC_reg[5]_i_2 
       (.I0(\VLC_AC[5]_i_4_n_0 ),
        .I1(\VLC_AC[5]_i_5_n_0 ),
        .O(\VLC_AC_reg[5]_i_2_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  MUXF7 \VLC_AC_reg[5]_i_3 
       (.I0(\VLC_AC[5]_i_6_n_0 ),
        .I1(\VLC_AC[5]_i_7_n_0 ),
        .O(\VLC_AC_reg[5]_i_3_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[6]_i_1_n_0 ),
        .Q(VLC_AC[6]));
  FDCE \VLC_AC_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[7]_i_1_n_0 ),
        .Q(VLC_AC[7]));
  FDCE \VLC_AC_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[8]_i_1_n_0 ),
        .Q(VLC_AC[8]));
  FDCE \VLC_AC_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC[9]_i_1_n_0 ),
        .Q(VLC_AC[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \VLC_AC_size[0]_i_1 
       (.I0(\VLC_AC_size[0]_i_2_n_0 ),
        .I1(huf_runlength),
        .I2(\VLC_AC_size[0]_i_3_n_0 ),
        .I3(\VLC_AC_size_reg[4]_0 [2]),
        .I4(\VLC_AC_size[0]_i_4_n_0 ),
        .O(\VLC_AC_size[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3500810135008000)) 
    \VLC_AC_size[0]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [2]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLC_AC_size_reg[4]_0 [0]),
        .I3(\VLC_AC_size[3]_i_7_n_0 ),
        .I4(\VLI_size_r_reg[1] [0]),
        .I5(\VLC_AC_size[3]_i_8_n_0 ),
        .O(\VLC_AC_size[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001001000020000)) 
    \VLC_AC_size[0]_i_3 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(huf_size[0]),
        .I2(\VLI_size_r_reg[1] [1]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [0]),
        .I5(\VLC_AC_size_reg[4]_0 [0]),
        .O(\VLC_AC_size[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010054005C0020)) 
    \VLC_AC_size[0]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC_size[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \VLC_AC_size[1]_i_1 
       (.I0(\VLC_AC_size[1]_i_2_n_0 ),
        .I1(huf_runlength),
        .I2(\VLC_AC_size[1]_i_3_n_0 ),
        .I3(\VLC_AC_size_reg[4]_0 [2]),
        .I4(\VLC_AC_size[1]_i_4_n_0 ),
        .O(\VLC_AC_size[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4880488008050800)) 
    \VLC_AC_size[1]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [2]),
        .I1(\VLC_AC_size[3]_i_7_n_0 ),
        .I2(\VLC_AC_size_reg[4]_0 [1]),
        .I3(\VLI_size_r_reg[1] [0]),
        .I4(\VLC_AC_size[3]_i_8_n_0 ),
        .I5(\VLC_AC_size_reg[4]_0 [0]),
        .O(\VLC_AC_size[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000030070)) 
    \VLC_AC_size[1]_i_3 
       (.I0(\VLC_AC_size_reg[4]_0 [0]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[0]),
        .O(\VLC_AC_size[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000017100014090)) 
    \VLC_AC_size[1]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC_size[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \VLC_AC_size[2]_i_1 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size[2]_i_3_n_0 ),
        .I2(\VLC_AC_size_reg[4]_0 [0]),
        .I3(\VLC_AC_size_reg[4]_0 [2]),
        .I4(huf_runlength),
        .I5(\VLC_AC_size_reg[2]_i_5_n_0 ),
        .O(\VLC_AC_size[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLC_AC_size[2]_i_2 
       (.I0(fifo1_q[4]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[4]),
        .O(\VLC_AC_size_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \VLC_AC_size[2]_i_3 
       (.I0(huf_size[0]),
        .I1(fifo2_q[1]),
        .I2(rle_buf_sel_s_reg),
        .I3(fifo1_q[1]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC_size[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLC_AC_size[2]_i_4 
       (.I0(fifo1_q[3]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[3]),
        .O(\VLC_AC_size_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000001C413E1)) 
    \VLC_AC_size[2]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(huf_size[0]),
        .I4(\VLI_size_r_reg[1] [1]),
        .I5(huf_size[1]),
        .O(\VLC_AC_size[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000700000C00)) 
    \VLC_AC_size[2]_i_7 
       (.I0(\VLC_AC_size_reg[4]_0 [0]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(huf_size[0]),
        .I3(\VLI_size_r_reg[1] [1]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC_size[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \VLC_AC_size[3]_i_1 
       (.I0(\VLC_AC_size[3]_i_2_n_0 ),
        .I1(huf_runlength),
        .I2(\VLC_AC_size[3]_i_4_n_0 ),
        .I3(\VLC_AC_size_reg[4]_0 [2]),
        .I4(\VLC_AC_size[3]_i_6_n_0 ),
        .O(\VLC_AC_size[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7700810177008000)) 
    \VLC_AC_size[3]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [2]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(\VLC_AC_size_reg[4]_0 [0]),
        .I3(\VLC_AC_size[3]_i_7_n_0 ),
        .I4(\VLI_size_r_reg[1] [0]),
        .I5(\VLC_AC_size[3]_i_8_n_0 ),
        .O(\VLC_AC_size[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000F00)) 
    \VLC_AC_size[3]_i_4 
       (.I0(\VLC_AC_size_reg[4]_0 [0]),
        .I1(\VLC_AC_size_reg[4]_0 [1]),
        .I2(huf_size[0]),
        .I3(\VLI_size_r_reg[1] [1]),
        .I4(huf_size[1]),
        .I5(\VLI_size_r_reg[1] [0]),
        .O(\VLC_AC_size[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLC_AC_size[3]_i_5 
       (.I0(fifo1_q[5]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[5]),
        .O(\VLC_AC_size_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h000010460001AA00)) 
    \VLC_AC_size[3]_i_6 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLC_AC_size_reg[4]_0 [0]),
        .I2(\VLI_size_r_reg[1] [0]),
        .I3(\VLI_size_r_reg[1] [1]),
        .I4(huf_size[1]),
        .I5(huf_size[0]),
        .O(\VLC_AC_size[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \VLC_AC_size[3]_i_7 
       (.I0(huf_size[1]),
        .I1(fifo1_q[1]),
        .I2(fifo2_q[1]),
        .I3(fifo2_q[2]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[2]),
        .O(\VLC_AC_size[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000005044440050)) 
    \VLC_AC_size[3]_i_8 
       (.I0(huf_size[1]),
        .I1(fifo1_q[1]),
        .I2(fifo2_q[1]),
        .I3(fifo2_q[2]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[2]),
        .O(\VLC_AC_size[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VLC_AC_size[4]_i_1 
       (.I0(\VLC_AC_size[4]_i_2_n_0 ),
        .I1(\VLC_AC_size_reg[4]_0 [2]),
        .I2(\VLC_AC[10]_i_3_n_0 ),
        .I3(huf_runlength),
        .I4(\VLC_AC[12]_i_4_n_0 ),
        .O(\VLC_AC_size[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03FF0FF8)) 
    \VLC_AC_size[4]_i_2 
       (.I0(\VLC_AC_size_reg[4]_0 [1]),
        .I1(\VLI_size_r_reg[1] [0]),
        .I2(huf_size[0]),
        .I3(huf_size[1]),
        .I4(\VLI_size_r_reg[1] [1]),
        .O(\VLC_AC_size[4]_i_2_n_0 ));
  FDCE \VLC_AC_size_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[0]_i_1_n_0 ),
        .Q(VLC_AC_size[0]));
  FDCE \VLC_AC_size_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[1]_i_1_n_0 ),
        .Q(VLC_AC_size[1]));
  FDCE \VLC_AC_size_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[2]_i_1_n_0 ),
        .Q(VLC_AC_size[2]));
  MUXF7 \VLC_AC_size_reg[2]_i_5 
       (.I0(\VLC_AC_size[2]_i_6_n_0 ),
        .I1(\VLC_AC_size[2]_i_7_n_0 ),
        .O(\VLC_AC_size_reg[2]_i_5_n_0 ),
        .S(\VLC_AC_size_reg[4]_0 [2]));
  FDCE \VLC_AC_size_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[3]_i_1_n_0 ),
        .Q(VLC_AC_size[3]));
  FDCE \VLC_AC_size_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_AC_size[4]_i_1_n_0 ),
        .Q(VLC_AC_size[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_size_r[0]_i_1 
       (.I0(fifo1_q[0]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[0]),
        .O(\VLI_size_r_reg[1] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_size_r[1]_i_1 
       (.I0(fifo1_q[1]),
        .I1(rle_buf_sel_s_reg),
        .I2(fifo2_q[1]),
        .O(\VLI_size_r_reg[1] [1]));
endmodule

module design_1_JpegEnc_0_0_BUF_FIFO
   (\rd_counter_total_reg[19]_0 ,
    \wr_mod_reg[11]_0 ,
    \rd_mod_reg[11]_0 ,
    CO,
    \threshold_reg[18] ,
    \counter2_reg[0]_0 ,
    \counter_reg[0]_0 ,
    iram_fifo_afull,
    fdct_fifo_hf_full,
    Q,
    \counter2_reg[0]_1 ,
    \counter2_reg[0]_2 ,
    \wr_counter_reg[15]_0 ,
    \counter_reg[0]_1 ,
    \counter_reg[0]_2 ,
    \wr_ptr_reg[12]_0 ,
    \wr_counter_reg[15]_1 ,
    \wr_addr_reg[9]_0 ,
    fdct_fifo_hf_full_reg_0,
    \data_temp_reg[15]_0 ,
    \data_temp2_reg[15]_0 ,
    \rd_ptr_reg[12]_0 ,
    DI,
    \data_temp2_reg[1]_0 ,
    \data_temp_reg[1]_0 ,
    \data_temp2_reg[1]_1 ,
    \data_in_reg[11]_0 ,
    \data_in2_reg[11]_0 ,
    \wr_addr_reg[8]_0 ,
    \wr_addr_reg[7]_0 ,
    \wr_addr2_reg[1]_0 ,
    \wr_addr2_reg[7]_0 ,
    \wr_addr2_reg[8]_0 ,
    \wr_addr2_reg[2]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[1]_1 ,
    \data_temp2_reg[0]_0 ,
    \data_temp2_reg[0]_1 ,
    \wr_addr2_reg[0]_0 ,
    \wr_counter_reg[4]_0 ,
    \wr_counter_reg[8]_0 ,
    \wr_counter_reg[12]_0 ,
    \wr_counter_reg[15]_2 ,
    \counter_reg[4]_0 ,
    \counter_reg[8]_0 ,
    \counter_reg[12]_0 ,
    \rd_addr_reg[1]_0 ,
    \rd_addr_reg[5]_0 ,
    \rd_addr_reg[9]_0 ,
    \rd_addr_reg[9]_1 ,
    \counter2_reg[4]_0 ,
    \counter2_reg[8]_0 ,
    \counter2_reg[12]_0 ,
    \rd_addr2_reg[1]_0 ,
    \rd_addr2_reg[5]_0 ,
    \rd_addr2_reg[9]_0 ,
    \rd_addr2_reg[9]_1 ,
    \wr_counter_reg[15]_3 ,
    fdct_fifo_hf_full_reg_1,
    \input_rd_cnt_reg[5] ,
    \threshold_reg[18]_0 ,
    \threshold_reg[18]_1 ,
    mem_reg,
    CLK,
    E,
    img_size_y,
    img_size_x,
    rd_ptr,
    RST,
    sof_reg_rep__0,
    wr_mod,
    rd_mod,
    S,
    \image_size_reg_reg[15] ,
    \image_size_reg_reg[27] ,
    \image_size_reg_reg[31] ,
    bf_fifo_rd_s_reg,
    sof_reg_rep,
    fdct_fifo_rd,
    sof_reg_rep_0,
    sof_reg_rep__0_0,
    iram_wren,
    sof_reg_rep__0_1,
    O,
    \counter_reg[12]_i_96 ,
    \image_size_reg_reg[26] ,
    \image_size_reg_reg[15]_0 ,
    \image_size_reg_reg[15]_1 ,
    minusOp1_in,
    \image_size_reg_reg[31]_0 ,
    \image_size_reg_reg[31]_1 ,
    \image_size_reg_reg[31]_2 ,
    sof_reg_rep_1,
    sof_reg_rep__0_2,
    \image_size_reg_reg[19] ,
    \image_size_reg_reg[23] ,
    \image_size_reg_reg[27]_0 ,
    \image_size_reg_reg[30] ,
    sof_reg_rep__0_3,
    \wr_mod_reg[11]_1 ,
    \image_size_reg_reg[31]_3 ,
    \image_size_reg_reg[31]_4 ,
    sof_reg_rep_2,
    \image_size_reg_reg[14] ,
    \image_size_reg_reg[31]_5 ,
    \image_size_reg_reg[22] ,
    \image_size_reg_reg[26]_0 ,
    sof,
    \image_size_reg_reg[26]_1 ,
    \image_size_reg_reg[22]_0 ,
    \image_size_reg_reg[18] ,
    \image_size_reg_reg[31]_6 ,
    \image_size_reg_reg[31]_7 ,
    \image_size_reg_reg[26]_2 ,
    \cur_cmp_idx_reg[1] ,
    D,
    sof_reg_rep_3,
    sof_reg_rep__0_4,
    iram_wdata,
    sof_reg_rep__0_5,
    sof_reg_rep__0_6,
    \counter_reg[8]_1 ,
    sof_reg_rep__0_7,
    sof_reg_rep_4,
    sof_reg_rep_5,
    \counter2_reg[8]_1 ,
    sof_reg_rep_6);
  output [14:0]\rd_counter_total_reg[19]_0 ;
  output [11:0]\wr_mod_reg[11]_0 ;
  output [11:0]\rd_mod_reg[11]_0 ;
  output [0:0]CO;
  output [0:0]\threshold_reg[18] ;
  output \counter2_reg[0]_0 ;
  output \counter_reg[0]_0 ;
  output iram_fifo_afull;
  output fdct_fifo_hf_full;
  output [13:0]Q;
  output [0:0]\counter2_reg[0]_1 ;
  output [0:0]\counter2_reg[0]_2 ;
  output [13:0]\wr_counter_reg[15]_0 ;
  output [0:0]\counter_reg[0]_1 ;
  output [0:0]\counter_reg[0]_2 ;
  output [12:0]\wr_ptr_reg[12]_0 ;
  output [0:0]\wr_counter_reg[15]_1 ;
  output [0:0]\wr_addr_reg[9]_0 ;
  output [0:0]fdct_fifo_hf_full_reg_0;
  output \data_temp_reg[15]_0 ;
  output \data_temp2_reg[15]_0 ;
  output [12:0]\rd_ptr_reg[12]_0 ;
  output [0:0]DI;
  output [0:0]\data_temp2_reg[1]_0 ;
  output [1:0]\data_temp_reg[1]_0 ;
  output [1:0]\data_temp2_reg[1]_1 ;
  output [2:0]\data_in_reg[11]_0 ;
  output [2:0]\data_in2_reg[11]_0 ;
  output [4:0]\wr_addr_reg[8]_0 ;
  output \wr_addr_reg[7]_0 ;
  output [1:0]\wr_addr2_reg[1]_0 ;
  output \wr_addr2_reg[7]_0 ;
  output [1:0]\wr_addr2_reg[8]_0 ;
  output [0:0]\wr_addr2_reg[2]_0 ;
  output [1:0]\wr_ptr_reg[1]_0 ;
  output [0:0]\wr_ptr_reg[1]_1 ;
  output [1:0]\data_temp2_reg[0]_0 ;
  output [0:0]\data_temp2_reg[0]_1 ;
  output [0:0]\wr_addr2_reg[0]_0 ;
  output [3:0]\wr_counter_reg[4]_0 ;
  output [3:0]\wr_counter_reg[8]_0 ;
  output [3:0]\wr_counter_reg[12]_0 ;
  output [2:0]\wr_counter_reg[15]_2 ;
  output [3:0]\counter_reg[4]_0 ;
  output [3:0]\counter_reg[8]_0 ;
  output [3:0]\counter_reg[12]_0 ;
  output [1:0]\rd_addr_reg[1]_0 ;
  output [3:0]\rd_addr_reg[5]_0 ;
  output [3:0]\rd_addr_reg[9]_0 ;
  output [0:0]\rd_addr_reg[9]_1 ;
  output [3:0]\counter2_reg[4]_0 ;
  output [3:0]\counter2_reg[8]_0 ;
  output [3:0]\counter2_reg[12]_0 ;
  output [1:0]\rd_addr2_reg[1]_0 ;
  output [3:0]\rd_addr2_reg[5]_0 ;
  output [3:0]\rd_addr2_reg[9]_0 ;
  output [0:0]\rd_addr2_reg[9]_1 ;
  output [0:0]\wr_counter_reg[15]_3 ;
  output [0:0]fdct_fifo_hf_full_reg_1;
  output \input_rd_cnt_reg[5] ;
  output [15:0]\threshold_reg[18]_0 ;
  output [15:0]\threshold_reg[18]_1 ;
  output [23:0]mem_reg;
  input CLK;
  input [0:0]E;
  input [15:0]img_size_y;
  input [15:0]img_size_x;
  input rd_ptr;
  input RST;
  input [0:0]sof_reg_rep__0;
  input wr_mod;
  input rd_mod;
  input [3:0]S;
  input [1:0]\image_size_reg_reg[15] ;
  input [3:0]\image_size_reg_reg[27] ;
  input [1:0]\image_size_reg_reg[31] ;
  input bf_fifo_rd_s_reg;
  input sof_reg_rep;
  input fdct_fifo_rd;
  input sof_reg_rep_0;
  input sof_reg_rep__0_0;
  input iram_wren;
  input sof_reg_rep__0_1;
  input [2:0]O;
  input \counter_reg[12]_i_96 ;
  input [0:0]\image_size_reg_reg[26] ;
  input [0:0]\image_size_reg_reg[15]_0 ;
  input [0:0]\image_size_reg_reg[15]_1 ;
  input [14:0]minusOp1_in;
  input [0:0]\image_size_reg_reg[31]_0 ;
  input [0:0]\image_size_reg_reg[31]_1 ;
  input [0:0]\image_size_reg_reg[31]_2 ;
  input [0:0]sof_reg_rep_1;
  input [0:0]sof_reg_rep__0_2;
  input [2:0]\image_size_reg_reg[19] ;
  input [3:0]\image_size_reg_reg[23] ;
  input [3:0]\image_size_reg_reg[27]_0 ;
  input [2:0]\image_size_reg_reg[30] ;
  input [0:0]sof_reg_rep__0_3;
  input [0:0]\wr_mod_reg[11]_1 ;
  input [0:0]\image_size_reg_reg[31]_3 ;
  input [0:0]\image_size_reg_reg[31]_4 ;
  input [0:0]sof_reg_rep_2;
  input [0:0]\image_size_reg_reg[14] ;
  input [0:0]\image_size_reg_reg[31]_5 ;
  input [3:0]\image_size_reg_reg[22] ;
  input [3:0]\image_size_reg_reg[26]_0 ;
  input sof;
  input [3:0]\image_size_reg_reg[26]_1 ;
  input [3:0]\image_size_reg_reg[22]_0 ;
  input [2:0]\image_size_reg_reg[18] ;
  input [0:0]\image_size_reg_reg[31]_6 ;
  input [0:0]\image_size_reg_reg[31]_7 ;
  input [0:0]\image_size_reg_reg[26]_2 ;
  input [0:0]\cur_cmp_idx_reg[1] ;
  input [18:0]D;
  input [0:0]sof_reg_rep_3;
  input [15:0]sof_reg_rep__0_4;
  input [23:0]iram_wdata;
  input [15:0]sof_reg_rep__0_5;
  input [12:0]sof_reg_rep__0_6;
  input [1:0]\counter_reg[8]_1 ;
  input [9:0]sof_reg_rep__0_7;
  input [15:0]sof_reg_rep_4;
  input [12:0]sof_reg_rep_5;
  input [1:0]\counter2_reg[8]_1 ;
  input [9:0]sof_reg_rep_6;

  wire CLK;
  wire [0:0]CO;
  wire [18:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [9:3]L;
  wire MULTIPLIER_n_2;
  wire MULTIPLIER_n_35;
  wire MULTIPLIER_n_36;
  wire MULTIPLIER_n_37;
  wire MULTIPLIER_n_38;
  wire MULTIPLIER_n_39;
  wire MULTIPLIER_n_40;
  wire MULTIPLIER_n_41;
  wire MULTIPLIER_n_42;
  wire MULTIPLIER_n_43;
  wire MULTIPLIER_n_44;
  wire MULTIPLIER_n_45;
  wire MULTIPLIER_n_46;
  wire MULTIPLIER_n_47;
  wire MULTIPLIER_n_48;
  wire MULTIPLIER_n_49;
  wire MULTIPLIER_n_50;
  wire MULTIPLIER_n_51;
  wire MULTIPLIER_n_52;
  wire MULTIPLIER_n_53;
  wire MULTIPLIER_n_54;
  wire MULTIPLIER_n_55;
  wire MULTIPLIER_n_56;
  wire MULTIPLIER_n_57;
  wire MULTIPLIER_n_58;
  wire MULTIPLIER_n_59;
  wire MULTIPLIER_n_60;
  wire MULTIPLIER_n_61;
  wire MULTIPLIER_n_62;
  wire MULTIPLIER_n_63;
  wire MULTIPLIER_n_64;
  wire MULTIPLIER_n_65;
  wire MULTIPLIER_n_66;
  wire [2:0]O;
  wire [13:0]Q;
  wire RST;
  wire [3:0]S;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_0;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_1;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_10;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_11;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_12;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_2;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_3;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_4;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_5;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_6;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_7;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_8;
  wire U_SUB_RAMZ_RD_ADRESS_LUT_n_9;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_0;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_1;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_10;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_11;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_12;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_2;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_3;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_4;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_5;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_6;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_7;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_8;
  wire U_SUB_RAMZ_WR_ADRESS_LUT_n_9;
  wire bf_fifo_rd_s_reg;
  wire counter;
  wire \counter2[12]_i_11_n_0 ;
  wire \counter2[12]_i_12_n_0 ;
  wire \counter2[12]_i_13_n_0 ;
  wire \counter2[12]_i_19_n_0 ;
  wire \counter2[12]_i_20_n_0 ;
  wire \counter2[12]_i_21_n_0 ;
  wire \counter2[12]_i_22_n_0 ;
  wire \counter2[12]_i_23_n_0 ;
  wire \counter2[12]_i_24_n_0 ;
  wire \counter2[12]_i_25_n_0 ;
  wire \counter2[12]_i_3_n_0 ;
  wire \counter2[12]_i_8_n_0 ;
  wire \counter2[12]_i_9_n_0 ;
  wire \counter2_reg[0]_0 ;
  wire [0:0]\counter2_reg[0]_1 ;
  wire [0:0]\counter2_reg[0]_2 ;
  wire [3:0]\counter2_reg[12]_0 ;
  wire \counter2_reg[12]_i_4_n_3 ;
  wire \counter2_reg[12]_i_6_n_1 ;
  wire \counter2_reg[12]_i_6_n_2 ;
  wire \counter2_reg[12]_i_6_n_3 ;
  wire [3:0]\counter2_reg[4]_0 ;
  wire \counter2_reg[4]_i_2_n_0 ;
  wire \counter2_reg[4]_i_2_n_1 ;
  wire \counter2_reg[4]_i_2_n_2 ;
  wire \counter2_reg[4]_i_2_n_3 ;
  wire [3:0]\counter2_reg[8]_0 ;
  wire [1:0]\counter2_reg[8]_1 ;
  wire \counter2_reg[8]_i_2_n_0 ;
  wire \counter2_reg[8]_i_2_n_1 ;
  wire \counter2_reg[8]_i_2_n_2 ;
  wire \counter2_reg[8]_i_2_n_3 ;
  wire \counter2_reg_n_0_[10] ;
  wire \counter2_reg_n_0_[11] ;
  wire \counter2_reg_n_0_[12] ;
  wire \counter2_reg_n_0_[1] ;
  wire \counter2_reg_n_0_[3] ;
  wire \counter2_reg_n_0_[4] ;
  wire \counter2_reg_n_0_[5] ;
  wire \counter2_reg_n_0_[6] ;
  wire \counter2_reg_n_0_[7] ;
  wire \counter2_reg_n_0_[9] ;
  wire \counter[12]_i_10_n_0 ;
  wire \counter[12]_i_11_n_0 ;
  wire \counter[12]_i_12_n_0 ;
  wire \counter[12]_i_20_n_0 ;
  wire \counter[12]_i_21_n_0 ;
  wire \counter[12]_i_22_n_0 ;
  wire \counter[12]_i_23_n_0 ;
  wire \counter[12]_i_33_n_0 ;
  wire \counter[12]_i_34_n_0 ;
  wire \counter[12]_i_35_n_0 ;
  wire \counter[12]_i_7_n_0 ;
  wire \counter[12]_i_8_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [0:0]\counter_reg[0]_1 ;
  wire [0:0]\counter_reg[0]_2 ;
  wire [3:0]\counter_reg[12]_0 ;
  wire \counter_reg[12]_i_3_n_3 ;
  wire \counter_reg[12]_i_5_n_1 ;
  wire \counter_reg[12]_i_5_n_2 ;
  wire \counter_reg[12]_i_5_n_3 ;
  wire \counter_reg[12]_i_96 ;
  wire [3:0]\counter_reg[4]_0 ;
  wire \counter_reg[4]_i_2_n_0 ;
  wire \counter_reg[4]_i_2_n_1 ;
  wire \counter_reg[4]_i_2_n_2 ;
  wire \counter_reg[4]_i_2_n_3 ;
  wire [3:0]\counter_reg[8]_0 ;
  wire [1:0]\counter_reg[8]_1 ;
  wire \counter_reg[8]_i_2_n_0 ;
  wire \counter_reg[8]_i_2_n_1 ;
  wire \counter_reg[8]_i_2_n_2 ;
  wire \counter_reg[8]_i_2_n_3 ;
  wire \counter_reg_n_0_[10] ;
  wire \counter_reg_n_0_[11] ;
  wire \counter_reg_n_0_[12] ;
  wire \counter_reg_n_0_[1] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire \counter_reg_n_0_[6] ;
  wire \counter_reg_n_0_[7] ;
  wire \counter_reg_n_0_[9] ;
  wire [0:0]\cur_cmp_idx_reg[1] ;
  wire [15:0]data_in;
  wire data_in0;
  wire [15:0]data_in2;
  wire data_in20;
  wire \data_in2[0]_i_1_n_0 ;
  wire \data_in2[10]_i_1_n_0 ;
  wire \data_in2[11]_i_1_n_0 ;
  wire \data_in2[12]_i_1_n_0 ;
  wire \data_in2[13]_i_1_n_0 ;
  wire \data_in2[14]_i_1_n_0 ;
  wire \data_in2[15]_i_2_n_0 ;
  wire \data_in2[1]_i_1_n_0 ;
  wire \data_in2[2]_i_1_n_0 ;
  wire \data_in2[3]_i_1_n_0 ;
  wire \data_in2[4]_i_1_n_0 ;
  wire \data_in2[5]_i_1_n_0 ;
  wire \data_in2[6]_i_1_n_0 ;
  wire \data_in2[7]_i_1_n_0 ;
  wire \data_in2[8]_i_1_n_0 ;
  wire \data_in2[9]_i_1_n_0 ;
  wire [2:0]\data_in2_reg[11]_0 ;
  wire \data_in[0]_i_1_n_0 ;
  wire \data_in[10]_i_1_n_0 ;
  wire \data_in[11]_i_1_n_0 ;
  wire \data_in[12]_i_1_n_0 ;
  wire \data_in[13]_i_1_n_0 ;
  wire \data_in[14]_i_1_n_0 ;
  wire \data_in[15]_i_2_n_0 ;
  wire \data_in[1]_i_1_n_0 ;
  wire \data_in[2]_i_1_n_0 ;
  wire \data_in[3]_i_1_n_0 ;
  wire \data_in[4]_i_1_n_0 ;
  wire \data_in[5]_i_1_n_0 ;
  wire \data_in[6]_i_1_n_0 ;
  wire \data_in[7]_i_1_n_0 ;
  wire \data_in[8]_i_1_n_0 ;
  wire \data_in[9]_i_1_n_0 ;
  wire [2:0]\data_in_reg[11]_0 ;
  wire data_temp;
  wire \data_temp2[15]_i_1_n_0 ;
  wire [1:0]\data_temp2_reg[0]_0 ;
  wire [0:0]\data_temp2_reg[0]_1 ;
  wire \data_temp2_reg[15]_0 ;
  wire [0:0]\data_temp2_reg[1]_0 ;
  wire [1:0]\data_temp2_reg[1]_1 ;
  wire \data_temp2_reg_n_0_[0] ;
  wire \data_temp2_reg_n_0_[10] ;
  wire \data_temp2_reg_n_0_[11] ;
  wire \data_temp2_reg_n_0_[12] ;
  wire \data_temp2_reg_n_0_[13] ;
  wire \data_temp2_reg_n_0_[14] ;
  wire \data_temp2_reg_n_0_[15] ;
  wire \data_temp2_reg_n_0_[1] ;
  wire \data_temp2_reg_n_0_[2] ;
  wire \data_temp2_reg_n_0_[3] ;
  wire \data_temp2_reg_n_0_[4] ;
  wire \data_temp2_reg_n_0_[5] ;
  wire \data_temp2_reg_n_0_[6] ;
  wire \data_temp2_reg_n_0_[7] ;
  wire \data_temp2_reg_n_0_[8] ;
  wire \data_temp2_reg_n_0_[9] ;
  wire \data_temp[15]_i_3_n_0 ;
  wire \data_temp_reg[15]_0 ;
  wire [1:0]\data_temp_reg[1]_0 ;
  wire \data_temp_reg_n_0_[0] ;
  wire \data_temp_reg_n_0_[10] ;
  wire \data_temp_reg_n_0_[11] ;
  wire \data_temp_reg_n_0_[12] ;
  wire \data_temp_reg_n_0_[13] ;
  wire \data_temp_reg_n_0_[14] ;
  wire \data_temp_reg_n_0_[15] ;
  wire \data_temp_reg_n_0_[1] ;
  wire \data_temp_reg_n_0_[2] ;
  wire \data_temp_reg_n_0_[3] ;
  wire \data_temp_reg_n_0_[4] ;
  wire \data_temp_reg_n_0_[5] ;
  wire \data_temp_reg_n_0_[6] ;
  wire \data_temp_reg_n_0_[7] ;
  wire \data_temp_reg_n_0_[8] ;
  wire \data_temp_reg_n_0_[9] ;
  wire do1;
  wire \do1[15]_i_3_n_0 ;
  wire \do2[15]_i_1_n_0 ;
  wire fdct_fifo_hf_full;
  wire [0:0]fdct_fifo_hf_full_reg_0;
  wire [0:0]fdct_fifo_hf_full_reg_1;
  wire fdct_fifo_rd;
  wire fifo_almost_full_i1;
  wire fifo_almost_full_i_i_107_n_0;
  wire fifo_almost_full_i_i_108_n_0;
  wire fifo_almost_full_i_i_109_n_0;
  wire fifo_almost_full_i_i_10_n_0;
  wire fifo_almost_full_i_i_110_n_0;
  wire fifo_almost_full_i_i_115_n_0;
  wire fifo_almost_full_i_i_116_n_0;
  wire fifo_almost_full_i_i_117_n_0;
  wire fifo_almost_full_i_i_121_n_0;
  wire fifo_almost_full_i_i_122_n_0;
  wire fifo_almost_full_i_i_123_n_0;
  wire fifo_almost_full_i_i_124_n_0;
  wire fifo_almost_full_i_i_126_n_0;
  wire fifo_almost_full_i_i_127_n_0;
  wire fifo_almost_full_i_i_128_n_0;
  wire fifo_almost_full_i_i_129_n_0;
  wire fifo_almost_full_i_i_12_n_0;
  wire fifo_almost_full_i_i_132_n_0;
  wire fifo_almost_full_i_i_133_n_0;
  wire fifo_almost_full_i_i_134_n_0;
  wire fifo_almost_full_i_i_135_n_0;
  wire fifo_almost_full_i_i_13_n_0;
  wire fifo_almost_full_i_i_141_n_0;
  wire fifo_almost_full_i_i_142_n_0;
  wire fifo_almost_full_i_i_143_n_0;
  wire fifo_almost_full_i_i_144_n_0;
  wire fifo_almost_full_i_i_14_n_0;
  wire fifo_almost_full_i_i_150_n_0;
  wire fifo_almost_full_i_i_151_n_0;
  wire fifo_almost_full_i_i_152_n_0;
  wire fifo_almost_full_i_i_153_n_0;
  wire fifo_almost_full_i_i_15_n_0;
  wire fifo_almost_full_i_i_1_n_0;
  wire fifo_almost_full_i_i_23_n_0;
  wire fifo_almost_full_i_i_24_n_0;
  wire fifo_almost_full_i_i_25_n_0;
  wire fifo_almost_full_i_i_26_n_0;
  wire fifo_almost_full_i_i_30_n_0;
  wire fifo_almost_full_i_i_31_n_0;
  wire fifo_almost_full_i_i_32_n_0;
  wire fifo_almost_full_i_i_33_n_0;
  wire fifo_almost_full_i_i_44_n_0;
  wire fifo_almost_full_i_i_45_n_0;
  wire fifo_almost_full_i_i_46_n_0;
  wire fifo_almost_full_i_i_47_n_0;
  wire fifo_almost_full_i_i_51_n_0;
  wire fifo_almost_full_i_i_52_n_0;
  wire fifo_almost_full_i_i_53_n_0;
  wire fifo_almost_full_i_i_54_n_0;
  wire fifo_almost_full_i_i_55_n_0;
  wire fifo_almost_full_i_i_56_n_0;
  wire fifo_almost_full_i_i_57_n_0;
  wire fifo_almost_full_i_i_58_n_0;
  wire fifo_almost_full_i_i_60_n_0;
  wire fifo_almost_full_i_i_61_n_0;
  wire fifo_almost_full_i_i_62_n_0;
  wire fifo_almost_full_i_i_63_n_0;
  wire fifo_almost_full_i_i_74_n_0;
  wire fifo_almost_full_i_i_75_n_0;
  wire fifo_almost_full_i_i_76_n_0;
  wire fifo_almost_full_i_i_77_n_0;
  wire fifo_almost_full_i_i_78_n_0;
  wire fifo_almost_full_i_i_79_n_0;
  wire fifo_almost_full_i_i_80_n_0;
  wire fifo_almost_full_i_i_81_n_0;
  wire fifo_almost_full_i_i_82_n_0;
  wire fifo_almost_full_i_i_86_n_0;
  wire fifo_almost_full_i_i_87_n_0;
  wire fifo_almost_full_i_i_88_n_0;
  wire fifo_almost_full_i_i_89_n_0;
  wire fifo_almost_full_i_i_8_n_0;
  wire fifo_almost_full_i_i_95_n_0;
  wire fifo_almost_full_i_i_96_n_0;
  wire fifo_almost_full_i_i_97_n_0;
  wire fifo_almost_full_i_i_98_n_0;
  wire fifo_almost_full_i_i_9_n_0;
  wire fifo_almost_full_i_reg_i_11_n_0;
  wire fifo_almost_full_i_reg_i_11_n_1;
  wire fifo_almost_full_i_reg_i_11_n_2;
  wire fifo_almost_full_i_reg_i_11_n_3;
  wire fifo_almost_full_i_reg_i_125_n_0;
  wire fifo_almost_full_i_reg_i_125_n_1;
  wire fifo_almost_full_i_reg_i_125_n_2;
  wire fifo_almost_full_i_reg_i_125_n_3;
  wire fifo_almost_full_i_reg_i_131_n_0;
  wire fifo_almost_full_i_reg_i_131_n_1;
  wire fifo_almost_full_i_reg_i_131_n_2;
  wire fifo_almost_full_i_reg_i_131_n_3;
  wire fifo_almost_full_i_reg_i_140_n_0;
  wire fifo_almost_full_i_reg_i_140_n_1;
  wire fifo_almost_full_i_reg_i_140_n_2;
  wire fifo_almost_full_i_reg_i_140_n_3;
  wire fifo_almost_full_i_reg_i_22_n_0;
  wire fifo_almost_full_i_reg_i_22_n_1;
  wire fifo_almost_full_i_reg_i_22_n_2;
  wire fifo_almost_full_i_reg_i_22_n_3;
  wire fifo_almost_full_i_reg_i_27_n_1;
  wire fifo_almost_full_i_reg_i_27_n_2;
  wire fifo_almost_full_i_reg_i_27_n_3;
  wire fifo_almost_full_i_reg_i_27_n_4;
  wire fifo_almost_full_i_reg_i_27_n_5;
  wire fifo_almost_full_i_reg_i_27_n_6;
  wire fifo_almost_full_i_reg_i_27_n_7;
  wire fifo_almost_full_i_reg_i_28_n_0;
  wire fifo_almost_full_i_reg_i_28_n_1;
  wire fifo_almost_full_i_reg_i_28_n_2;
  wire fifo_almost_full_i_reg_i_28_n_3;
  wire fifo_almost_full_i_reg_i_28_n_4;
  wire fifo_almost_full_i_reg_i_28_n_5;
  wire fifo_almost_full_i_reg_i_28_n_6;
  wire fifo_almost_full_i_reg_i_28_n_7;
  wire fifo_almost_full_i_reg_i_29_n_0;
  wire fifo_almost_full_i_reg_i_29_n_1;
  wire fifo_almost_full_i_reg_i_29_n_2;
  wire fifo_almost_full_i_reg_i_29_n_3;
  wire fifo_almost_full_i_reg_i_3_n_2;
  wire fifo_almost_full_i_reg_i_3_n_3;
  wire fifo_almost_full_i_reg_i_48_n_0;
  wire fifo_almost_full_i_reg_i_48_n_1;
  wire fifo_almost_full_i_reg_i_48_n_2;
  wire fifo_almost_full_i_reg_i_48_n_3;
  wire fifo_almost_full_i_reg_i_48_n_4;
  wire fifo_almost_full_i_reg_i_48_n_5;
  wire fifo_almost_full_i_reg_i_48_n_6;
  wire fifo_almost_full_i_reg_i_48_n_7;
  wire fifo_almost_full_i_reg_i_49_n_0;
  wire fifo_almost_full_i_reg_i_49_n_1;
  wire fifo_almost_full_i_reg_i_49_n_2;
  wire fifo_almost_full_i_reg_i_49_n_3;
  wire fifo_almost_full_i_reg_i_49_n_4;
  wire fifo_almost_full_i_reg_i_49_n_5;
  wire fifo_almost_full_i_reg_i_49_n_6;
  wire fifo_almost_full_i_reg_i_49_n_7;
  wire fifo_almost_full_i_reg_i_4_n_0;
  wire fifo_almost_full_i_reg_i_4_n_1;
  wire fifo_almost_full_i_reg_i_4_n_2;
  wire fifo_almost_full_i_reg_i_4_n_3;
  wire fifo_almost_full_i_reg_i_50_n_0;
  wire fifo_almost_full_i_reg_i_50_n_1;
  wire fifo_almost_full_i_reg_i_50_n_2;
  wire fifo_almost_full_i_reg_i_50_n_3;
  wire fifo_almost_full_i_reg_i_50_n_4;
  wire fifo_almost_full_i_reg_i_50_n_5;
  wire fifo_almost_full_i_reg_i_50_n_6;
  wire fifo_almost_full_i_reg_i_50_n_7;
  wire fifo_almost_full_i_reg_i_59_n_0;
  wire fifo_almost_full_i_reg_i_59_n_1;
  wire fifo_almost_full_i_reg_i_59_n_2;
  wire fifo_almost_full_i_reg_i_59_n_3;
  wire fifo_almost_full_i_reg_i_71_n_0;
  wire fifo_almost_full_i_reg_i_71_n_1;
  wire fifo_almost_full_i_reg_i_71_n_2;
  wire fifo_almost_full_i_reg_i_71_n_3;
  wire fifo_almost_full_i_reg_i_71_n_4;
  wire fifo_almost_full_i_reg_i_71_n_5;
  wire fifo_almost_full_i_reg_i_71_n_6;
  wire fifo_almost_full_i_reg_i_71_n_7;
  wire fifo_almost_full_i_reg_i_72_n_0;
  wire fifo_almost_full_i_reg_i_72_n_1;
  wire fifo_almost_full_i_reg_i_72_n_2;
  wire fifo_almost_full_i_reg_i_72_n_3;
  wire fifo_almost_full_i_reg_i_72_n_4;
  wire fifo_almost_full_i_reg_i_72_n_5;
  wire fifo_almost_full_i_reg_i_72_n_6;
  wire fifo_almost_full_i_reg_i_72_n_7;
  wire fifo_almost_full_i_reg_i_73_n_0;
  wire fifo_almost_full_i_reg_i_73_n_1;
  wire fifo_almost_full_i_reg_i_73_n_2;
  wire fifo_almost_full_i_reg_i_73_n_3;
  wire fifo_almost_full_i_reg_i_73_n_4;
  wire fifo_almost_full_i_reg_i_73_n_5;
  wire fifo_almost_full_i_reg_i_73_n_6;
  wire fifo_almost_full_i_reg_i_73_n_7;
  wire fifo_almost_full_i_reg_i_7_n_0;
  wire fifo_almost_full_i_reg_i_7_n_1;
  wire fifo_almost_full_i_reg_i_7_n_2;
  wire fifo_almost_full_i_reg_i_7_n_3;
  wire fifo_almost_full_i_reg_i_94_n_0;
  wire fifo_almost_full_i_reg_i_94_n_1;
  wire fifo_almost_full_i_reg_i_94_n_2;
  wire fifo_almost_full_i_reg_i_94_n_3;
  wire [0:0]\image_size_reg_reg[14] ;
  wire [1:0]\image_size_reg_reg[15] ;
  wire [0:0]\image_size_reg_reg[15]_0 ;
  wire [0:0]\image_size_reg_reg[15]_1 ;
  wire [2:0]\image_size_reg_reg[18] ;
  wire [2:0]\image_size_reg_reg[19] ;
  wire [3:0]\image_size_reg_reg[22] ;
  wire [3:0]\image_size_reg_reg[22]_0 ;
  wire [3:0]\image_size_reg_reg[23] ;
  wire [0:0]\image_size_reg_reg[26] ;
  wire [3:0]\image_size_reg_reg[26]_0 ;
  wire [3:0]\image_size_reg_reg[26]_1 ;
  wire [0:0]\image_size_reg_reg[26]_2 ;
  wire [3:0]\image_size_reg_reg[27] ;
  wire [3:0]\image_size_reg_reg[27]_0 ;
  wire [2:0]\image_size_reg_reg[30] ;
  wire [1:0]\image_size_reg_reg[31] ;
  wire [0:0]\image_size_reg_reg[31]_0 ;
  wire [0:0]\image_size_reg_reg[31]_1 ;
  wire [0:0]\image_size_reg_reg[31]_2 ;
  wire [0:0]\image_size_reg_reg[31]_3 ;
  wire [0:0]\image_size_reg_reg[31]_4 ;
  wire [0:0]\image_size_reg_reg[31]_5 ;
  wire [0:0]\image_size_reg_reg[31]_6 ;
  wire [0:0]\image_size_reg_reg[31]_7 ;
  wire [15:0]img_size_x;
  wire [15:0]img_size_y;
  wire init_table_wr_i_1_n_0;
  wire \input_rd_cnt_reg[5] ;
  wire iram_fifo_afull;
  wire [23:0]iram_wdata;
  wire iram_wren;
  wire [23:0]mem_reg;
  wire [31:3]minusOp;
  wire [14:0]minusOp1_in;
  wire [0:0]p_1_in;
  wire [15:1]plusOp;
  wire [23:0]q;
  wire [23:0]ram_data;
  wire ram_data0;
  wire ram_write_i_1_n_0;
  wire ram_write_reg_n_0;
  wire rd_addr;
  wire \rd_addr2[1]_i_3_n_0 ;
  wire \rd_addr2[9]_i_10_n_0 ;
  wire \rd_addr2[9]_i_11_n_0 ;
  wire \rd_addr2[9]_i_12_n_0 ;
  wire \rd_addr2[9]_i_13_n_0 ;
  wire \rd_addr2[9]_i_1_n_0 ;
  wire \rd_addr2[9]_i_8_n_0 ;
  wire \rd_addr2[9]_i_9_n_0 ;
  wire [1:0]\rd_addr2_reg[1]_0 ;
  wire \rd_addr2_reg[1]_i_2_n_0 ;
  wire \rd_addr2_reg[1]_i_2_n_1 ;
  wire \rd_addr2_reg[1]_i_2_n_2 ;
  wire \rd_addr2_reg[1]_i_2_n_3 ;
  wire [3:0]\rd_addr2_reg[5]_0 ;
  wire \rd_addr2_reg[5]_i_2_n_0 ;
  wire \rd_addr2_reg[5]_i_2_n_1 ;
  wire \rd_addr2_reg[5]_i_2_n_2 ;
  wire \rd_addr2_reg[5]_i_2_n_3 ;
  wire [3:0]\rd_addr2_reg[9]_0 ;
  wire [0:0]\rd_addr2_reg[9]_1 ;
  wire \rd_addr2_reg[9]_i_4_n_1 ;
  wire \rd_addr2_reg[9]_i_4_n_2 ;
  wire \rd_addr2_reg[9]_i_4_n_3 ;
  wire \rd_addr2_reg[9]_i_5_n_1 ;
  wire \rd_addr2_reg[9]_i_5_n_2 ;
  wire \rd_addr2_reg[9]_i_5_n_3 ;
  wire \rd_addr2_reg[9]_i_6_n_0 ;
  wire \rd_addr2_reg[9]_i_6_n_1 ;
  wire \rd_addr2_reg[9]_i_6_n_2 ;
  wire \rd_addr2_reg[9]_i_6_n_3 ;
  wire \rd_addr2_reg_n_0_[0] ;
  wire \rd_addr2_reg_n_0_[1] ;
  wire \rd_addr2_reg_n_0_[2] ;
  wire \rd_addr2_reg_n_0_[3] ;
  wire \rd_addr2_reg_n_0_[4] ;
  wire \rd_addr2_reg_n_0_[5] ;
  wire \rd_addr2_reg_n_0_[6] ;
  wire \rd_addr2_reg_n_0_[7] ;
  wire \rd_addr2_reg_n_0_[8] ;
  wire \rd_addr2_reg_n_0_[9] ;
  wire \rd_addr[1]_i_3_n_0 ;
  wire \rd_addr[9]_i_12_n_0 ;
  wire \rd_addr[9]_i_15_n_0 ;
  wire \rd_addr[9]_i_16_n_0 ;
  wire \rd_addr[9]_i_19_n_0 ;
  wire \rd_addr[9]_i_20_n_0 ;
  wire \rd_addr[9]_i_21_n_0 ;
  wire \rd_addr[9]_i_22_n_0 ;
  wire \rd_addr[9]_i_3_n_0 ;
  wire \rd_addr[9]_i_4_n_0 ;
  wire \rd_addr[9]_i_8_n_0 ;
  wire \rd_addr[9]_i_9_n_0 ;
  wire [1:0]\rd_addr_reg[1]_0 ;
  wire \rd_addr_reg[1]_i_2_n_0 ;
  wire \rd_addr_reg[1]_i_2_n_1 ;
  wire \rd_addr_reg[1]_i_2_n_2 ;
  wire \rd_addr_reg[1]_i_2_n_3 ;
  wire [3:0]\rd_addr_reg[5]_0 ;
  wire \rd_addr_reg[5]_i_2_n_0 ;
  wire \rd_addr_reg[5]_i_2_n_1 ;
  wire \rd_addr_reg[5]_i_2_n_2 ;
  wire \rd_addr_reg[5]_i_2_n_3 ;
  wire [3:0]\rd_addr_reg[9]_0 ;
  wire [0:0]\rd_addr_reg[9]_1 ;
  wire \rd_addr_reg[9]_i_10_n_1 ;
  wire \rd_addr_reg[9]_i_10_n_2 ;
  wire \rd_addr_reg[9]_i_10_n_3 ;
  wire \rd_addr_reg[9]_i_13_n_0 ;
  wire \rd_addr_reg[9]_i_13_n_1 ;
  wire \rd_addr_reg[9]_i_13_n_2 ;
  wire \rd_addr_reg[9]_i_13_n_3 ;
  wire \rd_addr_reg[9]_i_7_n_1 ;
  wire \rd_addr_reg[9]_i_7_n_2 ;
  wire \rd_addr_reg[9]_i_7_n_3 ;
  wire \rd_addr_reg_n_0_[0] ;
  wire \rd_addr_reg_n_0_[1] ;
  wire \rd_addr_reg_n_0_[2] ;
  wire \rd_addr_reg_n_0_[3] ;
  wire \rd_addr_reg_n_0_[4] ;
  wire \rd_addr_reg_n_0_[5] ;
  wire \rd_addr_reg_n_0_[6] ;
  wire \rd_addr_reg_n_0_[7] ;
  wire \rd_addr_reg_n_0_[8] ;
  wire \rd_addr_reg_n_0_[9] ;
  wire [2:1]rd_counter;
  wire \rd_counter[10]_i_1_n_0 ;
  wire \rd_counter[11]_i_1_n_0 ;
  wire \rd_counter[12]_i_1_n_0 ;
  wire \rd_counter[13]_i_1_n_0 ;
  wire \rd_counter[14]_i_1_n_0 ;
  wire \rd_counter[15]_i_2_n_0 ;
  wire \rd_counter[1]_i_1_n_0 ;
  wire \rd_counter[2]_i_1_n_0 ;
  wire \rd_counter[3]_i_1_n_0 ;
  wire \rd_counter[4]_i_1_n_0 ;
  wire \rd_counter[5]_i_1_n_0 ;
  wire \rd_counter[6]_i_1_n_0 ;
  wire \rd_counter[7]_i_1_n_0 ;
  wire \rd_counter[8]_i_1_n_0 ;
  wire \rd_counter[9]_i_1_n_0 ;
  wire \rd_counter_reg[12]_i_2_n_0 ;
  wire \rd_counter_reg[12]_i_2_n_1 ;
  wire \rd_counter_reg[12]_i_2_n_2 ;
  wire \rd_counter_reg[12]_i_2_n_3 ;
  wire \rd_counter_reg[15]_i_3_n_2 ;
  wire \rd_counter_reg[15]_i_3_n_3 ;
  wire \rd_counter_reg[4]_i_2_n_0 ;
  wire \rd_counter_reg[4]_i_2_n_1 ;
  wire \rd_counter_reg[4]_i_2_n_2 ;
  wire \rd_counter_reg[4]_i_2_n_3 ;
  wire \rd_counter_reg[8]_i_2_n_0 ;
  wire \rd_counter_reg[8]_i_2_n_1 ;
  wire \rd_counter_reg[8]_i_2_n_2 ;
  wire \rd_counter_reg[8]_i_2_n_3 ;
  wire \rd_counter_total[0]_i_3_n_0 ;
  wire \rd_counter_total[0]_i_4_n_0 ;
  wire \rd_counter_total[0]_i_5_n_0 ;
  wire \rd_counter_total[0]_i_6_n_0 ;
  wire \rd_counter_total[12]_i_2_n_0 ;
  wire \rd_counter_total[12]_i_3_n_0 ;
  wire \rd_counter_total[12]_i_4_n_0 ;
  wire \rd_counter_total[12]_i_5_n_0 ;
  wire \rd_counter_total[16]_i_2_n_0 ;
  wire \rd_counter_total[16]_i_3_n_0 ;
  wire \rd_counter_total[16]_i_4_n_0 ;
  wire \rd_counter_total[16]_i_5_n_0 ;
  wire \rd_counter_total[20]_i_2_n_0 ;
  wire \rd_counter_total[20]_i_3_n_0 ;
  wire \rd_counter_total[20]_i_4_n_0 ;
  wire \rd_counter_total[20]_i_5_n_0 ;
  wire \rd_counter_total[24]_i_2_n_0 ;
  wire \rd_counter_total[24]_i_3_n_0 ;
  wire \rd_counter_total[24]_i_4_n_0 ;
  wire \rd_counter_total[24]_i_5_n_0 ;
  wire \rd_counter_total[28]_i_2_n_0 ;
  wire \rd_counter_total[28]_i_3_n_0 ;
  wire \rd_counter_total[28]_i_4_n_0 ;
  wire \rd_counter_total[28]_i_5_n_0 ;
  wire \rd_counter_total[4]_i_2_n_0 ;
  wire \rd_counter_total[4]_i_3_n_0 ;
  wire \rd_counter_total[4]_i_4_n_0 ;
  wire \rd_counter_total[4]_i_5_n_0 ;
  wire \rd_counter_total[8]_i_2_n_0 ;
  wire \rd_counter_total[8]_i_3_n_0 ;
  wire \rd_counter_total[8]_i_4_n_0 ;
  wire \rd_counter_total[8]_i_5_n_0 ;
  wire [31:0]rd_counter_total_reg;
  wire \rd_counter_total_reg[0]_i_1_n_0 ;
  wire \rd_counter_total_reg[0]_i_1_n_1 ;
  wire \rd_counter_total_reg[0]_i_1_n_2 ;
  wire \rd_counter_total_reg[0]_i_1_n_3 ;
  wire \rd_counter_total_reg[0]_i_1_n_4 ;
  wire \rd_counter_total_reg[0]_i_1_n_5 ;
  wire \rd_counter_total_reg[0]_i_1_n_6 ;
  wire \rd_counter_total_reg[0]_i_1_n_7 ;
  wire \rd_counter_total_reg[12]_i_1_n_0 ;
  wire \rd_counter_total_reg[12]_i_1_n_1 ;
  wire \rd_counter_total_reg[12]_i_1_n_2 ;
  wire \rd_counter_total_reg[12]_i_1_n_3 ;
  wire \rd_counter_total_reg[12]_i_1_n_4 ;
  wire \rd_counter_total_reg[12]_i_1_n_5 ;
  wire \rd_counter_total_reg[12]_i_1_n_6 ;
  wire \rd_counter_total_reg[12]_i_1_n_7 ;
  wire \rd_counter_total_reg[16]_i_1_n_0 ;
  wire \rd_counter_total_reg[16]_i_1_n_1 ;
  wire \rd_counter_total_reg[16]_i_1_n_2 ;
  wire \rd_counter_total_reg[16]_i_1_n_3 ;
  wire \rd_counter_total_reg[16]_i_1_n_4 ;
  wire \rd_counter_total_reg[16]_i_1_n_5 ;
  wire \rd_counter_total_reg[16]_i_1_n_6 ;
  wire \rd_counter_total_reg[16]_i_1_n_7 ;
  wire [14:0]\rd_counter_total_reg[19]_0 ;
  wire \rd_counter_total_reg[20]_i_1_n_0 ;
  wire \rd_counter_total_reg[20]_i_1_n_1 ;
  wire \rd_counter_total_reg[20]_i_1_n_2 ;
  wire \rd_counter_total_reg[20]_i_1_n_3 ;
  wire \rd_counter_total_reg[20]_i_1_n_4 ;
  wire \rd_counter_total_reg[20]_i_1_n_5 ;
  wire \rd_counter_total_reg[20]_i_1_n_6 ;
  wire \rd_counter_total_reg[20]_i_1_n_7 ;
  wire \rd_counter_total_reg[24]_i_1_n_0 ;
  wire \rd_counter_total_reg[24]_i_1_n_1 ;
  wire \rd_counter_total_reg[24]_i_1_n_2 ;
  wire \rd_counter_total_reg[24]_i_1_n_3 ;
  wire \rd_counter_total_reg[24]_i_1_n_4 ;
  wire \rd_counter_total_reg[24]_i_1_n_5 ;
  wire \rd_counter_total_reg[24]_i_1_n_6 ;
  wire \rd_counter_total_reg[24]_i_1_n_7 ;
  wire \rd_counter_total_reg[28]_i_1_n_1 ;
  wire \rd_counter_total_reg[28]_i_1_n_2 ;
  wire \rd_counter_total_reg[28]_i_1_n_3 ;
  wire \rd_counter_total_reg[28]_i_1_n_4 ;
  wire \rd_counter_total_reg[28]_i_1_n_5 ;
  wire \rd_counter_total_reg[28]_i_1_n_6 ;
  wire \rd_counter_total_reg[28]_i_1_n_7 ;
  wire \rd_counter_total_reg[4]_i_1_n_0 ;
  wire \rd_counter_total_reg[4]_i_1_n_1 ;
  wire \rd_counter_total_reg[4]_i_1_n_2 ;
  wire \rd_counter_total_reg[4]_i_1_n_3 ;
  wire \rd_counter_total_reg[4]_i_1_n_4 ;
  wire \rd_counter_total_reg[4]_i_1_n_5 ;
  wire \rd_counter_total_reg[4]_i_1_n_6 ;
  wire \rd_counter_total_reg[4]_i_1_n_7 ;
  wire \rd_counter_total_reg[8]_i_1_n_0 ;
  wire \rd_counter_total_reg[8]_i_1_n_1 ;
  wire \rd_counter_total_reg[8]_i_1_n_2 ;
  wire \rd_counter_total_reg[8]_i_1_n_3 ;
  wire \rd_counter_total_reg[8]_i_1_n_4 ;
  wire \rd_counter_total_reg[8]_i_1_n_5 ;
  wire \rd_counter_total_reg[8]_i_1_n_6 ;
  wire \rd_counter_total_reg[8]_i_1_n_7 ;
  wire rd_mod;
  wire \rd_mod[0]_i_4_n_0 ;
  wire \rd_mod[0]_i_5_n_0 ;
  wire \rd_mod[0]_i_6_n_0 ;
  wire \rd_mod[0]_i_7_n_0 ;
  wire \rd_mod[12]_i_2_n_0 ;
  wire \rd_mod[12]_i_3_n_0 ;
  wire \rd_mod[12]_i_4_n_0 ;
  wire \rd_mod[12]_i_5_n_0 ;
  wire \rd_mod[4]_i_2_n_0 ;
  wire \rd_mod[4]_i_3_n_0 ;
  wire \rd_mod[4]_i_4_n_0 ;
  wire \rd_mod[4]_i_5_n_0 ;
  wire \rd_mod[8]_i_2_n_0 ;
  wire \rd_mod[8]_i_3_n_0 ;
  wire \rd_mod[8]_i_4_n_0 ;
  wire \rd_mod[8]_i_5_n_0 ;
  wire [15:12]rd_mod_reg;
  wire \rd_mod_reg[0]_i_2_n_0 ;
  wire \rd_mod_reg[0]_i_2_n_1 ;
  wire \rd_mod_reg[0]_i_2_n_2 ;
  wire \rd_mod_reg[0]_i_2_n_3 ;
  wire \rd_mod_reg[0]_i_2_n_4 ;
  wire \rd_mod_reg[0]_i_2_n_5 ;
  wire \rd_mod_reg[0]_i_2_n_6 ;
  wire \rd_mod_reg[0]_i_2_n_7 ;
  wire [11:0]\rd_mod_reg[11]_0 ;
  wire \rd_mod_reg[12]_i_1_n_1 ;
  wire \rd_mod_reg[12]_i_1_n_2 ;
  wire \rd_mod_reg[12]_i_1_n_3 ;
  wire \rd_mod_reg[12]_i_1_n_4 ;
  wire \rd_mod_reg[12]_i_1_n_5 ;
  wire \rd_mod_reg[12]_i_1_n_6 ;
  wire \rd_mod_reg[12]_i_1_n_7 ;
  wire \rd_mod_reg[4]_i_1_n_0 ;
  wire \rd_mod_reg[4]_i_1_n_1 ;
  wire \rd_mod_reg[4]_i_1_n_2 ;
  wire \rd_mod_reg[4]_i_1_n_3 ;
  wire \rd_mod_reg[4]_i_1_n_4 ;
  wire \rd_mod_reg[4]_i_1_n_5 ;
  wire \rd_mod_reg[4]_i_1_n_6 ;
  wire \rd_mod_reg[4]_i_1_n_7 ;
  wire \rd_mod_reg[8]_i_1_n_0 ;
  wire \rd_mod_reg[8]_i_1_n_1 ;
  wire \rd_mod_reg[8]_i_1_n_2 ;
  wire \rd_mod_reg[8]_i_1_n_3 ;
  wire \rd_mod_reg[8]_i_1_n_4 ;
  wire \rd_mod_reg[8]_i_1_n_5 ;
  wire \rd_mod_reg[8]_i_1_n_6 ;
  wire \rd_mod_reg[8]_i_1_n_7 ;
  wire rd_ptr;
  wire \rd_ptr[11]_i_2_n_0 ;
  wire \rd_ptr[11]_i_3_n_0 ;
  wire \rd_ptr[11]_i_4_n_0 ;
  wire \rd_ptr[11]_i_5_n_0 ;
  wire \rd_ptr[11]_i_6_n_0 ;
  wire \rd_ptr[11]_i_7_n_0 ;
  wire \rd_ptr[11]_i_8_n_0 ;
  wire \rd_ptr[11]_i_9_n_0 ;
  wire \rd_ptr[12]_i_2_n_0 ;
  wire \rd_ptr[3]_i_2_n_0 ;
  wire \rd_ptr[3]_i_3_n_0 ;
  wire \rd_ptr[3]_i_4_n_0 ;
  wire \rd_ptr[3]_i_5_n_0 ;
  wire \rd_ptr[3]_i_6_n_0 ;
  wire \rd_ptr[3]_i_7_n_0 ;
  wire \rd_ptr[3]_i_8_n_0 ;
  wire \rd_ptr[3]_i_9_n_0 ;
  wire \rd_ptr[7]_i_2_n_0 ;
  wire \rd_ptr[7]_i_3_n_0 ;
  wire \rd_ptr[7]_i_4_n_0 ;
  wire \rd_ptr[7]_i_5_n_0 ;
  wire \rd_ptr[7]_i_6_n_0 ;
  wire \rd_ptr[7]_i_7_n_0 ;
  wire \rd_ptr[7]_i_8_n_0 ;
  wire \rd_ptr[7]_i_9_n_0 ;
  wire \rd_ptr_reg[11]_i_1_n_0 ;
  wire \rd_ptr_reg[11]_i_1_n_1 ;
  wire \rd_ptr_reg[11]_i_1_n_2 ;
  wire \rd_ptr_reg[11]_i_1_n_3 ;
  wire \rd_ptr_reg[11]_i_1_n_4 ;
  wire \rd_ptr_reg[11]_i_1_n_5 ;
  wire \rd_ptr_reg[11]_i_1_n_6 ;
  wire \rd_ptr_reg[11]_i_1_n_7 ;
  wire [12:0]\rd_ptr_reg[12]_0 ;
  wire \rd_ptr_reg[12]_i_1_n_7 ;
  wire \rd_ptr_reg[3]_i_1_n_0 ;
  wire \rd_ptr_reg[3]_i_1_n_1 ;
  wire \rd_ptr_reg[3]_i_1_n_2 ;
  wire \rd_ptr_reg[3]_i_1_n_3 ;
  wire \rd_ptr_reg[3]_i_1_n_4 ;
  wire \rd_ptr_reg[3]_i_1_n_5 ;
  wire \rd_ptr_reg[3]_i_1_n_6 ;
  wire \rd_ptr_reg[3]_i_1_n_7 ;
  wire \rd_ptr_reg[7]_i_1_n_0 ;
  wire \rd_ptr_reg[7]_i_1_n_1 ;
  wire \rd_ptr_reg[7]_i_1_n_2 ;
  wire \rd_ptr_reg[7]_i_1_n_3 ;
  wire \rd_ptr_reg[7]_i_1_n_4 ;
  wire \rd_ptr_reg[7]_i_1_n_5 ;
  wire \rd_ptr_reg[7]_i_1_n_6 ;
  wire \rd_ptr_reg[7]_i_1_n_7 ;
  wire \rd_ptr_reg_n_0_[0] ;
  wire \rd_ptr_reg_n_0_[10] ;
  wire \rd_ptr_reg_n_0_[11] ;
  wire \rd_ptr_reg_n_0_[12] ;
  wire \rd_ptr_reg_n_0_[1] ;
  wire \rd_ptr_reg_n_0_[2] ;
  wire \rd_ptr_reg_n_0_[3] ;
  wire \rd_ptr_reg_n_0_[4] ;
  wire \rd_ptr_reg_n_0_[5] ;
  wire \rd_ptr_reg_n_0_[6] ;
  wire \rd_ptr_reg_n_0_[7] ;
  wire \rd_ptr_reg_n_0_[8] ;
  wire \rd_ptr_reg_n_0_[9] ;
  wire sof;
  wire sof_reg_rep;
  wire sof_reg_rep_0;
  wire [0:0]sof_reg_rep_1;
  wire [0:0]sof_reg_rep_2;
  wire [0:0]sof_reg_rep_3;
  wire [15:0]sof_reg_rep_4;
  wire [12:0]sof_reg_rep_5;
  wire [9:0]sof_reg_rep_6;
  wire [0:0]sof_reg_rep__0;
  wire sof_reg_rep__0_0;
  wire sof_reg_rep__0_1;
  wire [0:0]sof_reg_rep__0_2;
  wire [0:0]sof_reg_rep__0_3;
  wire [15:0]sof_reg_rep__0_4;
  wire [15:0]sof_reg_rep__0_5;
  wire [12:0]sof_reg_rep__0_6;
  wire [9:0]sof_reg_rep__0_7;
  wire [23:0]temp;
  wire [0:0]\threshold_reg[18] ;
  wire [15:0]\threshold_reg[18]_0 ;
  wire [15:0]\threshold_reg[18]_1 ;
  wire we;
  wire we2;
  wire we2_reg_n_0;
  wire we_reg_n_0;
  wire \wr_addr2[0]_i_1_n_0 ;
  wire \wr_addr2[1]_i_1_n_0 ;
  wire \wr_addr2[2]_i_3_n_0 ;
  wire \wr_addr2[3]_i_1_n_0 ;
  wire \wr_addr2[3]_i_2_n_0 ;
  wire \wr_addr2[4]_i_1_n_0 ;
  wire \wr_addr2[4]_i_2_n_0 ;
  wire \wr_addr2[5]_i_1_n_0 ;
  wire \wr_addr2[5]_i_2_n_0 ;
  wire \wr_addr2[6]_i_1_n_0 ;
  wire \wr_addr2[6]_i_2_n_0 ;
  wire \wr_addr2[7]_i_1_n_0 ;
  wire \wr_addr2[9]_i_1_n_0 ;
  wire \wr_addr2[9]_i_2_n_0 ;
  wire [0:0]\wr_addr2_reg[0]_0 ;
  wire [1:0]\wr_addr2_reg[1]_0 ;
  wire [0:0]\wr_addr2_reg[2]_0 ;
  wire \wr_addr2_reg[2]_i_2_n_0 ;
  wire \wr_addr2_reg[2]_i_2_n_1 ;
  wire \wr_addr2_reg[2]_i_2_n_2 ;
  wire \wr_addr2_reg[2]_i_2_n_3 ;
  wire \wr_addr2_reg[5]_i_3_n_0 ;
  wire \wr_addr2_reg[5]_i_3_n_1 ;
  wire \wr_addr2_reg[5]_i_3_n_2 ;
  wire \wr_addr2_reg[5]_i_3_n_3 ;
  wire \wr_addr2_reg[5]_i_3_n_4 ;
  wire \wr_addr2_reg[5]_i_3_n_5 ;
  wire \wr_addr2_reg[5]_i_3_n_6 ;
  wire \wr_addr2_reg[7]_0 ;
  wire [1:0]\wr_addr2_reg[8]_0 ;
  wire \wr_addr2_reg[8]_i_2_n_1 ;
  wire \wr_addr2_reg[8]_i_2_n_2 ;
  wire \wr_addr2_reg[8]_i_2_n_3 ;
  wire \wr_addr2_reg[8]_i_2_n_4 ;
  wire \wr_addr2_reg[8]_i_2_n_7 ;
  wire \wr_addr2_reg_n_0_[0] ;
  wire \wr_addr2_reg_n_0_[1] ;
  wire \wr_addr2_reg_n_0_[2] ;
  wire \wr_addr2_reg_n_0_[3] ;
  wire \wr_addr2_reg_n_0_[4] ;
  wire \wr_addr2_reg_n_0_[5] ;
  wire \wr_addr2_reg_n_0_[6] ;
  wire \wr_addr2_reg_n_0_[7] ;
  wire \wr_addr2_reg_n_0_[8] ;
  wire \wr_addr2_reg_n_0_[9] ;
  wire \wr_addr[0]_i_1_n_0 ;
  wire \wr_addr[1]_i_1_n_0 ;
  wire \wr_addr[2]_i_3_n_0 ;
  wire \wr_addr[3]_i_1_n_0 ;
  wire \wr_addr[3]_i_2_n_0 ;
  wire \wr_addr[4]_i_1_n_0 ;
  wire \wr_addr[4]_i_2_n_0 ;
  wire \wr_addr[5]_i_1_n_0 ;
  wire \wr_addr[5]_i_2_n_0 ;
  wire \wr_addr[6]_i_1_n_0 ;
  wire \wr_addr[6]_i_2_n_0 ;
  wire \wr_addr[7]_i_1_n_0 ;
  wire \wr_addr[9]_i_1_n_0 ;
  wire \wr_addr[9]_i_2_n_0 ;
  wire \wr_addr_reg[2]_i_2_n_0 ;
  wire \wr_addr_reg[2]_i_2_n_1 ;
  wire \wr_addr_reg[2]_i_2_n_2 ;
  wire \wr_addr_reg[2]_i_2_n_3 ;
  wire \wr_addr_reg[5]_i_3_n_0 ;
  wire \wr_addr_reg[5]_i_3_n_1 ;
  wire \wr_addr_reg[5]_i_3_n_2 ;
  wire \wr_addr_reg[5]_i_3_n_3 ;
  wire \wr_addr_reg[7]_0 ;
  wire [4:0]\wr_addr_reg[8]_0 ;
  wire \wr_addr_reg[8]_i_3_n_1 ;
  wire \wr_addr_reg[8]_i_3_n_2 ;
  wire \wr_addr_reg[8]_i_3_n_3 ;
  wire [0:0]\wr_addr_reg[9]_0 ;
  wire \wr_addr_reg_n_0_[0] ;
  wire \wr_addr_reg_n_0_[1] ;
  wire \wr_addr_reg_n_0_[2] ;
  wire \wr_addr_reg_n_0_[3] ;
  wire \wr_addr_reg_n_0_[4] ;
  wire \wr_addr_reg_n_0_[5] ;
  wire \wr_addr_reg_n_0_[6] ;
  wire \wr_addr_reg_n_0_[7] ;
  wire \wr_addr_reg_n_0_[8] ;
  wire \wr_addr_reg_n_0_[9] ;
  wire [3:0]\wr_counter_reg[12]_0 ;
  wire \wr_counter_reg[12]_i_2_n_0 ;
  wire \wr_counter_reg[12]_i_2_n_1 ;
  wire \wr_counter_reg[12]_i_2_n_2 ;
  wire \wr_counter_reg[12]_i_2_n_3 ;
  wire [13:0]\wr_counter_reg[15]_0 ;
  wire [0:0]\wr_counter_reg[15]_1 ;
  wire [2:0]\wr_counter_reg[15]_2 ;
  wire [0:0]\wr_counter_reg[15]_3 ;
  wire \wr_counter_reg[15]_i_4_n_2 ;
  wire \wr_counter_reg[15]_i_4_n_3 ;
  wire [3:0]\wr_counter_reg[4]_0 ;
  wire \wr_counter_reg[4]_i_2_n_0 ;
  wire \wr_counter_reg[4]_i_2_n_1 ;
  wire \wr_counter_reg[4]_i_2_n_2 ;
  wire \wr_counter_reg[4]_i_2_n_3 ;
  wire [3:0]\wr_counter_reg[8]_0 ;
  wire \wr_counter_reg[8]_i_2_n_0 ;
  wire \wr_counter_reg[8]_i_2_n_1 ;
  wire \wr_counter_reg[8]_i_2_n_2 ;
  wire \wr_counter_reg[8]_i_2_n_3 ;
  wire \wr_counter_reg_n_0_[1] ;
  wire \wr_counter_reg_n_0_[2] ;
  wire \wr_counter_total[0]_i_3_n_0 ;
  wire \wr_counter_total[0]_i_4_n_0 ;
  wire \wr_counter_total[0]_i_5_n_0 ;
  wire \wr_counter_total[0]_i_6_n_0 ;
  wire \wr_counter_total[12]_i_2_n_0 ;
  wire \wr_counter_total[12]_i_3_n_0 ;
  wire \wr_counter_total[12]_i_4_n_0 ;
  wire \wr_counter_total[12]_i_5_n_0 ;
  wire \wr_counter_total[16]_i_2_n_0 ;
  wire \wr_counter_total[16]_i_3_n_0 ;
  wire \wr_counter_total[16]_i_4_n_0 ;
  wire \wr_counter_total[16]_i_5_n_0 ;
  wire \wr_counter_total[20]_i_2_n_0 ;
  wire \wr_counter_total[20]_i_3_n_0 ;
  wire \wr_counter_total[20]_i_4_n_0 ;
  wire \wr_counter_total[20]_i_5_n_0 ;
  wire \wr_counter_total[24]_i_2_n_0 ;
  wire \wr_counter_total[24]_i_3_n_0 ;
  wire \wr_counter_total[24]_i_4_n_0 ;
  wire \wr_counter_total[24]_i_5_n_0 ;
  wire \wr_counter_total[28]_i_2_n_0 ;
  wire \wr_counter_total[28]_i_3_n_0 ;
  wire \wr_counter_total[28]_i_4_n_0 ;
  wire \wr_counter_total[28]_i_5_n_0 ;
  wire \wr_counter_total[4]_i_2_n_0 ;
  wire \wr_counter_total[4]_i_3_n_0 ;
  wire \wr_counter_total[4]_i_4_n_0 ;
  wire \wr_counter_total[4]_i_5_n_0 ;
  wire \wr_counter_total[8]_i_2_n_0 ;
  wire \wr_counter_total[8]_i_3_n_0 ;
  wire \wr_counter_total[8]_i_4_n_0 ;
  wire \wr_counter_total[8]_i_5_n_0 ;
  wire [31:0]wr_counter_total_reg;
  wire \wr_counter_total_reg[0]_i_1_n_0 ;
  wire \wr_counter_total_reg[0]_i_1_n_1 ;
  wire \wr_counter_total_reg[0]_i_1_n_2 ;
  wire \wr_counter_total_reg[0]_i_1_n_3 ;
  wire \wr_counter_total_reg[0]_i_1_n_4 ;
  wire \wr_counter_total_reg[0]_i_1_n_5 ;
  wire \wr_counter_total_reg[0]_i_1_n_6 ;
  wire \wr_counter_total_reg[0]_i_1_n_7 ;
  wire \wr_counter_total_reg[12]_i_1_n_0 ;
  wire \wr_counter_total_reg[12]_i_1_n_1 ;
  wire \wr_counter_total_reg[12]_i_1_n_2 ;
  wire \wr_counter_total_reg[12]_i_1_n_3 ;
  wire \wr_counter_total_reg[12]_i_1_n_4 ;
  wire \wr_counter_total_reg[12]_i_1_n_5 ;
  wire \wr_counter_total_reg[12]_i_1_n_6 ;
  wire \wr_counter_total_reg[12]_i_1_n_7 ;
  wire \wr_counter_total_reg[16]_i_1_n_0 ;
  wire \wr_counter_total_reg[16]_i_1_n_1 ;
  wire \wr_counter_total_reg[16]_i_1_n_2 ;
  wire \wr_counter_total_reg[16]_i_1_n_3 ;
  wire \wr_counter_total_reg[16]_i_1_n_4 ;
  wire \wr_counter_total_reg[16]_i_1_n_5 ;
  wire \wr_counter_total_reg[16]_i_1_n_6 ;
  wire \wr_counter_total_reg[16]_i_1_n_7 ;
  wire \wr_counter_total_reg[20]_i_1_n_0 ;
  wire \wr_counter_total_reg[20]_i_1_n_1 ;
  wire \wr_counter_total_reg[20]_i_1_n_2 ;
  wire \wr_counter_total_reg[20]_i_1_n_3 ;
  wire \wr_counter_total_reg[20]_i_1_n_4 ;
  wire \wr_counter_total_reg[20]_i_1_n_5 ;
  wire \wr_counter_total_reg[20]_i_1_n_6 ;
  wire \wr_counter_total_reg[20]_i_1_n_7 ;
  wire \wr_counter_total_reg[24]_i_1_n_0 ;
  wire \wr_counter_total_reg[24]_i_1_n_1 ;
  wire \wr_counter_total_reg[24]_i_1_n_2 ;
  wire \wr_counter_total_reg[24]_i_1_n_3 ;
  wire \wr_counter_total_reg[24]_i_1_n_4 ;
  wire \wr_counter_total_reg[24]_i_1_n_5 ;
  wire \wr_counter_total_reg[24]_i_1_n_6 ;
  wire \wr_counter_total_reg[24]_i_1_n_7 ;
  wire \wr_counter_total_reg[28]_i_1_n_1 ;
  wire \wr_counter_total_reg[28]_i_1_n_2 ;
  wire \wr_counter_total_reg[28]_i_1_n_3 ;
  wire \wr_counter_total_reg[28]_i_1_n_4 ;
  wire \wr_counter_total_reg[28]_i_1_n_5 ;
  wire \wr_counter_total_reg[28]_i_1_n_6 ;
  wire \wr_counter_total_reg[28]_i_1_n_7 ;
  wire \wr_counter_total_reg[4]_i_1_n_0 ;
  wire \wr_counter_total_reg[4]_i_1_n_1 ;
  wire \wr_counter_total_reg[4]_i_1_n_2 ;
  wire \wr_counter_total_reg[4]_i_1_n_3 ;
  wire \wr_counter_total_reg[4]_i_1_n_4 ;
  wire \wr_counter_total_reg[4]_i_1_n_5 ;
  wire \wr_counter_total_reg[4]_i_1_n_6 ;
  wire \wr_counter_total_reg[4]_i_1_n_7 ;
  wire \wr_counter_total_reg[8]_i_1_n_0 ;
  wire \wr_counter_total_reg[8]_i_1_n_1 ;
  wire \wr_counter_total_reg[8]_i_1_n_2 ;
  wire \wr_counter_total_reg[8]_i_1_n_3 ;
  wire \wr_counter_total_reg[8]_i_1_n_4 ;
  wire \wr_counter_total_reg[8]_i_1_n_5 ;
  wire \wr_counter_total_reg[8]_i_1_n_6 ;
  wire \wr_counter_total_reg[8]_i_1_n_7 ;
  wire wr_mod;
  wire \wr_mod[0]_i_4_n_0 ;
  wire \wr_mod[0]_i_5_n_0 ;
  wire \wr_mod[0]_i_6_n_0 ;
  wire \wr_mod[0]_i_7_n_0 ;
  wire \wr_mod[12]_i_2_n_0 ;
  wire \wr_mod[12]_i_3_n_0 ;
  wire \wr_mod[12]_i_4_n_0 ;
  wire \wr_mod[12]_i_5_n_0 ;
  wire \wr_mod[4]_i_2_n_0 ;
  wire \wr_mod[4]_i_3_n_0 ;
  wire \wr_mod[4]_i_4_n_0 ;
  wire \wr_mod[4]_i_5_n_0 ;
  wire \wr_mod[8]_i_2_n_0 ;
  wire \wr_mod[8]_i_3_n_0 ;
  wire \wr_mod[8]_i_4_n_0 ;
  wire \wr_mod[8]_i_5_n_0 ;
  wire [15:12]wr_mod_reg;
  wire \wr_mod_reg[0]_i_2_n_0 ;
  wire \wr_mod_reg[0]_i_2_n_1 ;
  wire \wr_mod_reg[0]_i_2_n_2 ;
  wire \wr_mod_reg[0]_i_2_n_3 ;
  wire \wr_mod_reg[0]_i_2_n_4 ;
  wire \wr_mod_reg[0]_i_2_n_5 ;
  wire \wr_mod_reg[0]_i_2_n_6 ;
  wire \wr_mod_reg[0]_i_2_n_7 ;
  wire [11:0]\wr_mod_reg[11]_0 ;
  wire [0:0]\wr_mod_reg[11]_1 ;
  wire \wr_mod_reg[12]_i_1_n_1 ;
  wire \wr_mod_reg[12]_i_1_n_2 ;
  wire \wr_mod_reg[12]_i_1_n_3 ;
  wire \wr_mod_reg[12]_i_1_n_4 ;
  wire \wr_mod_reg[12]_i_1_n_5 ;
  wire \wr_mod_reg[12]_i_1_n_6 ;
  wire \wr_mod_reg[12]_i_1_n_7 ;
  wire \wr_mod_reg[4]_i_1_n_0 ;
  wire \wr_mod_reg[4]_i_1_n_1 ;
  wire \wr_mod_reg[4]_i_1_n_2 ;
  wire \wr_mod_reg[4]_i_1_n_3 ;
  wire \wr_mod_reg[4]_i_1_n_4 ;
  wire \wr_mod_reg[4]_i_1_n_5 ;
  wire \wr_mod_reg[4]_i_1_n_6 ;
  wire \wr_mod_reg[4]_i_1_n_7 ;
  wire \wr_mod_reg[8]_i_1_n_0 ;
  wire \wr_mod_reg[8]_i_1_n_1 ;
  wire \wr_mod_reg[8]_i_1_n_2 ;
  wire \wr_mod_reg[8]_i_1_n_3 ;
  wire \wr_mod_reg[8]_i_1_n_4 ;
  wire \wr_mod_reg[8]_i_1_n_5 ;
  wire \wr_mod_reg[8]_i_1_n_6 ;
  wire \wr_mod_reg[8]_i_1_n_7 ;
  wire [12:2]wr_ptr0;
  wire \wr_ptr[0]_i_1_n_0 ;
  wire \wr_ptr[10]_i_1_n_0 ;
  wire \wr_ptr[11]_i_1_n_0 ;
  wire \wr_ptr[12]_i_10_n_0 ;
  wire \wr_ptr[12]_i_13_n_0 ;
  wire \wr_ptr[12]_i_14_n_0 ;
  wire \wr_ptr[12]_i_1_n_0 ;
  wire \wr_ptr[12]_i_3_n_0 ;
  wire \wr_ptr[12]_i_5_n_0 ;
  wire \wr_ptr[12]_i_6_n_0 ;
  wire \wr_ptr[12]_i_7_n_0 ;
  wire \wr_ptr[12]_i_8_n_0 ;
  wire \wr_ptr[12]_i_9_n_0 ;
  wire \wr_ptr[1]_i_1_n_0 ;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[3]_i_1_n_0 ;
  wire \wr_ptr[4]_i_1_n_0 ;
  wire \wr_ptr[5]_i_1_n_0 ;
  wire \wr_ptr[5]_i_3_n_0 ;
  wire \wr_ptr[5]_i_4_n_0 ;
  wire \wr_ptr[5]_i_5_n_0 ;
  wire \wr_ptr[6]_i_1_n_0 ;
  wire \wr_ptr[7]_i_1_n_0 ;
  wire \wr_ptr[8]_i_1_n_0 ;
  wire \wr_ptr[9]_i_1_n_0 ;
  wire \wr_ptr[9]_i_3_n_0 ;
  wire \wr_ptr[9]_i_4_n_0 ;
  wire \wr_ptr[9]_i_5_n_0 ;
  wire \wr_ptr[9]_i_6_n_0 ;
  wire [12:0]\wr_ptr_reg[12]_0 ;
  wire \wr_ptr_reg[12]_i_2_n_2 ;
  wire \wr_ptr_reg[12]_i_2_n_3 ;
  wire \wr_ptr_reg[12]_i_4_n_1 ;
  wire \wr_ptr_reg[12]_i_4_n_2 ;
  wire \wr_ptr_reg[12]_i_4_n_3 ;
  wire \wr_ptr_reg[12]_i_4_n_4 ;
  wire \wr_ptr_reg[12]_i_4_n_5 ;
  wire \wr_ptr_reg[12]_i_4_n_6 ;
  wire \wr_ptr_reg[12]_i_4_n_7 ;
  wire [1:0]\wr_ptr_reg[1]_0 ;
  wire [0:0]\wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[4]_i_2_n_0 ;
  wire \wr_ptr_reg[4]_i_2_n_1 ;
  wire \wr_ptr_reg[4]_i_2_n_2 ;
  wire \wr_ptr_reg[4]_i_2_n_3 ;
  wire \wr_ptr_reg[4]_i_2_n_4 ;
  wire \wr_ptr_reg[4]_i_2_n_5 ;
  wire \wr_ptr_reg[4]_i_2_n_6 ;
  wire \wr_ptr_reg[4]_i_2_n_7 ;
  wire \wr_ptr_reg[5]_i_2_n_0 ;
  wire \wr_ptr_reg[5]_i_2_n_1 ;
  wire \wr_ptr_reg[5]_i_2_n_2 ;
  wire \wr_ptr_reg[5]_i_2_n_3 ;
  wire \wr_ptr_reg[8]_i_2_n_0 ;
  wire \wr_ptr_reg[8]_i_2_n_1 ;
  wire \wr_ptr_reg[8]_i_2_n_2 ;
  wire \wr_ptr_reg[8]_i_2_n_3 ;
  wire \wr_ptr_reg[8]_i_2_n_4 ;
  wire \wr_ptr_reg[8]_i_2_n_5 ;
  wire \wr_ptr_reg[8]_i_2_n_6 ;
  wire \wr_ptr_reg[8]_i_2_n_7 ;
  wire \wr_ptr_reg[9]_i_2_n_0 ;
  wire \wr_ptr_reg[9]_i_2_n_1 ;
  wire \wr_ptr_reg[9]_i_2_n_2 ;
  wire \wr_ptr_reg[9]_i_2_n_3 ;
  wire \wr_ptr_reg_n_0_[0] ;
  wire \wr_ptr_reg_n_0_[10] ;
  wire \wr_ptr_reg_n_0_[11] ;
  wire \wr_ptr_reg_n_0_[12] ;
  wire \wr_ptr_reg_n_0_[1] ;
  wire \wr_ptr_reg_n_0_[2] ;
  wire \wr_ptr_reg_n_0_[3] ;
  wire \wr_ptr_reg_n_0_[4] ;
  wire \wr_ptr_reg_n_0_[5] ;
  wire \wr_ptr_reg_n_0_[6] ;
  wire \wr_ptr_reg_n_0_[7] ;
  wire \wr_ptr_reg_n_0_[8] ;
  wire \wr_ptr_reg_n_0_[9] ;
  wire [3:2]\NLW_counter2_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter2_reg[12]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_counter2_reg[12]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[12]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_125_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_131_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_140_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_22_O_UNCONNECTED;
  wire [3:3]NLW_fifo_almost_full_i_reg_i_27_CO_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_29_O_UNCONNECTED;
  wire [3:3]NLW_fifo_almost_full_i_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_59_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_7_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_94_O_UNCONNECTED;
  wire [1:0]\NLW_rd_addr2_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_addr2_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr2_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr2_reg[9]_i_6_O_UNCONNECTED ;
  wire [1:0]\NLW_rd_addr_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr_reg[9]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_addr_reg[9]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_rd_counter_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_rd_counter_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_counter_total_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rd_mod_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_ptr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg[12]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_wr_addr2_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_addr2_reg[8]_i_2_CO_UNCONNECTED ;
  wire [1:0]\NLW_wr_addr_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_addr_reg[8]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_wr_counter_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_wr_counter_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_counter_total_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_wr_mod_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_wr_ptr_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_ptr_reg[12]_i_4_CO_UNCONNECTED ;

  design_1_JpegEnc_0_0_multiplier MULTIPLIER
       (.CLK(CLK),
        .CO(CO),
        .D(D),
        .DI(\rd_counter_total_reg[19]_0 [3:0]),
        .E(E),
        .O({MULTIPLIER_n_35,MULTIPLIER_n_36,MULTIPLIER_n_37,MULTIPLIER_n_38}),
        .RST(RST),
        .S(S),
        .\counter2_reg[0] (MULTIPLIER_n_2),
        .\counter2_reg[0]_0 (\counter2_reg[0]_2 ),
        .\counter_reg[0] (counter),
        .\counter_reg[0]_0 (\counter_reg[0]_2 ),
        .\counter_reg[0]_1 (minusOp),
        .\counter_reg[12]_i_96 (\counter_reg[12]_i_96 ),
        .fdct_fifo_rd(fdct_fifo_rd),
        .fifo_almost_full_i_reg({MULTIPLIER_n_39,MULTIPLIER_n_40,MULTIPLIER_n_41,MULTIPLIER_n_42}),
        .fifo_almost_full_i_reg_0({MULTIPLIER_n_43,MULTIPLIER_n_44,MULTIPLIER_n_45,MULTIPLIER_n_46}),
        .fifo_almost_full_i_reg_1({MULTIPLIER_n_47,MULTIPLIER_n_48,MULTIPLIER_n_49,MULTIPLIER_n_50}),
        .fifo_almost_full_i_reg_2({MULTIPLIER_n_51,MULTIPLIER_n_52,MULTIPLIER_n_53,MULTIPLIER_n_54}),
        .fifo_almost_full_i_reg_3({MULTIPLIER_n_55,MULTIPLIER_n_56,MULTIPLIER_n_57,MULTIPLIER_n_58}),
        .fifo_almost_full_i_reg_4({MULTIPLIER_n_59,MULTIPLIER_n_60,MULTIPLIER_n_61,MULTIPLIER_n_62}),
        .fifo_almost_full_i_reg_5({MULTIPLIER_n_63,MULTIPLIER_n_64,MULTIPLIER_n_65,MULTIPLIER_n_66}),
        .\image_size_reg_reg[15] (\image_size_reg_reg[15] ),
        .\image_size_reg_reg[27] (\image_size_reg_reg[27] ),
        .\image_size_reg_reg[31] (\image_size_reg_reg[31] ),
        .img_size_x(img_size_x),
        .img_size_y(img_size_y),
        .init_table_rd_reg(\counter2_reg[0]_0 ),
        .init_table_wr_reg(\counter_reg[0]_0 ),
        .iram_wren(iram_wren),
        .\rd_counter_reg[2] (\counter2[12]_i_3_n_0 ),
        .rd_counter_total_reg({rd_counter_total_reg[31:19],rd_counter_total_reg[3:0]}),
        .\rd_counter_total_reg[11] ({\counter2[12]_i_23_n_0 ,\counter2[12]_i_24_n_0 ,\counter2[12]_i_25_n_0 }),
        .\rd_counter_total_reg[11]_0 (\rd_counter_total_reg[19]_0 [7:4]),
        .\rd_counter_total_reg[15] (\rd_counter_total_reg[19]_0 [11:8]),
        .\rd_counter_total_reg[18] (\rd_counter_total_reg[19]_0 [14:12]),
        .\rd_counter_total_reg[23] ({\counter2[12]_i_19_n_0 ,\counter2[12]_i_20_n_0 ,\counter2[12]_i_21_n_0 ,\counter2[12]_i_22_n_0 }),
        .\rd_counter_total_reg[30] ({\counter2[12]_i_11_n_0 ,\counter2[12]_i_12_n_0 ,\counter2[12]_i_13_n_0 }),
        .\rd_mod_reg[15] (\counter2_reg[0]_1 ),
        .sof_reg_rep(sof_reg_rep_0),
        .sof_reg_rep__0(sof_reg_rep__0_1),
        .\threshold_reg[18]_0 (\threshold_reg[18] ),
        .\threshold_reg[18]_1 (\threshold_reg[18]_0 ),
        .\threshold_reg[18]_2 (\threshold_reg[18]_1 ),
        .\wr_counter_reg[1] (\do1[15]_i_3_n_0 ),
        .wr_counter_total_reg(wr_counter_total_reg[2:0]),
        .\wr_counter_total_reg[11] ({\counter[12]_i_33_n_0 ,\counter[12]_i_34_n_0 ,\counter[12]_i_35_n_0 }),
        .\wr_counter_total_reg[23] ({\counter[12]_i_20_n_0 ,\counter[12]_i_21_n_0 ,\counter[12]_i_22_n_0 ,\counter[12]_i_23_n_0 }),
        .\wr_counter_total_reg[30] ({\counter[12]_i_10_n_0 ,\counter[12]_i_11_n_0 ,\counter[12]_i_12_n_0 }),
        .\wr_mod_reg[15] (\counter_reg[0]_1 ));
  design_1_JpegEnc_0_0_SUB_RAMZ U_SUB_RAMZ
       (.CLK(CLK),
        .Q({\wr_ptr_reg_n_0_[12] ,\wr_ptr_reg_n_0_[11] ,\wr_ptr_reg_n_0_[10] ,\wr_ptr_reg_n_0_[9] ,\wr_ptr_reg_n_0_[8] ,\wr_ptr_reg_n_0_[7] ,\wr_ptr_reg_n_0_[6] ,\wr_ptr_reg_n_0_[5] ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .q(q),
        .\ram_data_reg[23] (ram_data),
        .\rd_ptr_reg[12] ({\rd_ptr_reg_n_0_[12] ,\rd_ptr_reg_n_0_[11] ,\rd_ptr_reg_n_0_[10] ,\rd_ptr_reg_n_0_[9] ,\rd_ptr_reg_n_0_[8] ,\rd_ptr_reg_n_0_[7] ,\rd_ptr_reg_n_0_[6] ,\rd_ptr_reg_n_0_[5] ,\rd_ptr_reg_n_0_[4] ,\rd_ptr_reg_n_0_[3] ,\rd_ptr_reg_n_0_[2] ,\rd_ptr_reg_n_0_[1] ,\rd_ptr_reg_n_0_[0] }),
        .we(ram_write_reg_n_0));
  design_1_JpegEnc_0_0_SUB_RAMZ_LUT U_SUB_RAMZ_RD_ADRESS_LUT
       (.CLK(CLK),
        .D({U_SUB_RAMZ_RD_ADRESS_LUT_n_0,U_SUB_RAMZ_RD_ADRESS_LUT_n_1,U_SUB_RAMZ_RD_ADRESS_LUT_n_2,U_SUB_RAMZ_RD_ADRESS_LUT_n_3,U_SUB_RAMZ_RD_ADRESS_LUT_n_4,U_SUB_RAMZ_RD_ADRESS_LUT_n_5,U_SUB_RAMZ_RD_ADRESS_LUT_n_6,U_SUB_RAMZ_RD_ADRESS_LUT_n_7,U_SUB_RAMZ_RD_ADRESS_LUT_n_8,U_SUB_RAMZ_RD_ADRESS_LUT_n_9,U_SUB_RAMZ_RD_ADRESS_LUT_n_10,U_SUB_RAMZ_RD_ADRESS_LUT_n_11,U_SUB_RAMZ_RD_ADRESS_LUT_n_12}),
        .Q({\wr_addr2_reg_n_0_[9] ,\wr_addr2_reg_n_0_[8] ,\wr_addr2_reg_n_0_[7] ,\wr_addr2_reg_n_0_[6] ,\wr_addr2_reg_n_0_[5] ,\wr_addr2_reg_n_0_[4] ,\wr_addr2_reg_n_0_[3] ,\wr_addr2_reg_n_0_[2] ,\wr_addr2_reg_n_0_[1] ,\wr_addr2_reg_n_0_[0] }),
        .\data_in2_reg[15] (data_in2),
        .\rd_addr2_reg[9] ({\rd_addr2_reg_n_0_[9] ,\rd_addr2_reg_n_0_[8] ,\rd_addr2_reg_n_0_[7] ,\rd_addr2_reg_n_0_[6] ,\rd_addr2_reg_n_0_[5] ,\rd_addr2_reg_n_0_[4] ,\rd_addr2_reg_n_0_[3] ,\rd_addr2_reg_n_0_[2] ,\rd_addr2_reg_n_0_[1] ,\rd_addr2_reg_n_0_[0] }),
        .sof_reg_rep(sof_reg_rep_0),
        .we2_reg(we2_reg_n_0));
  design_1_JpegEnc_0_0_SUB_RAMZ_LUT_48 U_SUB_RAMZ_WR_ADRESS_LUT
       (.CLK(CLK),
        .D({U_SUB_RAMZ_WR_ADRESS_LUT_n_0,U_SUB_RAMZ_WR_ADRESS_LUT_n_1,U_SUB_RAMZ_WR_ADRESS_LUT_n_2,U_SUB_RAMZ_WR_ADRESS_LUT_n_3,U_SUB_RAMZ_WR_ADRESS_LUT_n_4,U_SUB_RAMZ_WR_ADRESS_LUT_n_5,U_SUB_RAMZ_WR_ADRESS_LUT_n_6,U_SUB_RAMZ_WR_ADRESS_LUT_n_7,U_SUB_RAMZ_WR_ADRESS_LUT_n_8,U_SUB_RAMZ_WR_ADRESS_LUT_n_9,U_SUB_RAMZ_WR_ADRESS_LUT_n_10,U_SUB_RAMZ_WR_ADRESS_LUT_n_11,U_SUB_RAMZ_WR_ADRESS_LUT_n_12}),
        .Q({\wr_addr_reg_n_0_[9] ,\wr_addr_reg_n_0_[8] ,\wr_addr_reg_n_0_[7] ,\wr_addr_reg_n_0_[6] ,\wr_addr_reg_n_0_[5] ,\wr_addr_reg_n_0_[4] ,\wr_addr_reg_n_0_[3] ,\wr_addr_reg_n_0_[2] ,\wr_addr_reg_n_0_[1] ,\wr_addr_reg_n_0_[0] }),
        .\data_in_reg[15] (data_in),
        .\rd_addr_reg[9] ({\rd_addr_reg_n_0_[9] ,\rd_addr_reg_n_0_[8] ,\rd_addr_reg_n_0_[7] ,\rd_addr_reg_n_0_[6] ,\rd_addr_reg_n_0_[5] ,\rd_addr_reg_n_0_[4] ,\rd_addr_reg_n_0_[3] ,\rd_addr_reg_n_0_[2] ,\rd_addr_reg_n_0_[1] ,\rd_addr_reg_n_0_[0] }),
        .sof_reg_rep__0(sof_reg_rep__0_1),
        .we_reg(we_reg_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \counter2[12]_i_11 
       (.I0(rd_counter_total_reg[30]),
        .I1(minusOp[30]),
        .I2(rd_counter_total_reg[31]),
        .I3(minusOp[31]),
        .O(\counter2[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_12 
       (.I0(minusOp[29]),
        .I1(rd_counter_total_reg[29]),
        .I2(minusOp[28]),
        .I3(rd_counter_total_reg[28]),
        .I4(rd_counter_total_reg[27]),
        .I5(minusOp[27]),
        .O(\counter2[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_13 
       (.I0(minusOp[26]),
        .I1(rd_counter_total_reg[26]),
        .I2(minusOp[25]),
        .I3(rd_counter_total_reg[25]),
        .I4(rd_counter_total_reg[24]),
        .I5(minusOp[24]),
        .O(\counter2[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_19 
       (.I0(minusOp[23]),
        .I1(rd_counter_total_reg[23]),
        .I2(minusOp[22]),
        .I3(rd_counter_total_reg[22]),
        .I4(rd_counter_total_reg[21]),
        .I5(minusOp[21]),
        .O(\counter2[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_20 
       (.I0(minusOp[20]),
        .I1(rd_counter_total_reg[20]),
        .I2(minusOp[19]),
        .I3(rd_counter_total_reg[19]),
        .I4(\rd_counter_total_reg[19]_0 [14]),
        .I5(minusOp[18]),
        .O(\counter2[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_21 
       (.I0(minusOp[17]),
        .I1(\rd_counter_total_reg[19]_0 [13]),
        .I2(minusOp[16]),
        .I3(\rd_counter_total_reg[19]_0 [12]),
        .I4(\rd_counter_total_reg[19]_0 [11]),
        .I5(minusOp[15]),
        .O(\counter2[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_22 
       (.I0(minusOp[14]),
        .I1(\rd_counter_total_reg[19]_0 [10]),
        .I2(minusOp[13]),
        .I3(\rd_counter_total_reg[19]_0 [9]),
        .I4(\rd_counter_total_reg[19]_0 [8]),
        .I5(minusOp[12]),
        .O(\counter2[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_23 
       (.I0(minusOp[11]),
        .I1(\rd_counter_total_reg[19]_0 [7]),
        .I2(minusOp[10]),
        .I3(\rd_counter_total_reg[19]_0 [6]),
        .I4(\rd_counter_total_reg[19]_0 [5]),
        .I5(minusOp[9]),
        .O(\counter2[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_24 
       (.I0(minusOp[8]),
        .I1(\rd_counter_total_reg[19]_0 [4]),
        .I2(minusOp[7]),
        .I3(\rd_counter_total_reg[19]_0 [3]),
        .I4(\rd_counter_total_reg[19]_0 [2]),
        .I5(minusOp[6]),
        .O(\counter2[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_25 
       (.I0(minusOp[5]),
        .I1(\rd_counter_total_reg[19]_0 [1]),
        .I2(minusOp[4]),
        .I3(\rd_counter_total_reg[19]_0 [0]),
        .I4(rd_counter_total_reg[3]),
        .I5(minusOp[3]),
        .O(\counter2[12]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \counter2[12]_i_3 
       (.I0(rd_counter[2]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .O(\counter2[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter2[12]_i_8 
       (.I0(rd_mod_reg[15]),
        .O(\counter2[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1001)) 
    \counter2[12]_i_9 
       (.I0(rd_mod_reg[14]),
        .I1(rd_mod_reg[13]),
        .I2(rd_mod_reg[12]),
        .I3(img_size_y[15]),
        .O(\counter2[12]_i_9_n_0 ));
  FDCE \counter2_reg[0] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[0]),
        .Q(\data_in2_reg[11]_0 [0]));
  FDCE \counter2_reg[10] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[10]),
        .Q(\counter2_reg_n_0_[10] ));
  FDCE \counter2_reg[11] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[11]),
        .Q(\counter2_reg_n_0_[11] ));
  FDCE \counter2_reg[12] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[12]),
        .Q(\counter2_reg_n_0_[12] ));
  CARRY4 \counter2_reg[12]_i_4 
       (.CI(\image_size_reg_reg[14] ),
        .CO({\NLW_counter2_reg[12]_i_4_CO_UNCONNECTED [3:2],\counter2_reg[0]_1 ,\counter2_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter2_reg[12]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\counter2[12]_i_8_n_0 ,\counter2[12]_i_9_n_0 }));
  CARRY4 \counter2_reg[12]_i_6 
       (.CI(\counter2_reg[8]_i_2_n_0 ),
        .CO({\NLW_counter2_reg[12]_i_6_CO_UNCONNECTED [3],\counter2_reg[12]_i_6_n_1 ,\counter2_reg[12]_i_6_n_2 ,\counter2_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter2_reg[12]_0 ),
        .S({\counter2_reg_n_0_[12] ,\counter2_reg_n_0_[11] ,\counter2_reg_n_0_[10] ,\counter2_reg_n_0_[9] }));
  FDCE \counter2_reg[1] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[1]),
        .Q(\counter2_reg_n_0_[1] ));
  FDCE \counter2_reg[2] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[2]),
        .Q(\data_in2_reg[11]_0 [1]));
  FDCE \counter2_reg[3] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[3]),
        .Q(\counter2_reg_n_0_[3] ));
  FDCE \counter2_reg[4] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[4]),
        .Q(\counter2_reg_n_0_[4] ));
  CARRY4 \counter2_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\counter2_reg[4]_i_2_n_0 ,\counter2_reg[4]_i_2_n_1 ,\counter2_reg[4]_i_2_n_2 ,\counter2_reg[4]_i_2_n_3 }),
        .CYINIT(\data_in2_reg[11]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter2_reg[4]_0 ),
        .S({\counter2_reg_n_0_[4] ,\counter2_reg_n_0_[3] ,\data_in2_reg[11]_0 [1],\counter2_reg_n_0_[1] }));
  FDCE \counter2_reg[5] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[5]),
        .Q(\counter2_reg_n_0_[5] ));
  FDCE \counter2_reg[6] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[6]),
        .Q(\counter2_reg_n_0_[6] ));
  FDCE \counter2_reg[7] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[7]),
        .Q(\counter2_reg_n_0_[7] ));
  FDCE \counter2_reg[8] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[8]),
        .Q(\data_in2_reg[11]_0 [2]));
  CARRY4 \counter2_reg[8]_i_2 
       (.CI(\counter2_reg[4]_i_2_n_0 ),
        .CO({\counter2_reg[8]_i_2_n_0 ,\counter2_reg[8]_i_2_n_1 ,\counter2_reg[8]_i_2_n_2 ,\counter2_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter2_reg[8]_0 ),
        .S({\data_in2_reg[11]_0 [2],\counter2_reg_n_0_[7] ,\counter2_reg_n_0_[6] ,\counter2_reg_n_0_[5] }));
  FDCE \counter2_reg[9] 
       (.C(CLK),
        .CE(MULTIPLIER_n_2),
        .CLR(RST),
        .D(sof_reg_rep_5[9]),
        .Q(\counter2_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \counter[12]_i_10 
       (.I0(wr_counter_total_reg[30]),
        .I1(minusOp[30]),
        .I2(wr_counter_total_reg[31]),
        .I3(minusOp[31]),
        .O(\counter[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_11 
       (.I0(minusOp[29]),
        .I1(wr_counter_total_reg[29]),
        .I2(minusOp[28]),
        .I3(wr_counter_total_reg[28]),
        .I4(wr_counter_total_reg[27]),
        .I5(minusOp[27]),
        .O(\counter[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_12 
       (.I0(minusOp[26]),
        .I1(wr_counter_total_reg[26]),
        .I2(minusOp[25]),
        .I3(wr_counter_total_reg[25]),
        .I4(wr_counter_total_reg[24]),
        .I5(minusOp[24]),
        .O(\counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_20 
       (.I0(minusOp[23]),
        .I1(wr_counter_total_reg[23]),
        .I2(minusOp[22]),
        .I3(wr_counter_total_reg[22]),
        .I4(wr_counter_total_reg[21]),
        .I5(minusOp[21]),
        .O(\counter[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_21 
       (.I0(minusOp[20]),
        .I1(wr_counter_total_reg[20]),
        .I2(minusOp[19]),
        .I3(wr_counter_total_reg[19]),
        .I4(wr_counter_total_reg[18]),
        .I5(minusOp[18]),
        .O(\counter[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_22 
       (.I0(minusOp[17]),
        .I1(wr_counter_total_reg[17]),
        .I2(minusOp[16]),
        .I3(wr_counter_total_reg[16]),
        .I4(wr_counter_total_reg[15]),
        .I5(minusOp[15]),
        .O(\counter[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_23 
       (.I0(minusOp[14]),
        .I1(wr_counter_total_reg[14]),
        .I2(minusOp[13]),
        .I3(wr_counter_total_reg[13]),
        .I4(wr_counter_total_reg[12]),
        .I5(minusOp[12]),
        .O(\counter[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_33 
       (.I0(minusOp[11]),
        .I1(wr_counter_total_reg[11]),
        .I2(minusOp[10]),
        .I3(wr_counter_total_reg[10]),
        .I4(wr_counter_total_reg[9]),
        .I5(minusOp[9]),
        .O(\counter[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_34 
       (.I0(minusOp[8]),
        .I1(wr_counter_total_reg[8]),
        .I2(minusOp[7]),
        .I3(wr_counter_total_reg[7]),
        .I4(wr_counter_total_reg[6]),
        .I5(minusOp[6]),
        .O(\counter[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_35 
       (.I0(minusOp[5]),
        .I1(wr_counter_total_reg[5]),
        .I2(minusOp[4]),
        .I3(wr_counter_total_reg[4]),
        .I4(wr_counter_total_reg[3]),
        .I5(minusOp[3]),
        .O(\counter[12]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \counter[12]_i_7 
       (.I0(\image_size_reg_reg[15]_0 ),
        .I1(wr_mod_reg[15]),
        .O(\counter[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h42000042)) 
    \counter[12]_i_8 
       (.I0(\image_size_reg_reg[15]_0 ),
        .I1(wr_mod_reg[14]),
        .I2(wr_mod_reg[13]),
        .I3(wr_mod_reg[12]),
        .I4(\image_size_reg_reg[15]_1 ),
        .O(\counter[12]_i_8_n_0 ));
  FDCE \counter_reg[0] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[0]),
        .Q(\data_in_reg[11]_0 [0]));
  FDCE \counter_reg[10] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[10]),
        .Q(\counter_reg_n_0_[10] ));
  FDCE \counter_reg[11] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[11]),
        .Q(\counter_reg_n_0_[11] ));
  FDCE \counter_reg[12] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[12]),
        .Q(\counter_reg_n_0_[12] ));
  CARRY4 \counter_reg[12]_i_3 
       (.CI(\wr_mod_reg[11]_1 ),
        .CO({\NLW_counter_reg[12]_i_3_CO_UNCONNECTED [3:2],\counter_reg[0]_1 ,\counter_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter_reg[12]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\counter[12]_i_7_n_0 ,\counter[12]_i_8_n_0 }));
  CARRY4 \counter_reg[12]_i_5 
       (.CI(\counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_counter_reg[12]_i_5_CO_UNCONNECTED [3],\counter_reg[12]_i_5_n_1 ,\counter_reg[12]_i_5_n_2 ,\counter_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[12]_0 ),
        .S({\counter_reg_n_0_[12] ,\counter_reg_n_0_[11] ,\counter_reg_n_0_[10] ,\counter_reg_n_0_[9] }));
  FDCE \counter_reg[1] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[1]),
        .Q(\counter_reg_n_0_[1] ));
  FDCE \counter_reg[2] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[2]),
        .Q(\data_in_reg[11]_0 [1]));
  FDCE \counter_reg[3] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[3]),
        .Q(\counter_reg_n_0_[3] ));
  FDCE \counter_reg[4] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[4]),
        .Q(\counter_reg_n_0_[4] ));
  CARRY4 \counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\counter_reg[4]_i_2_n_0 ,\counter_reg[4]_i_2_n_1 ,\counter_reg[4]_i_2_n_2 ,\counter_reg[4]_i_2_n_3 }),
        .CYINIT(\data_in_reg[11]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[4]_0 ),
        .S({\counter_reg_n_0_[4] ,\counter_reg_n_0_[3] ,\data_in_reg[11]_0 [1],\counter_reg_n_0_[1] }));
  FDCE \counter_reg[5] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[5]),
        .Q(\counter_reg_n_0_[5] ));
  FDCE \counter_reg[6] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[6]),
        .Q(\counter_reg_n_0_[6] ));
  FDCE \counter_reg[7] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[7]),
        .Q(\counter_reg_n_0_[7] ));
  FDCE \counter_reg[8] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[8]),
        .Q(\data_in_reg[11]_0 [2]));
  CARRY4 \counter_reg[8]_i_2 
       (.CI(\counter_reg[4]_i_2_n_0 ),
        .CO({\counter_reg[8]_i_2_n_0 ,\counter_reg[8]_i_2_n_1 ,\counter_reg[8]_i_2_n_2 ,\counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\counter_reg[8]_0 ),
        .S({\data_in_reg[11]_0 [2],\counter_reg_n_0_[7] ,\counter_reg_n_0_[6] ,\counter_reg_n_0_[5] }));
  FDCE \counter_reg[9] 
       (.C(CLK),
        .CE(counter),
        .CLR(RST),
        .D(sof_reg_rep__0_6[9]),
        .Q(\counter_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_in2[0]_i_1 
       (.I0(\data_temp2_reg_n_0_[0] ),
        .I1(\counter2_reg[0]_1 ),
        .O(\data_in2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[10]_i_1 
       (.I0(\counter2_reg_n_0_[7] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[10] ),
        .O(\data_in2[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[11]_i_1 
       (.I0(\data_in2_reg[11]_0 [2]),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[11] ),
        .O(\data_in2[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[12]_i_1 
       (.I0(\counter2_reg_n_0_[9] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[12] ),
        .O(\data_in2[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[13]_i_1 
       (.I0(\counter2_reg_n_0_[10] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[13] ),
        .O(\data_in2[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[14]_i_1 
       (.I0(\counter2_reg_n_0_[11] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[14] ),
        .O(\data_in2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data_in2[15]_i_1 
       (.I0(RST),
        .I1(fdct_fifo_rd),
        .I2(\counter2_reg[0]_0 ),
        .I3(rd_counter[1]),
        .I4(Q[0]),
        .I5(rd_counter[2]),
        .O(data_in20));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[15]_i_2 
       (.I0(\counter2_reg_n_0_[12] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[15] ),
        .O(\data_in2[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_in2[1]_i_1 
       (.I0(\data_temp2_reg_n_0_[1] ),
        .I1(\counter2_reg[0]_1 ),
        .O(\data_in2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_in2[2]_i_1 
       (.I0(\data_temp2_reg_n_0_[2] ),
        .I1(\counter2_reg[0]_1 ),
        .O(\data_in2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[3]_i_1 
       (.I0(\data_in2_reg[11]_0 [0]),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[3] ),
        .O(\data_in2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[4]_i_1 
       (.I0(\counter2_reg_n_0_[1] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[4] ),
        .O(\data_in2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[5]_i_1 
       (.I0(\data_in2_reg[11]_0 [1]),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[5] ),
        .O(\data_in2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[6]_i_1 
       (.I0(\counter2_reg_n_0_[3] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[6] ),
        .O(\data_in2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[7]_i_1 
       (.I0(\counter2_reg_n_0_[4] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[7] ),
        .O(\data_in2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[8]_i_1 
       (.I0(\counter2_reg_n_0_[5] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[8] ),
        .O(\data_in2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in2[9]_i_1 
       (.I0(\counter2_reg_n_0_[6] ),
        .I1(\counter2_reg[0]_1 ),
        .I2(\data_temp2_reg_n_0_[9] ),
        .O(\data_in2[9]_i_1_n_0 ));
  FDRE \data_in2_reg[0] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[0]_i_1_n_0 ),
        .Q(data_in2[0]),
        .R(1'b0));
  FDRE \data_in2_reg[10] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[10]_i_1_n_0 ),
        .Q(data_in2[10]),
        .R(1'b0));
  FDRE \data_in2_reg[11] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[11]_i_1_n_0 ),
        .Q(data_in2[11]),
        .R(1'b0));
  FDRE \data_in2_reg[12] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[12]_i_1_n_0 ),
        .Q(data_in2[12]),
        .R(1'b0));
  FDRE \data_in2_reg[13] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[13]_i_1_n_0 ),
        .Q(data_in2[13]),
        .R(1'b0));
  FDRE \data_in2_reg[14] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[14]_i_1_n_0 ),
        .Q(data_in2[14]),
        .R(1'b0));
  FDRE \data_in2_reg[15] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[15]_i_2_n_0 ),
        .Q(data_in2[15]),
        .R(1'b0));
  FDRE \data_in2_reg[1] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[1]_i_1_n_0 ),
        .Q(data_in2[1]),
        .R(1'b0));
  FDRE \data_in2_reg[2] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[2]_i_1_n_0 ),
        .Q(data_in2[2]),
        .R(1'b0));
  FDRE \data_in2_reg[3] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[3]_i_1_n_0 ),
        .Q(data_in2[3]),
        .R(1'b0));
  FDRE \data_in2_reg[4] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[4]_i_1_n_0 ),
        .Q(data_in2[4]),
        .R(1'b0));
  FDRE \data_in2_reg[5] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[5]_i_1_n_0 ),
        .Q(data_in2[5]),
        .R(1'b0));
  FDRE \data_in2_reg[6] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[6]_i_1_n_0 ),
        .Q(data_in2[6]),
        .R(1'b0));
  FDRE \data_in2_reg[7] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[7]_i_1_n_0 ),
        .Q(data_in2[7]),
        .R(1'b0));
  FDRE \data_in2_reg[8] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[8]_i_1_n_0 ),
        .Q(data_in2[8]),
        .R(1'b0));
  FDRE \data_in2_reg[9] 
       (.C(CLK),
        .CE(data_in20),
        .D(\data_in2[9]_i_1_n_0 ),
        .Q(data_in2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_in[0]_i_1 
       (.I0(\data_temp_reg_n_0_[0] ),
        .I1(\counter_reg[0]_1 ),
        .O(\data_in[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[10]_i_1 
       (.I0(\counter_reg_n_0_[7] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[10] ),
        .O(\data_in[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[11]_i_1 
       (.I0(\data_in_reg[11]_0 [2]),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[11] ),
        .O(\data_in[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[12]_i_1 
       (.I0(\counter_reg_n_0_[9] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[12] ),
        .O(\data_in[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[13]_i_1 
       (.I0(\counter_reg_n_0_[10] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[13] ),
        .O(\data_in[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[14]_i_1 
       (.I0(\counter_reg_n_0_[11] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[14] ),
        .O(\data_in[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \data_in[15]_i_1 
       (.I0(RST),
        .I1(iram_wren),
        .I2(\counter_reg[0]_0 ),
        .I3(\do1[15]_i_3_n_0 ),
        .O(data_in0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[15]_i_2 
       (.I0(\counter_reg_n_0_[12] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[15] ),
        .O(\data_in[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_in[1]_i_1 
       (.I0(\data_temp_reg_n_0_[1] ),
        .I1(\counter_reg[0]_1 ),
        .O(\data_in[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_in[2]_i_1 
       (.I0(\data_temp_reg_n_0_[2] ),
        .I1(\counter_reg[0]_1 ),
        .O(\data_in[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[3]_i_1 
       (.I0(\data_in_reg[11]_0 [0]),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[3] ),
        .O(\data_in[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[4]_i_1 
       (.I0(\counter_reg_n_0_[1] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[4] ),
        .O(\data_in[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[5]_i_1 
       (.I0(\data_in_reg[11]_0 [1]),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[5] ),
        .O(\data_in[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[6]_i_1 
       (.I0(\counter_reg_n_0_[3] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[6] ),
        .O(\data_in[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[7]_i_1 
       (.I0(\counter_reg_n_0_[4] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[7] ),
        .O(\data_in[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[8]_i_1 
       (.I0(\counter_reg_n_0_[5] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[8] ),
        .O(\data_in[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_in[9]_i_1 
       (.I0(\counter_reg_n_0_[6] ),
        .I1(\counter_reg[0]_1 ),
        .I2(\data_temp_reg_n_0_[9] ),
        .O(\data_in[9]_i_1_n_0 ));
  FDRE \data_in_reg[0] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[0]_i_1_n_0 ),
        .Q(data_in[0]),
        .R(1'b0));
  FDRE \data_in_reg[10] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[10]_i_1_n_0 ),
        .Q(data_in[10]),
        .R(1'b0));
  FDRE \data_in_reg[11] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[11]_i_1_n_0 ),
        .Q(data_in[11]),
        .R(1'b0));
  FDRE \data_in_reg[12] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[12]_i_1_n_0 ),
        .Q(data_in[12]),
        .R(1'b0));
  FDRE \data_in_reg[13] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[13]_i_1_n_0 ),
        .Q(data_in[13]),
        .R(1'b0));
  FDRE \data_in_reg[14] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[14]_i_1_n_0 ),
        .Q(data_in[14]),
        .R(1'b0));
  FDRE \data_in_reg[15] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[15]_i_2_n_0 ),
        .Q(data_in[15]),
        .R(1'b0));
  FDRE \data_in_reg[1] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[1]_i_1_n_0 ),
        .Q(data_in[1]),
        .R(1'b0));
  FDRE \data_in_reg[2] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[2]_i_1_n_0 ),
        .Q(data_in[2]),
        .R(1'b0));
  FDRE \data_in_reg[3] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[3]_i_1_n_0 ),
        .Q(data_in[3]),
        .R(1'b0));
  FDRE \data_in_reg[4] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[4]_i_1_n_0 ),
        .Q(data_in[4]),
        .R(1'b0));
  FDRE \data_in_reg[5] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[5]_i_1_n_0 ),
        .Q(data_in[5]),
        .R(1'b0));
  FDRE \data_in_reg[6] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[6]_i_1_n_0 ),
        .Q(data_in[6]),
        .R(1'b0));
  FDRE \data_in_reg[7] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[7]_i_1_n_0 ),
        .Q(data_in[7]),
        .R(1'b0));
  FDRE \data_in_reg[8] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[8]_i_1_n_0 ),
        .Q(data_in[8]),
        .R(1'b0));
  FDRE \data_in_reg[9] 
       (.C(CLK),
        .CE(data_in0),
        .D(\data_in[9]_i_1_n_0 ),
        .Q(data_in[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_temp2[0]_i_3 
       (.I0(\rd_ptr_reg[12]_0 [0]),
        .I1(img_size_x[1]),
        .O(\data_temp2_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \data_temp2[0]_i_5 
       (.I0(\rd_ptr_reg[12]_0 [2]),
        .I1(img_size_x[0]),
        .I2(\rd_ptr_reg[12]_0 [1]),
        .I3(img_size_x[1]),
        .I4(img_size_x[2]),
        .I5(\rd_ptr_reg[12]_0 [0]),
        .O(\data_temp2_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \data_temp2[0]_i_7 
       (.I0(\rd_ptr_reg[12]_0 [0]),
        .I1(img_size_x[0]),
        .O(\data_temp2_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000FFFF00000100)) 
    \data_temp2[15]_i_1 
       (.I0(rd_counter[2]),
        .I1(rd_counter[1]),
        .I2(Q[0]),
        .I3(fdct_fifo_rd),
        .I4(\counter2_reg[0]_0 ),
        .I5(sof_reg_rep_0),
        .O(\data_temp2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp2[15]_i_13 
       (.I0(\rd_ptr_reg[12]_0 [0]),
        .I1(img_size_x[15]),
        .I2(\rd_ptr_reg[12]_0 [2]),
        .I3(img_size_x[13]),
        .I4(\rd_ptr_reg[12]_0 [1]),
        .I5(img_size_x[14]),
        .O(\data_temp2_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_temp2[1]_i_5 
       (.I0(\rd_ptr_reg[12]_0 [0]),
        .I1(img_size_x[1]),
        .O(\data_temp2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \data_temp2[1]_i_7 
       (.I0(\rd_ptr_reg[12]_0 [2]),
        .I1(img_size_x[0]),
        .I2(\rd_ptr_reg[12]_0 [1]),
        .I3(img_size_x[1]),
        .I4(img_size_x[2]),
        .I5(\rd_ptr_reg[12]_0 [0]),
        .O(\data_temp2_reg[1]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \data_temp2[1]_i_9 
       (.I0(\rd_ptr_reg[12]_0 [0]),
        .I1(img_size_x[0]),
        .O(\data_temp2_reg[1]_1 [0]));
  FDCE \data_temp2_reg[0] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[0]),
        .Q(\data_temp2_reg_n_0_[0] ));
  FDCE \data_temp2_reg[10] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[10]),
        .Q(\data_temp2_reg_n_0_[10] ));
  FDCE \data_temp2_reg[11] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[11]),
        .Q(\data_temp2_reg_n_0_[11] ));
  FDCE \data_temp2_reg[12] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[12]),
        .Q(\data_temp2_reg_n_0_[12] ));
  FDCE \data_temp2_reg[13] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[13]),
        .Q(\data_temp2_reg_n_0_[13] ));
  FDCE \data_temp2_reg[14] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[14]),
        .Q(\data_temp2_reg_n_0_[14] ));
  FDCE \data_temp2_reg[15] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[15]),
        .Q(\data_temp2_reg_n_0_[15] ));
  FDCE \data_temp2_reg[1] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[1]),
        .Q(\data_temp2_reg_n_0_[1] ));
  FDCE \data_temp2_reg[2] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[2]),
        .Q(\data_temp2_reg_n_0_[2] ));
  FDCE \data_temp2_reg[3] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[3]),
        .Q(\data_temp2_reg_n_0_[3] ));
  FDCE \data_temp2_reg[4] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[4]),
        .Q(\data_temp2_reg_n_0_[4] ));
  FDCE \data_temp2_reg[5] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[5]),
        .Q(\data_temp2_reg_n_0_[5] ));
  FDCE \data_temp2_reg[6] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[6]),
        .Q(\data_temp2_reg_n_0_[6] ));
  FDCE \data_temp2_reg[7] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[7]),
        .Q(\data_temp2_reg_n_0_[7] ));
  FDCE \data_temp2_reg[8] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[8]),
        .Q(\data_temp2_reg_n_0_[8] ));
  FDCE \data_temp2_reg[9] 
       (.C(CLK),
        .CE(\data_temp2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_4[9]),
        .Q(\data_temp2_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0F08)) 
    \data_temp[15]_i_1 
       (.I0(\data_temp[15]_i_3_n_0 ),
        .I1(iram_wren),
        .I2(\counter_reg[0]_0 ),
        .I3(sof_reg_rep__0_1),
        .O(data_temp));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[15]_i_14 
       (.I0(\wr_ptr_reg[12]_0 [0]),
        .I1(img_size_x[15]),
        .I2(\wr_ptr_reg[12]_0 [2]),
        .I3(img_size_x[13]),
        .I4(\wr_ptr_reg[12]_0 [1]),
        .I5(img_size_x[14]),
        .O(\data_temp_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \data_temp[15]_i_3 
       (.I0(\rd_addr[9]_i_3_n_0 ),
        .I1(\wr_counter_reg[15]_0 [0]),
        .I2(\wr_counter_reg_n_0_[1] ),
        .I3(\wr_counter_reg_n_0_[2] ),
        .O(\data_temp[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_temp[1]_i_3 
       (.I0(\wr_ptr_reg[12]_0 [0]),
        .I1(img_size_x[1]),
        .O(DI));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \data_temp[1]_i_5 
       (.I0(\wr_ptr_reg[12]_0 [2]),
        .I1(img_size_x[0]),
        .I2(\wr_ptr_reg[12]_0 [1]),
        .I3(img_size_x[1]),
        .I4(img_size_x[2]),
        .I5(\wr_ptr_reg[12]_0 [0]),
        .O(\data_temp_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \data_temp[1]_i_7 
       (.I0(\wr_ptr_reg[12]_0 [0]),
        .I1(img_size_x[0]),
        .O(\data_temp_reg[1]_0 [0]));
  FDCE \data_temp_reg[0] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[0]),
        .Q(\data_temp_reg_n_0_[0] ));
  FDCE \data_temp_reg[10] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[10]),
        .Q(\data_temp_reg_n_0_[10] ));
  FDCE \data_temp_reg[11] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[11]),
        .Q(\data_temp_reg_n_0_[11] ));
  FDCE \data_temp_reg[12] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[12]),
        .Q(\data_temp_reg_n_0_[12] ));
  FDCE \data_temp_reg[13] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[13]),
        .Q(\data_temp_reg_n_0_[13] ));
  FDCE \data_temp_reg[14] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[14]),
        .Q(\data_temp_reg_n_0_[14] ));
  FDCE \data_temp_reg[15] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[15]),
        .Q(\data_temp_reg_n_0_[15] ));
  FDCE \data_temp_reg[1] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[1]),
        .Q(\data_temp_reg_n_0_[1] ));
  FDCE \data_temp_reg[2] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[2]),
        .Q(\data_temp_reg_n_0_[2] ));
  FDCE \data_temp_reg[3] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[3]),
        .Q(\data_temp_reg_n_0_[3] ));
  FDCE \data_temp_reg[4] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[4]),
        .Q(\data_temp_reg_n_0_[4] ));
  FDCE \data_temp_reg[5] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[5]),
        .Q(\data_temp_reg_n_0_[5] ));
  FDCE \data_temp_reg[6] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[6]),
        .Q(\data_temp_reg_n_0_[6] ));
  FDCE \data_temp_reg[7] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[7]),
        .Q(\data_temp_reg_n_0_[7] ));
  FDCE \data_temp_reg[8] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[8]),
        .Q(\data_temp_reg_n_0_[8] ));
  FDCE \data_temp_reg[9] 
       (.C(CLK),
        .CE(data_temp),
        .CLR(RST),
        .D(sof_reg_rep__0_5[9]),
        .Q(\data_temp_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0F08)) 
    \do1[15]_i_1 
       (.I0(iram_wren),
        .I1(\do1[15]_i_3_n_0 ),
        .I2(\counter_reg[0]_0 ),
        .I3(sof_reg_rep__0_1),
        .O(do1));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \do1[15]_i_3 
       (.I0(\wr_counter_reg_n_0_[1] ),
        .I1(\wr_counter_reg[15]_0 [0]),
        .I2(\wr_counter_reg_n_0_[2] ),
        .I3(\rd_addr[9]_i_3_n_0 ),
        .O(\do1[15]_i_3_n_0 ));
  FDCE \do1_reg[10] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_5),
        .Q(\wr_ptr_reg[12]_0 [7]));
  FDCE \do1_reg[11] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_4),
        .Q(\wr_ptr_reg[12]_0 [8]));
  FDCE \do1_reg[12] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_3),
        .Q(\wr_ptr_reg[12]_0 [9]));
  FDCE \do1_reg[13] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_2),
        .Q(\wr_ptr_reg[12]_0 [10]));
  FDCE \do1_reg[14] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_1),
        .Q(\wr_ptr_reg[12]_0 [11]));
  FDCE \do1_reg[15] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_0),
        .Q(\wr_ptr_reg[12]_0 [12]));
  FDCE \do1_reg[3] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_12),
        .Q(\wr_ptr_reg[12]_0 [0]));
  FDCE \do1_reg[4] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_11),
        .Q(\wr_ptr_reg[12]_0 [1]));
  FDCE \do1_reg[5] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_10),
        .Q(\wr_ptr_reg[12]_0 [2]));
  FDCE \do1_reg[6] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_9),
        .Q(\wr_ptr_reg[12]_0 [3]));
  FDCE \do1_reg[7] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_8),
        .Q(\wr_ptr_reg[12]_0 [4]));
  FDCE \do1_reg[8] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_7),
        .Q(\wr_ptr_reg[12]_0 [5]));
  FDCE \do1_reg[9] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(U_SUB_RAMZ_WR_ADRESS_LUT_n_6),
        .Q(\wr_ptr_reg[12]_0 [6]));
  LUT6 #(
    .INIT(64'h0000FFFF00000080)) 
    \do2[15]_i_1 
       (.I0(fdct_fifo_rd),
        .I1(rd_counter[2]),
        .I2(Q[0]),
        .I3(rd_counter[1]),
        .I4(\counter2_reg[0]_0 ),
        .I5(sof_reg_rep_0),
        .O(\do2[15]_i_1_n_0 ));
  FDCE \do2_reg[10] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_5),
        .Q(\rd_ptr_reg[12]_0 [7]));
  FDCE \do2_reg[11] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_4),
        .Q(\rd_ptr_reg[12]_0 [8]));
  FDCE \do2_reg[12] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_3),
        .Q(\rd_ptr_reg[12]_0 [9]));
  FDCE \do2_reg[13] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_2),
        .Q(\rd_ptr_reg[12]_0 [10]));
  FDCE \do2_reg[14] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_1),
        .Q(\rd_ptr_reg[12]_0 [11]));
  FDCE \do2_reg[15] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_0),
        .Q(\rd_ptr_reg[12]_0 [12]));
  FDCE \do2_reg[3] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_12),
        .Q(\rd_ptr_reg[12]_0 [0]));
  FDCE \do2_reg[4] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_11),
        .Q(\rd_ptr_reg[12]_0 [1]));
  FDCE \do2_reg[5] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_10),
        .Q(\rd_ptr_reg[12]_0 [2]));
  FDCE \do2_reg[6] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_9),
        .Q(\rd_ptr_reg[12]_0 [3]));
  FDCE \do2_reg[7] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_8),
        .Q(\rd_ptr_reg[12]_0 [4]));
  FDCE \do2_reg[8] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_7),
        .Q(\rd_ptr_reg[12]_0 [5]));
  FDCE \do2_reg[9] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(U_SUB_RAMZ_RD_ADRESS_LUT_n_6),
        .Q(\rd_ptr_reg[12]_0 [6]));
  FDCE fdct_fifo_hf_full_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(sof_reg_rep),
        .Q(fdct_fifo_hf_full));
  FDCE \fdct_fifo_q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[0]),
        .Q(mem_reg[0]));
  FDCE \fdct_fifo_q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[10]),
        .Q(mem_reg[10]));
  FDCE \fdct_fifo_q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[11]),
        .Q(mem_reg[11]));
  FDCE \fdct_fifo_q_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[12]),
        .Q(mem_reg[12]));
  FDCE \fdct_fifo_q_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[13]),
        .Q(mem_reg[13]));
  FDCE \fdct_fifo_q_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[14]),
        .Q(mem_reg[14]));
  FDCE \fdct_fifo_q_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[15]),
        .Q(mem_reg[15]));
  FDCE \fdct_fifo_q_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[16]),
        .Q(mem_reg[16]));
  FDCE \fdct_fifo_q_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[17]),
        .Q(mem_reg[17]));
  FDCE \fdct_fifo_q_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[18]),
        .Q(mem_reg[18]));
  FDCE \fdct_fifo_q_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[19]),
        .Q(mem_reg[19]));
  FDCE \fdct_fifo_q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[1]),
        .Q(mem_reg[1]));
  FDCE \fdct_fifo_q_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[20]),
        .Q(mem_reg[20]));
  FDCE \fdct_fifo_q_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[21]),
        .Q(mem_reg[21]));
  FDCE \fdct_fifo_q_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[22]),
        .Q(mem_reg[22]));
  FDCE \fdct_fifo_q_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[23]),
        .Q(mem_reg[23]));
  FDCE \fdct_fifo_q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[2]),
        .Q(mem_reg[2]));
  FDCE \fdct_fifo_q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[3]),
        .Q(mem_reg[3]));
  FDCE \fdct_fifo_q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[4]),
        .Q(mem_reg[4]));
  FDCE \fdct_fifo_q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[5]),
        .Q(mem_reg[5]));
  FDCE \fdct_fifo_q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[6]),
        .Q(mem_reg[6]));
  FDCE \fdct_fifo_q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[7]),
        .Q(mem_reg[7]));
  FDCE \fdct_fifo_q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[8]),
        .Q(mem_reg[8]));
  FDCE \fdct_fifo_q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(temp[9]),
        .Q(mem_reg[9]));
  LUT5 #(
    .INIT(32'h11001010)) 
    fifo_almost_full_i_i_1
       (.I0(\image_size_reg_reg[31]_0 ),
        .I1(sof),
        .I2(fifo_almost_full_i1),
        .I3(fifo_almost_full_i_reg_i_4_n_0),
        .I4(iram_fifo_afull),
        .O(fifo_almost_full_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_10
       (.I0(fifo_almost_full_i_reg_i_28_n_5),
        .I1(wr_counter_total_reg[26]),
        .I2(fifo_almost_full_i_reg_i_28_n_6),
        .I3(wr_counter_total_reg[25]),
        .I4(wr_counter_total_reg[24]),
        .I5(fifo_almost_full_i_reg_i_28_n_7),
        .O(fifo_almost_full_i_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_107
       (.I0(\rd_counter_total_reg[19]_0 [6]),
        .I1(img_size_x[7]),
        .O(fifo_almost_full_i_i_107_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_108
       (.I0(\rd_counter_total_reg[19]_0 [5]),
        .I1(img_size_x[6]),
        .O(fifo_almost_full_i_i_108_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_109
       (.I0(\rd_counter_total_reg[19]_0 [4]),
        .I1(img_size_x[5]),
        .O(fifo_almost_full_i_i_109_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_110
       (.I0(\rd_counter_total_reg[19]_0 [3]),
        .I1(img_size_x[4]),
        .O(fifo_almost_full_i_i_110_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_115
       (.I0(\rd_counter_total_reg[19]_0 [2]),
        .I1(img_size_x[3]),
        .O(fifo_almost_full_i_i_115_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_116
       (.I0(\rd_counter_total_reg[19]_0 [1]),
        .I1(img_size_x[2]),
        .O(fifo_almost_full_i_i_116_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_117
       (.I0(\rd_counter_total_reg[19]_0 [0]),
        .I1(img_size_x[1]),
        .O(fifo_almost_full_i_i_117_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_12
       (.I0(wr_counter_total_reg[31]),
        .I1(MULTIPLIER_n_63),
        .O(fifo_almost_full_i_i_12_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    fifo_almost_full_i_i_121
       (.I0(\rd_counter_total_reg[19]_0 [0]),
        .I1(img_size_x[1]),
        .I2(rd_counter_total_reg[3]),
        .O(fifo_almost_full_i_i_121_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_122
       (.I0(rd_counter_total_reg[3]),
        .I1(img_size_x[0]),
        .O(fifo_almost_full_i_i_122_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_123
       (.I0(rd_counter_total_reg[2]),
        .O(fifo_almost_full_i_i_123_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_124
       (.I0(rd_counter_total_reg[1]),
        .O(fifo_almost_full_i_i_124_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_126
       (.I0(wr_counter_total_reg[15]),
        .I1(MULTIPLIER_n_47),
        .O(fifo_almost_full_i_i_126_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_127
       (.I0(wr_counter_total_reg[14]),
        .I1(MULTIPLIER_n_48),
        .O(fifo_almost_full_i_i_127_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_128
       (.I0(wr_counter_total_reg[13]),
        .I1(MULTIPLIER_n_49),
        .O(fifo_almost_full_i_i_128_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_129
       (.I0(wr_counter_total_reg[12]),
        .I1(MULTIPLIER_n_50),
        .O(fifo_almost_full_i_i_129_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_13
       (.I0(wr_counter_total_reg[30]),
        .I1(MULTIPLIER_n_64),
        .O(fifo_almost_full_i_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_132
       (.I0(wr_counter_total_reg[11]),
        .I1(MULTIPLIER_n_43),
        .O(fifo_almost_full_i_i_132_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_133
       (.I0(wr_counter_total_reg[10]),
        .I1(MULTIPLIER_n_44),
        .O(fifo_almost_full_i_i_133_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_134
       (.I0(wr_counter_total_reg[9]),
        .I1(MULTIPLIER_n_45),
        .O(fifo_almost_full_i_i_134_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_135
       (.I0(wr_counter_total_reg[8]),
        .I1(MULTIPLIER_n_46),
        .O(fifo_almost_full_i_i_135_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_14
       (.I0(wr_counter_total_reg[29]),
        .I1(MULTIPLIER_n_65),
        .O(fifo_almost_full_i_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_141
       (.I0(wr_counter_total_reg[7]),
        .I1(MULTIPLIER_n_39),
        .O(fifo_almost_full_i_i_141_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_142
       (.I0(wr_counter_total_reg[6]),
        .I1(MULTIPLIER_n_40),
        .O(fifo_almost_full_i_i_142_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_143
       (.I0(wr_counter_total_reg[5]),
        .I1(MULTIPLIER_n_41),
        .O(fifo_almost_full_i_i_143_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_144
       (.I0(wr_counter_total_reg[4]),
        .I1(MULTIPLIER_n_42),
        .O(fifo_almost_full_i_i_144_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_15
       (.I0(wr_counter_total_reg[28]),
        .I1(MULTIPLIER_n_66),
        .O(fifo_almost_full_i_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_150
       (.I0(wr_counter_total_reg[3]),
        .I1(MULTIPLIER_n_35),
        .O(fifo_almost_full_i_i_150_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_151
       (.I0(wr_counter_total_reg[2]),
        .I1(MULTIPLIER_n_36),
        .O(fifo_almost_full_i_i_151_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_152
       (.I0(wr_counter_total_reg[1]),
        .I1(MULTIPLIER_n_37),
        .O(fifo_almost_full_i_i_152_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_153
       (.I0(wr_counter_total_reg[0]),
        .I1(MULTIPLIER_n_38),
        .O(fifo_almost_full_i_i_153_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_almost_full_i_i_17
       (.I0(\image_size_reg_reg[31]_6 ),
        .I1(\image_size_reg_reg[31]_7 ),
        .O(fdct_fifo_hf_full_reg_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_23
       (.I0(fifo_almost_full_i_reg_i_48_n_4),
        .I1(wr_counter_total_reg[23]),
        .I2(fifo_almost_full_i_reg_i_48_n_5),
        .I3(wr_counter_total_reg[22]),
        .I4(wr_counter_total_reg[21]),
        .I5(fifo_almost_full_i_reg_i_48_n_6),
        .O(fifo_almost_full_i_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_24
       (.I0(fifo_almost_full_i_reg_i_48_n_7),
        .I1(wr_counter_total_reg[20]),
        .I2(fifo_almost_full_i_reg_i_49_n_4),
        .I3(wr_counter_total_reg[19]),
        .I4(wr_counter_total_reg[18]),
        .I5(fifo_almost_full_i_reg_i_49_n_5),
        .O(fifo_almost_full_i_i_24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_25
       (.I0(fifo_almost_full_i_reg_i_49_n_6),
        .I1(wr_counter_total_reg[17]),
        .I2(fifo_almost_full_i_reg_i_49_n_7),
        .I3(wr_counter_total_reg[16]),
        .I4(wr_counter_total_reg[15]),
        .I5(fifo_almost_full_i_reg_i_50_n_4),
        .O(fifo_almost_full_i_i_25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_26
       (.I0(fifo_almost_full_i_reg_i_50_n_5),
        .I1(wr_counter_total_reg[14]),
        .I2(fifo_almost_full_i_reg_i_50_n_6),
        .I3(wr_counter_total_reg[13]),
        .I4(wr_counter_total_reg[12]),
        .I5(fifo_almost_full_i_reg_i_50_n_7),
        .O(fifo_almost_full_i_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_30
       (.I0(wr_counter_total_reg[27]),
        .I1(MULTIPLIER_n_59),
        .O(fifo_almost_full_i_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_31
       (.I0(wr_counter_total_reg[26]),
        .I1(MULTIPLIER_n_60),
        .O(fifo_almost_full_i_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_32
       (.I0(wr_counter_total_reg[25]),
        .I1(MULTIPLIER_n_61),
        .O(fifo_almost_full_i_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_33
       (.I0(wr_counter_total_reg[24]),
        .I1(MULTIPLIER_n_62),
        .O(fifo_almost_full_i_i_33_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_almost_full_i_i_38
       (.I0(rd_counter[2]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .O(fdct_fifo_hf_full_reg_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_44
       (.I0(fifo_almost_full_i_reg_i_71_n_4),
        .I1(wr_counter_total_reg[11]),
        .I2(fifo_almost_full_i_reg_i_71_n_5),
        .I3(wr_counter_total_reg[10]),
        .I4(wr_counter_total_reg[9]),
        .I5(fifo_almost_full_i_reg_i_71_n_6),
        .O(fifo_almost_full_i_i_44_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_45
       (.I0(fifo_almost_full_i_reg_i_71_n_7),
        .I1(wr_counter_total_reg[8]),
        .I2(fifo_almost_full_i_reg_i_72_n_4),
        .I3(wr_counter_total_reg[7]),
        .I4(wr_counter_total_reg[6]),
        .I5(fifo_almost_full_i_reg_i_72_n_5),
        .O(fifo_almost_full_i_i_45_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_46
       (.I0(fifo_almost_full_i_reg_i_72_n_6),
        .I1(wr_counter_total_reg[5]),
        .I2(fifo_almost_full_i_reg_i_72_n_7),
        .I3(wr_counter_total_reg[4]),
        .I4(wr_counter_total_reg[3]),
        .I5(fifo_almost_full_i_reg_i_73_n_4),
        .O(fifo_almost_full_i_i_46_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_47
       (.I0(fifo_almost_full_i_reg_i_73_n_5),
        .I1(wr_counter_total_reg[2]),
        .I2(fifo_almost_full_i_reg_i_73_n_6),
        .I3(wr_counter_total_reg[1]),
        .I4(wr_counter_total_reg[0]),
        .I5(fifo_almost_full_i_reg_i_73_n_7),
        .O(fifo_almost_full_i_i_47_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_51
       (.I0(rd_counter_total_reg[30]),
        .I1(rd_counter_total_reg[31]),
        .O(fifo_almost_full_i_i_51_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_52
       (.I0(rd_counter_total_reg[29]),
        .I1(rd_counter_total_reg[30]),
        .O(fifo_almost_full_i_i_52_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_53
       (.I0(rd_counter_total_reg[28]),
        .I1(rd_counter_total_reg[29]),
        .O(fifo_almost_full_i_i_53_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_54
       (.I0(rd_counter_total_reg[27]),
        .I1(rd_counter_total_reg[28]),
        .O(fifo_almost_full_i_i_54_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_55
       (.I0(rd_counter_total_reg[26]),
        .I1(rd_counter_total_reg[27]),
        .O(fifo_almost_full_i_i_55_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_56
       (.I0(rd_counter_total_reg[25]),
        .I1(rd_counter_total_reg[26]),
        .O(fifo_almost_full_i_i_56_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_57
       (.I0(rd_counter_total_reg[24]),
        .I1(rd_counter_total_reg[25]),
        .O(fifo_almost_full_i_i_57_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_58
       (.I0(rd_counter_total_reg[23]),
        .I1(rd_counter_total_reg[24]),
        .O(fifo_almost_full_i_i_58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_60
       (.I0(wr_counter_total_reg[23]),
        .I1(MULTIPLIER_n_55),
        .O(fifo_almost_full_i_i_60_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_61
       (.I0(wr_counter_total_reg[22]),
        .I1(MULTIPLIER_n_56),
        .O(fifo_almost_full_i_i_61_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_62
       (.I0(wr_counter_total_reg[21]),
        .I1(MULTIPLIER_n_57),
        .O(fifo_almost_full_i_i_62_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_63
       (.I0(wr_counter_total_reg[20]),
        .I1(MULTIPLIER_n_58),
        .O(fifo_almost_full_i_i_63_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_74
       (.I0(rd_counter_total_reg[22]),
        .I1(rd_counter_total_reg[23]),
        .O(fifo_almost_full_i_i_74_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_75
       (.I0(rd_counter_total_reg[21]),
        .I1(rd_counter_total_reg[22]),
        .O(fifo_almost_full_i_i_75_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_76
       (.I0(rd_counter_total_reg[20]),
        .I1(rd_counter_total_reg[21]),
        .O(fifo_almost_full_i_i_76_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_77
       (.I0(rd_counter_total_reg[19]),
        .I1(rd_counter_total_reg[20]),
        .O(fifo_almost_full_i_i_77_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_78
       (.I0(\rd_counter_total_reg[19]_0 [14]),
        .I1(img_size_x[15]),
        .O(fifo_almost_full_i_i_78_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_79
       (.I0(\rd_counter_total_reg[19]_0 [13]),
        .I1(img_size_x[14]),
        .O(fifo_almost_full_i_i_79_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_almost_full_i_i_8
       (.I0(wr_counter_total_reg[30]),
        .I1(fifo_almost_full_i_reg_i_27_n_5),
        .I2(wr_counter_total_reg[31]),
        .I3(fifo_almost_full_i_reg_i_27_n_4),
        .O(fifo_almost_full_i_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_80
       (.I0(\rd_counter_total_reg[19]_0 [12]),
        .I1(img_size_x[13]),
        .O(fifo_almost_full_i_i_80_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_81
       (.I0(\rd_counter_total_reg[19]_0 [11]),
        .I1(img_size_x[12]),
        .O(fifo_almost_full_i_i_81_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    fifo_almost_full_i_i_82
       (.I0(img_size_x[15]),
        .I1(\rd_counter_total_reg[19]_0 [14]),
        .I2(rd_counter_total_reg[19]),
        .O(fifo_almost_full_i_i_82_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_86
       (.I0(\rd_counter_total_reg[19]_0 [10]),
        .I1(img_size_x[11]),
        .O(fifo_almost_full_i_i_86_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_87
       (.I0(\rd_counter_total_reg[19]_0 [9]),
        .I1(img_size_x[10]),
        .O(fifo_almost_full_i_i_87_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_88
       (.I0(\rd_counter_total_reg[19]_0 [8]),
        .I1(img_size_x[9]),
        .O(fifo_almost_full_i_i_88_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_almost_full_i_i_89
       (.I0(\rd_counter_total_reg[19]_0 [7]),
        .I1(img_size_x[8]),
        .O(fifo_almost_full_i_i_89_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_9
       (.I0(fifo_almost_full_i_reg_i_27_n_6),
        .I1(wr_counter_total_reg[29]),
        .I2(fifo_almost_full_i_reg_i_27_n_7),
        .I3(wr_counter_total_reg[28]),
        .I4(wr_counter_total_reg[27]),
        .I5(fifo_almost_full_i_reg_i_28_n_4),
        .O(fifo_almost_full_i_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_95
       (.I0(wr_counter_total_reg[19]),
        .I1(MULTIPLIER_n_51),
        .O(fifo_almost_full_i_i_95_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_96
       (.I0(wr_counter_total_reg[18]),
        .I1(MULTIPLIER_n_52),
        .O(fifo_almost_full_i_i_96_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_97
       (.I0(wr_counter_total_reg[17]),
        .I1(MULTIPLIER_n_53),
        .O(fifo_almost_full_i_i_97_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_almost_full_i_i_98
       (.I0(wr_counter_total_reg[16]),
        .I1(MULTIPLIER_n_54),
        .O(fifo_almost_full_i_i_98_n_0));
  FDCE fifo_almost_full_i_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo_almost_full_i_i_1_n_0),
        .Q(iram_fifo_afull));
  CARRY4 fifo_almost_full_i_reg_i_11
       (.CI(fifo_almost_full_i_reg_i_29_n_0),
        .CO({fifo_almost_full_i_reg_i_11_n_0,fifo_almost_full_i_reg_i_11_n_1,fifo_almost_full_i_reg_i_11_n_2,fifo_almost_full_i_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[27:24]),
        .O(NLW_fifo_almost_full_i_reg_i_11_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_30_n_0,fifo_almost_full_i_i_31_n_0,fifo_almost_full_i_i_32_n_0,fifo_almost_full_i_i_33_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_125
       (.CI(fifo_almost_full_i_reg_i_131_n_0),
        .CO({fifo_almost_full_i_reg_i_125_n_0,fifo_almost_full_i_reg_i_125_n_1,fifo_almost_full_i_reg_i_125_n_2,fifo_almost_full_i_reg_i_125_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[11:8]),
        .O(NLW_fifo_almost_full_i_reg_i_125_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_132_n_0,fifo_almost_full_i_i_133_n_0,fifo_almost_full_i_i_134_n_0,fifo_almost_full_i_i_135_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_131
       (.CI(fifo_almost_full_i_reg_i_140_n_0),
        .CO({fifo_almost_full_i_reg_i_131_n_0,fifo_almost_full_i_reg_i_131_n_1,fifo_almost_full_i_reg_i_131_n_2,fifo_almost_full_i_reg_i_131_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[7:4]),
        .O(NLW_fifo_almost_full_i_reg_i_131_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_141_n_0,fifo_almost_full_i_i_142_n_0,fifo_almost_full_i_i_143_n_0,fifo_almost_full_i_i_144_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_140
       (.CI(1'b0),
        .CO({fifo_almost_full_i_reg_i_140_n_0,fifo_almost_full_i_reg_i_140_n_1,fifo_almost_full_i_reg_i_140_n_2,fifo_almost_full_i_reg_i_140_n_3}),
        .CYINIT(1'b1),
        .DI(wr_counter_total_reg[3:0]),
        .O(NLW_fifo_almost_full_i_reg_i_140_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_150_n_0,fifo_almost_full_i_i_151_n_0,fifo_almost_full_i_i_152_n_0,fifo_almost_full_i_i_153_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_22
       (.CI(1'b0),
        .CO({fifo_almost_full_i_reg_i_22_n_0,fifo_almost_full_i_reg_i_22_n_1,fifo_almost_full_i_reg_i_22_n_2,fifo_almost_full_i_reg_i_22_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fifo_almost_full_i_reg_i_22_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_44_n_0,fifo_almost_full_i_i_45_n_0,fifo_almost_full_i_i_46_n_0,fifo_almost_full_i_i_47_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_27
       (.CI(fifo_almost_full_i_reg_i_28_n_0),
        .CO({NLW_fifo_almost_full_i_reg_i_27_CO_UNCONNECTED[3],fifo_almost_full_i_reg_i_27_n_1,fifo_almost_full_i_reg_i_27_n_2,fifo_almost_full_i_reg_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rd_counter_total_reg[29:27]}),
        .O({fifo_almost_full_i_reg_i_27_n_4,fifo_almost_full_i_reg_i_27_n_5,fifo_almost_full_i_reg_i_27_n_6,fifo_almost_full_i_reg_i_27_n_7}),
        .S({fifo_almost_full_i_i_51_n_0,fifo_almost_full_i_i_52_n_0,fifo_almost_full_i_i_53_n_0,fifo_almost_full_i_i_54_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_28
       (.CI(fifo_almost_full_i_reg_i_48_n_0),
        .CO({fifo_almost_full_i_reg_i_28_n_0,fifo_almost_full_i_reg_i_28_n_1,fifo_almost_full_i_reg_i_28_n_2,fifo_almost_full_i_reg_i_28_n_3}),
        .CYINIT(1'b0),
        .DI(rd_counter_total_reg[26:23]),
        .O({fifo_almost_full_i_reg_i_28_n_4,fifo_almost_full_i_reg_i_28_n_5,fifo_almost_full_i_reg_i_28_n_6,fifo_almost_full_i_reg_i_28_n_7}),
        .S({fifo_almost_full_i_i_55_n_0,fifo_almost_full_i_i_56_n_0,fifo_almost_full_i_i_57_n_0,fifo_almost_full_i_i_58_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_29
       (.CI(fifo_almost_full_i_reg_i_59_n_0),
        .CO({fifo_almost_full_i_reg_i_29_n_0,fifo_almost_full_i_reg_i_29_n_1,fifo_almost_full_i_reg_i_29_n_2,fifo_almost_full_i_reg_i_29_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[23:20]),
        .O(NLW_fifo_almost_full_i_reg_i_29_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_60_n_0,fifo_almost_full_i_i_61_n_0,fifo_almost_full_i_i_62_n_0,fifo_almost_full_i_i_63_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_3
       (.CI(fifo_almost_full_i_reg_i_7_n_0),
        .CO({NLW_fifo_almost_full_i_reg_i_3_CO_UNCONNECTED[3],fifo_almost_full_i1,fifo_almost_full_i_reg_i_3_n_2,fifo_almost_full_i_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fifo_almost_full_i_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_almost_full_i_i_8_n_0,fifo_almost_full_i_i_9_n_0,fifo_almost_full_i_i_10_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_4
       (.CI(fifo_almost_full_i_reg_i_11_n_0),
        .CO({fifo_almost_full_i_reg_i_4_n_0,fifo_almost_full_i_reg_i_4_n_1,fifo_almost_full_i_reg_i_4_n_2,fifo_almost_full_i_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[31:28]),
        .O(NLW_fifo_almost_full_i_reg_i_4_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_12_n_0,fifo_almost_full_i_i_13_n_0,fifo_almost_full_i_i_14_n_0,fifo_almost_full_i_i_15_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_48
       (.CI(fifo_almost_full_i_reg_i_49_n_0),
        .CO({fifo_almost_full_i_reg_i_48_n_0,fifo_almost_full_i_reg_i_48_n_1,fifo_almost_full_i_reg_i_48_n_2,fifo_almost_full_i_reg_i_48_n_3}),
        .CYINIT(1'b0),
        .DI(rd_counter_total_reg[22:19]),
        .O({fifo_almost_full_i_reg_i_48_n_4,fifo_almost_full_i_reg_i_48_n_5,fifo_almost_full_i_reg_i_48_n_6,fifo_almost_full_i_reg_i_48_n_7}),
        .S({fifo_almost_full_i_i_74_n_0,fifo_almost_full_i_i_75_n_0,fifo_almost_full_i_i_76_n_0,fifo_almost_full_i_i_77_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_49
       (.CI(fifo_almost_full_i_reg_i_50_n_0),
        .CO({fifo_almost_full_i_reg_i_49_n_0,fifo_almost_full_i_reg_i_49_n_1,fifo_almost_full_i_reg_i_49_n_2,fifo_almost_full_i_reg_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_almost_full_i_i_78_n_0,fifo_almost_full_i_i_79_n_0,fifo_almost_full_i_i_80_n_0,fifo_almost_full_i_i_81_n_0}),
        .O({fifo_almost_full_i_reg_i_49_n_4,fifo_almost_full_i_reg_i_49_n_5,fifo_almost_full_i_reg_i_49_n_6,fifo_almost_full_i_reg_i_49_n_7}),
        .S({fifo_almost_full_i_i_82_n_0,\image_size_reg_reg[30] }));
  CARRY4 fifo_almost_full_i_reg_i_50
       (.CI(fifo_almost_full_i_reg_i_71_n_0),
        .CO({fifo_almost_full_i_reg_i_50_n_0,fifo_almost_full_i_reg_i_50_n_1,fifo_almost_full_i_reg_i_50_n_2,fifo_almost_full_i_reg_i_50_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_almost_full_i_i_86_n_0,fifo_almost_full_i_i_87_n_0,fifo_almost_full_i_i_88_n_0,fifo_almost_full_i_i_89_n_0}),
        .O({fifo_almost_full_i_reg_i_50_n_4,fifo_almost_full_i_reg_i_50_n_5,fifo_almost_full_i_reg_i_50_n_6,fifo_almost_full_i_reg_i_50_n_7}),
        .S(\image_size_reg_reg[27]_0 ));
  CARRY4 fifo_almost_full_i_reg_i_59
       (.CI(fifo_almost_full_i_reg_i_94_n_0),
        .CO({fifo_almost_full_i_reg_i_59_n_0,fifo_almost_full_i_reg_i_59_n_1,fifo_almost_full_i_reg_i_59_n_2,fifo_almost_full_i_reg_i_59_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[19:16]),
        .O(NLW_fifo_almost_full_i_reg_i_59_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_95_n_0,fifo_almost_full_i_i_96_n_0,fifo_almost_full_i_i_97_n_0,fifo_almost_full_i_i_98_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_7
       (.CI(fifo_almost_full_i_reg_i_22_n_0),
        .CO({fifo_almost_full_i_reg_i_7_n_0,fifo_almost_full_i_reg_i_7_n_1,fifo_almost_full_i_reg_i_7_n_2,fifo_almost_full_i_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fifo_almost_full_i_reg_i_7_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_23_n_0,fifo_almost_full_i_i_24_n_0,fifo_almost_full_i_i_25_n_0,fifo_almost_full_i_i_26_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_71
       (.CI(fifo_almost_full_i_reg_i_72_n_0),
        .CO({fifo_almost_full_i_reg_i_71_n_0,fifo_almost_full_i_reg_i_71_n_1,fifo_almost_full_i_reg_i_71_n_2,fifo_almost_full_i_reg_i_71_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_almost_full_i_i_107_n_0,fifo_almost_full_i_i_108_n_0,fifo_almost_full_i_i_109_n_0,fifo_almost_full_i_i_110_n_0}),
        .O({fifo_almost_full_i_reg_i_71_n_4,fifo_almost_full_i_reg_i_71_n_5,fifo_almost_full_i_reg_i_71_n_6,fifo_almost_full_i_reg_i_71_n_7}),
        .S(\image_size_reg_reg[23] ));
  CARRY4 fifo_almost_full_i_reg_i_72
       (.CI(fifo_almost_full_i_reg_i_73_n_0),
        .CO({fifo_almost_full_i_reg_i_72_n_0,fifo_almost_full_i_reg_i_72_n_1,fifo_almost_full_i_reg_i_72_n_2,fifo_almost_full_i_reg_i_72_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_almost_full_i_i_115_n_0,fifo_almost_full_i_i_116_n_0,fifo_almost_full_i_i_117_n_0,rd_counter_total_reg[3]}),
        .O({fifo_almost_full_i_reg_i_72_n_4,fifo_almost_full_i_reg_i_72_n_5,fifo_almost_full_i_reg_i_72_n_6,fifo_almost_full_i_reg_i_72_n_7}),
        .S({\image_size_reg_reg[19] ,fifo_almost_full_i_i_121_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_73
       (.CI(1'b0),
        .CO({fifo_almost_full_i_reg_i_73_n_0,fifo_almost_full_i_reg_i_73_n_1,fifo_almost_full_i_reg_i_73_n_2,fifo_almost_full_i_reg_i_73_n_3}),
        .CYINIT(1'b0),
        .DI({img_size_x[0],rd_counter_total_reg[2:1],1'b0}),
        .O({fifo_almost_full_i_reg_i_73_n_4,fifo_almost_full_i_reg_i_73_n_5,fifo_almost_full_i_reg_i_73_n_6,fifo_almost_full_i_reg_i_73_n_7}),
        .S({fifo_almost_full_i_i_122_n_0,fifo_almost_full_i_i_123_n_0,fifo_almost_full_i_i_124_n_0,rd_counter_total_reg[0]}));
  CARRY4 fifo_almost_full_i_reg_i_94
       (.CI(fifo_almost_full_i_reg_i_125_n_0),
        .CO({fifo_almost_full_i_reg_i_94_n_0,fifo_almost_full_i_reg_i_94_n_1,fifo_almost_full_i_reg_i_94_n_2,fifo_almost_full_i_reg_i_94_n_3}),
        .CYINIT(1'b0),
        .DI(wr_counter_total_reg[15:12]),
        .O(NLW_fifo_almost_full_i_reg_i_94_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_126_n_0,fifo_almost_full_i_i_127_n_0,fifo_almost_full_i_i_128_n_0,fifo_almost_full_i_i_129_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    \fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_i_2 
       (.I0(fdct_fifo_hf_full),
        .I1(\cur_cmp_idx_reg[1] ),
        .O(\input_rd_cnt_reg[5] ));
  FDCE init_table_rd_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(bf_fifo_rd_s_reg),
        .Q(\counter2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF0F8)) 
    init_table_wr_i_1
       (.I0(\counter_reg[0]_2 ),
        .I1(iram_wren),
        .I2(\counter_reg[0]_0 ),
        .I3(sof_reg_rep__0_1),
        .O(init_table_wr_i_1_n_0));
  FDCE init_table_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(init_table_wr_i_1_n_0),
        .Q(\counter_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ram_data[23]_i_1 
       (.I0(\counter_reg[0]_0 ),
        .I1(iram_wren),
        .I2(RST),
        .O(ram_data0));
  FDRE \ram_data_reg[0] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[0]),
        .Q(ram_data[0]),
        .R(1'b0));
  FDRE \ram_data_reg[10] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[10]),
        .Q(ram_data[10]),
        .R(1'b0));
  FDRE \ram_data_reg[11] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[11]),
        .Q(ram_data[11]),
        .R(1'b0));
  FDRE \ram_data_reg[12] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[12]),
        .Q(ram_data[12]),
        .R(1'b0));
  FDRE \ram_data_reg[13] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[13]),
        .Q(ram_data[13]),
        .R(1'b0));
  FDRE \ram_data_reg[14] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[14]),
        .Q(ram_data[14]),
        .R(1'b0));
  FDRE \ram_data_reg[15] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[15]),
        .Q(ram_data[15]),
        .R(1'b0));
  FDRE \ram_data_reg[16] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[16]),
        .Q(ram_data[16]),
        .R(1'b0));
  FDRE \ram_data_reg[17] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[17]),
        .Q(ram_data[17]),
        .R(1'b0));
  FDRE \ram_data_reg[18] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[18]),
        .Q(ram_data[18]),
        .R(1'b0));
  FDRE \ram_data_reg[19] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[19]),
        .Q(ram_data[19]),
        .R(1'b0));
  FDRE \ram_data_reg[1] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[1]),
        .Q(ram_data[1]),
        .R(1'b0));
  FDRE \ram_data_reg[20] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[20]),
        .Q(ram_data[20]),
        .R(1'b0));
  FDRE \ram_data_reg[21] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[21]),
        .Q(ram_data[21]),
        .R(1'b0));
  FDRE \ram_data_reg[22] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[22]),
        .Q(ram_data[22]),
        .R(1'b0));
  FDRE \ram_data_reg[23] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[23]),
        .Q(ram_data[23]),
        .R(1'b0));
  FDRE \ram_data_reg[2] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[2]),
        .Q(ram_data[2]),
        .R(1'b0));
  FDRE \ram_data_reg[3] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[3]),
        .Q(ram_data[3]),
        .R(1'b0));
  FDRE \ram_data_reg[4] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[4]),
        .Q(ram_data[4]),
        .R(1'b0));
  FDRE \ram_data_reg[5] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[5]),
        .Q(ram_data[5]),
        .R(1'b0));
  FDRE \ram_data_reg[6] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[6]),
        .Q(ram_data[6]),
        .R(1'b0));
  FDRE \ram_data_reg[7] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[7]),
        .Q(ram_data[7]),
        .R(1'b0));
  FDRE \ram_data_reg[8] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[8]),
        .Q(ram_data[8]),
        .R(1'b0));
  FDRE \ram_data_reg[9] 
       (.C(CLK),
        .CE(ram_data0),
        .D(iram_wdata[9]),
        .Q(ram_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_write_i_1
       (.I0(ram_write_reg_n_0),
        .I1(\counter_reg[0]_0 ),
        .I2(iram_wren),
        .I3(sof_reg_rep__0_1),
        .O(ram_write_i_1_n_0));
  FDCE ram_write_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ram_write_i_1_n_0),
        .Q(ram_write_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr2[1]_i_3 
       (.I0(rd_counter[2]),
        .O(\rd_addr2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00002000)) 
    \rd_addr2[9]_i_1 
       (.I0(fdct_fifo_rd),
        .I1(rd_counter[2]),
        .I2(rd_counter[1]),
        .I3(Q[0]),
        .I4(\counter2_reg[0]_0 ),
        .I5(sof_reg_rep_0),
        .O(\rd_addr2[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr2[9]_i_10 
       (.I0(minusOp1_in[8]),
        .I1(Q[9]),
        .I2(minusOp1_in[7]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(minusOp1_in[6]),
        .O(\rd_addr2[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr2[9]_i_11 
       (.I0(minusOp1_in[5]),
        .I1(Q[6]),
        .I2(minusOp1_in[4]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(minusOp1_in[3]),
        .O(\rd_addr2[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr2[9]_i_12 
       (.I0(minusOp1_in[2]),
        .I1(Q[3]),
        .I2(minusOp1_in[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(minusOp1_in[0]),
        .O(\rd_addr2[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rd_addr2[9]_i_13 
       (.I0(rd_counter[2]),
        .I1(rd_counter[1]),
        .I2(Q[0]),
        .O(\rd_addr2[9]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \rd_addr2[9]_i_8 
       (.I0(minusOp1_in[14]),
        .I1(minusOp1_in[12]),
        .I2(Q[13]),
        .I3(minusOp1_in[13]),
        .O(\rd_addr2[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr2[9]_i_9 
       (.I0(minusOp1_in[11]),
        .I1(Q[12]),
        .I2(minusOp1_in[10]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(minusOp1_in[9]),
        .O(\rd_addr2[9]_i_9_n_0 ));
  FDCE \rd_addr2_reg[0] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[0]),
        .Q(\rd_addr2_reg_n_0_[0] ));
  FDCE \rd_addr2_reg[1] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[1]),
        .Q(\rd_addr2_reg_n_0_[1] ));
  CARRY4 \rd_addr2_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\rd_addr2_reg[1]_i_2_n_0 ,\rd_addr2_reg[1]_i_2_n_1 ,\rd_addr2_reg[1]_i_2_n_2 ,\rd_addr2_reg[1]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,rd_counter[2],1'b0}),
        .O({\rd_addr2_reg[1]_0 ,\NLW_rd_addr2_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({Q[2:1],\rd_addr2[1]_i_3_n_0 ,rd_counter[1]}));
  FDCE \rd_addr2_reg[2] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[2]),
        .Q(\rd_addr2_reg_n_0_[2] ));
  FDCE \rd_addr2_reg[3] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[3]),
        .Q(\rd_addr2_reg_n_0_[3] ));
  FDCE \rd_addr2_reg[4] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[4]),
        .Q(\rd_addr2_reg_n_0_[4] ));
  FDCE \rd_addr2_reg[5] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[5]),
        .Q(\rd_addr2_reg_n_0_[5] ));
  CARRY4 \rd_addr2_reg[5]_i_2 
       (.CI(\rd_addr2_reg[1]_i_2_n_0 ),
        .CO({\rd_addr2_reg[5]_i_2_n_0 ,\rd_addr2_reg[5]_i_2_n_1 ,\rd_addr2_reg[5]_i_2_n_2 ,\rd_addr2_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rd_addr2_reg[5]_0 ),
        .S(Q[6:3]));
  FDCE \rd_addr2_reg[6] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[6]),
        .Q(\rd_addr2_reg_n_0_[6] ));
  FDCE \rd_addr2_reg[7] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[7]),
        .Q(\rd_addr2_reg_n_0_[7] ));
  FDCE \rd_addr2_reg[8] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[8]),
        .Q(\rd_addr2_reg_n_0_[8] ));
  FDCE \rd_addr2_reg[9] 
       (.C(CLK),
        .CE(\rd_addr2[9]_i_1_n_0 ),
        .CLR(RST),
        .D(sof_reg_rep_6[9]),
        .Q(\rd_addr2_reg_n_0_[9] ));
  CARRY4 \rd_addr2_reg[9]_i_4 
       (.CI(\rd_addr2_reg[5]_i_2_n_0 ),
        .CO({\NLW_rd_addr2_reg[9]_i_4_CO_UNCONNECTED [3],\rd_addr2_reg[9]_i_4_n_1 ,\rd_addr2_reg[9]_i_4_n_2 ,\rd_addr2_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rd_addr2_reg[9]_0 ),
        .S(Q[10:7]));
  CARRY4 \rd_addr2_reg[9]_i_5 
       (.CI(\rd_addr2_reg[9]_i_6_n_0 ),
        .CO({\rd_addr2_reg[9]_1 ,\rd_addr2_reg[9]_i_5_n_1 ,\rd_addr2_reg[9]_i_5_n_2 ,\rd_addr2_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_addr2_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({\image_size_reg_reg[31]_3 ,\image_size_reg_reg[31]_5 ,\rd_addr2[9]_i_8_n_0 ,\rd_addr2[9]_i_9_n_0 }));
  CARRY4 \rd_addr2_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\rd_addr2_reg[9]_i_6_n_0 ,\rd_addr2_reg[9]_i_6_n_1 ,\rd_addr2_reg[9]_i_6_n_2 ,\rd_addr2_reg[9]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_addr2_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\rd_addr2[9]_i_10_n_0 ,\rd_addr2[9]_i_11_n_0 ,\rd_addr2[9]_i_12_n_0 ,\rd_addr2[9]_i_13_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[1]_i_3 
       (.I0(\wr_counter_reg_n_0_[2] ),
        .O(\rd_addr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \rd_addr[9]_i_1 
       (.I0(\rd_addr[9]_i_3_n_0 ),
        .I1(\wr_counter_reg[15]_0 [0]),
        .I2(\wr_counter_reg_n_0_[1] ),
        .I3(\wr_counter_reg_n_0_[2] ),
        .I4(\rd_addr[9]_i_4_n_0 ),
        .I5(sof_reg_rep__0_0),
        .O(rd_addr));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rd_addr[9]_i_12 
       (.I0(wr_mod_reg[13]),
        .I1(wr_mod_reg[12]),
        .I2(wr_mod_reg[15]),
        .I3(wr_mod_reg[14]),
        .O(\rd_addr[9]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \rd_addr[9]_i_15 
       (.I0(minusOp1_in[14]),
        .I1(minusOp1_in[12]),
        .I2(\wr_counter_reg[15]_0 [13]),
        .I3(minusOp1_in[13]),
        .O(\rd_addr[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr[9]_i_16 
       (.I0(minusOp1_in[11]),
        .I1(\wr_counter_reg[15]_0 [12]),
        .I2(minusOp1_in[10]),
        .I3(\wr_counter_reg[15]_0 [11]),
        .I4(\wr_counter_reg[15]_0 [10]),
        .I5(minusOp1_in[9]),
        .O(\rd_addr[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr[9]_i_19 
       (.I0(minusOp1_in[8]),
        .I1(\wr_counter_reg[15]_0 [9]),
        .I2(minusOp1_in[7]),
        .I3(\wr_counter_reg[15]_0 [8]),
        .I4(\wr_counter_reg[15]_0 [7]),
        .I5(minusOp1_in[6]),
        .O(\rd_addr[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr[9]_i_20 
       (.I0(minusOp1_in[5]),
        .I1(\wr_counter_reg[15]_0 [6]),
        .I2(minusOp1_in[4]),
        .I3(\wr_counter_reg[15]_0 [5]),
        .I4(\wr_counter_reg[15]_0 [4]),
        .I5(minusOp1_in[3]),
        .O(\rd_addr[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_addr[9]_i_21 
       (.I0(minusOp1_in[2]),
        .I1(\wr_counter_reg[15]_0 [3]),
        .I2(minusOp1_in[1]),
        .I3(\wr_counter_reg[15]_0 [2]),
        .I4(\wr_counter_reg[15]_0 [1]),
        .I5(minusOp1_in[0]),
        .O(\rd_addr[9]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rd_addr[9]_i_22 
       (.I0(\wr_counter_reg_n_0_[2] ),
        .I1(\wr_counter_reg_n_0_[1] ),
        .I2(\wr_counter_reg[15]_0 [0]),
        .O(\rd_addr[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rd_addr[9]_i_3 
       (.I0(\rd_addr[9]_i_8_n_0 ),
        .I1(\wr_mod_reg[11]_0 [1]),
        .I2(\wr_mod_reg[11]_0 [0]),
        .I3(\wr_mod_reg[11]_0 [3]),
        .I4(\wr_mod_reg[11]_0 [2]),
        .I5(\rd_addr[9]_i_9_n_0 ),
        .O(\rd_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_addr[9]_i_4 
       (.I0(iram_wren),
        .I1(\counter_reg[0]_0 ),
        .O(\rd_addr[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rd_addr[9]_i_8 
       (.I0(\wr_mod_reg[11]_0 [5]),
        .I1(\wr_mod_reg[11]_0 [4]),
        .I2(\wr_mod_reg[11]_0 [7]),
        .I3(\wr_mod_reg[11]_0 [6]),
        .O(\rd_addr[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rd_addr[9]_i_9 
       (.I0(\wr_mod_reg[11]_0 [10]),
        .I1(\wr_mod_reg[11]_0 [11]),
        .I2(\wr_mod_reg[11]_0 [8]),
        .I3(\wr_mod_reg[11]_0 [9]),
        .I4(\rd_addr[9]_i_12_n_0 ),
        .O(\rd_addr[9]_i_9_n_0 ));
  FDCE \rd_addr_reg[0] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[0]),
        .Q(\rd_addr_reg_n_0_[0] ));
  FDCE \rd_addr_reg[1] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[1]),
        .Q(\rd_addr_reg_n_0_[1] ));
  CARRY4 \rd_addr_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\rd_addr_reg[1]_i_2_n_0 ,\rd_addr_reg[1]_i_2_n_1 ,\rd_addr_reg[1]_i_2_n_2 ,\rd_addr_reg[1]_i_2_n_3 }),
        .CYINIT(\wr_counter_reg[15]_0 [0]),
        .DI({1'b0,1'b0,\wr_counter_reg_n_0_[2] ,1'b0}),
        .O({\rd_addr_reg[1]_0 ,\NLW_rd_addr_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\wr_counter_reg[15]_0 [2:1],\rd_addr[1]_i_3_n_0 ,\wr_counter_reg_n_0_[1] }));
  FDCE \rd_addr_reg[2] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[2]),
        .Q(\rd_addr_reg_n_0_[2] ));
  FDCE \rd_addr_reg[3] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[3]),
        .Q(\rd_addr_reg_n_0_[3] ));
  FDCE \rd_addr_reg[4] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[4]),
        .Q(\rd_addr_reg_n_0_[4] ));
  FDCE \rd_addr_reg[5] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[5]),
        .Q(\rd_addr_reg_n_0_[5] ));
  CARRY4 \rd_addr_reg[5]_i_2 
       (.CI(\rd_addr_reg[1]_i_2_n_0 ),
        .CO({\rd_addr_reg[5]_i_2_n_0 ,\rd_addr_reg[5]_i_2_n_1 ,\rd_addr_reg[5]_i_2_n_2 ,\rd_addr_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rd_addr_reg[5]_0 ),
        .S(\wr_counter_reg[15]_0 [6:3]));
  FDCE \rd_addr_reg[6] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[6]),
        .Q(\rd_addr_reg_n_0_[6] ));
  FDCE \rd_addr_reg[7] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[7]),
        .Q(\rd_addr_reg_n_0_[7] ));
  FDCE \rd_addr_reg[8] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[8]),
        .Q(\rd_addr_reg_n_0_[8] ));
  FDCE \rd_addr_reg[9] 
       (.C(CLK),
        .CE(rd_addr),
        .CLR(RST),
        .D(sof_reg_rep__0_7[9]),
        .Q(\rd_addr_reg_n_0_[9] ));
  CARRY4 \rd_addr_reg[9]_i_10 
       (.CI(\rd_addr_reg[9]_i_13_n_0 ),
        .CO({\rd_addr_reg[9]_1 ,\rd_addr_reg[9]_i_10_n_1 ,\rd_addr_reg[9]_i_10_n_2 ,\rd_addr_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_addr_reg[9]_i_10_O_UNCONNECTED [3:0]),
        .S({\image_size_reg_reg[31]_3 ,\image_size_reg_reg[31]_4 ,\rd_addr[9]_i_15_n_0 ,\rd_addr[9]_i_16_n_0 }));
  CARRY4 \rd_addr_reg[9]_i_13 
       (.CI(1'b0),
        .CO({\rd_addr_reg[9]_i_13_n_0 ,\rd_addr_reg[9]_i_13_n_1 ,\rd_addr_reg[9]_i_13_n_2 ,\rd_addr_reg[9]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_addr_reg[9]_i_13_O_UNCONNECTED [3:0]),
        .S({\rd_addr[9]_i_19_n_0 ,\rd_addr[9]_i_20_n_0 ,\rd_addr[9]_i_21_n_0 ,\rd_addr[9]_i_22_n_0 }));
  CARRY4 \rd_addr_reg[9]_i_7 
       (.CI(\rd_addr_reg[5]_i_2_n_0 ),
        .CO({\NLW_rd_addr_reg[9]_i_7_CO_UNCONNECTED [3],\rd_addr_reg[9]_i_7_n_1 ,\rd_addr_reg[9]_i_7_n_2 ,\rd_addr_reg[9]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rd_addr_reg[9]_0 ),
        .S(\wr_counter_reg[15]_0 [10:7]));
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[10]_i_1 
       (.I0(plusOp[10]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[11]_i_1 
       (.I0(plusOp[11]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[12]_i_1 
       (.I0(plusOp[12]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[13]_i_1 
       (.I0(plusOp[13]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[14]_i_1 
       (.I0(plusOp[14]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[15]_i_2 
       (.I0(plusOp[15]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[1]_i_1 
       (.I0(plusOp[1]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[2]_i_1 
       (.I0(plusOp[2]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[3]_i_1 
       (.I0(plusOp[3]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[4]_i_1 
       (.I0(plusOp[4]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[5]_i_1 
       (.I0(plusOp[5]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[6]_i_1 
       (.I0(plusOp[6]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[7]_i_1 
       (.I0(plusOp[7]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[8]_i_1 
       (.I0(plusOp[8]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rd_counter[9]_i_1 
       (.I0(plusOp[9]),
        .I1(sof_reg_rep_0),
        .I2(\image_size_reg_reg[31]_0 ),
        .O(\rd_counter[9]_i_1_n_0 ));
  FDCE \rd_counter_reg[0] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(sof_reg_rep_3),
        .Q(Q[0]));
  FDCE \rd_counter_reg[10] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[10]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \rd_counter_reg[11] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[11]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \rd_counter_reg[12] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[12]_i_1_n_0 ),
        .Q(Q[10]));
  CARRY4 \rd_counter_reg[12]_i_2 
       (.CI(\rd_counter_reg[8]_i_2_n_0 ),
        .CO({\rd_counter_reg[12]_i_2_n_0 ,\rd_counter_reg[12]_i_2_n_1 ,\rd_counter_reg[12]_i_2_n_2 ,\rd_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(Q[10:7]));
  FDCE \rd_counter_reg[13] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[13]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \rd_counter_reg[14] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[14]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \rd_counter_reg[15] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[15]_i_2_n_0 ),
        .Q(Q[13]));
  CARRY4 \rd_counter_reg[15]_i_3 
       (.CI(\rd_counter_reg[12]_i_2_n_0 ),
        .CO({\NLW_rd_counter_reg[15]_i_3_CO_UNCONNECTED [3:2],\rd_counter_reg[15]_i_3_n_2 ,\rd_counter_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_counter_reg[15]_i_3_O_UNCONNECTED [3],plusOp[15:13]}),
        .S({1'b0,Q[13:11]}));
  FDCE \rd_counter_reg[1] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[1]_i_1_n_0 ),
        .Q(rd_counter[1]));
  FDCE \rd_counter_reg[2] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[2]_i_1_n_0 ),
        .Q(rd_counter[2]));
  FDCE \rd_counter_reg[3] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_counter_reg[4] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[4]_i_1_n_0 ),
        .Q(Q[2]));
  CARRY4 \rd_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\rd_counter_reg[4]_i_2_n_0 ,\rd_counter_reg[4]_i_2_n_1 ,\rd_counter_reg[4]_i_2_n_2 ,\rd_counter_reg[4]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({Q[2:1],rd_counter}));
  FDCE \rd_counter_reg[5] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[5]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_counter_reg[6] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[6]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_counter_reg[7] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[7]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \rd_counter_reg[8] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[8]_i_1_n_0 ),
        .Q(Q[6]));
  CARRY4 \rd_counter_reg[8]_i_2 
       (.CI(\rd_counter_reg[4]_i_2_n_0 ),
        .CO({\rd_counter_reg[8]_i_2_n_0 ,\rd_counter_reg[8]_i_2_n_1 ,\rd_counter_reg[8]_i_2_n_2 ,\rd_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(Q[6:3]));
  FDCE \rd_counter_reg[9] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter[9]_i_1_n_0 ),
        .Q(Q[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[0]_i_3 
       (.I0(rd_counter_total_reg[3]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[0]_i_4 
       (.I0(rd_counter_total_reg[2]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[0]_i_5 
       (.I0(rd_counter_total_reg[1]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_counter_total[0]_i_6 
       (.I0(rd_counter_total_reg[0]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[12]_i_2 
       (.I0(\rd_counter_total_reg[19]_0 [11]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[12]_i_3 
       (.I0(\rd_counter_total_reg[19]_0 [10]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[12]_i_4 
       (.I0(\rd_counter_total_reg[19]_0 [9]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[12]_i_5 
       (.I0(\rd_counter_total_reg[19]_0 [8]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[16]_i_2 
       (.I0(rd_counter_total_reg[19]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[16]_i_3 
       (.I0(\rd_counter_total_reg[19]_0 [14]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[16]_i_4 
       (.I0(\rd_counter_total_reg[19]_0 [13]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[16]_i_5 
       (.I0(\rd_counter_total_reg[19]_0 [12]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[20]_i_2 
       (.I0(rd_counter_total_reg[23]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[20]_i_3 
       (.I0(rd_counter_total_reg[22]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[20]_i_4 
       (.I0(rd_counter_total_reg[21]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[20]_i_5 
       (.I0(rd_counter_total_reg[20]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[24]_i_2 
       (.I0(rd_counter_total_reg[27]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[24]_i_3 
       (.I0(rd_counter_total_reg[26]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[24]_i_4 
       (.I0(rd_counter_total_reg[25]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[24]_i_5 
       (.I0(rd_counter_total_reg[24]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[28]_i_2 
       (.I0(rd_counter_total_reg[31]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[28]_i_3 
       (.I0(rd_counter_total_reg[30]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[28]_i_4 
       (.I0(rd_counter_total_reg[29]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[28]_i_5 
       (.I0(rd_counter_total_reg[28]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[4]_i_2 
       (.I0(\rd_counter_total_reg[19]_0 [3]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[4]_i_3 
       (.I0(\rd_counter_total_reg[19]_0 [2]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[4]_i_4 
       (.I0(\rd_counter_total_reg[19]_0 [1]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[4]_i_5 
       (.I0(\rd_counter_total_reg[19]_0 [0]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[8]_i_2 
       (.I0(\rd_counter_total_reg[19]_0 [7]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[8]_i_3 
       (.I0(\rd_counter_total_reg[19]_0 [6]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[8]_i_4 
       (.I0(\rd_counter_total_reg[19]_0 [5]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_counter_total[8]_i_5 
       (.I0(\rd_counter_total_reg[19]_0 [4]),
        .I1(sof_reg_rep_0),
        .O(\rd_counter_total[8]_i_5_n_0 ));
  FDCE \rd_counter_total_reg[0] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[0]_i_1_n_7 ),
        .Q(rd_counter_total_reg[0]));
  CARRY4 \rd_counter_total_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\rd_counter_total_reg[0]_i_1_n_0 ,\rd_counter_total_reg[0]_i_1_n_1 ,\rd_counter_total_reg[0]_i_1_n_2 ,\rd_counter_total_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sof_reg_rep_1}),
        .O({\rd_counter_total_reg[0]_i_1_n_4 ,\rd_counter_total_reg[0]_i_1_n_5 ,\rd_counter_total_reg[0]_i_1_n_6 ,\rd_counter_total_reg[0]_i_1_n_7 }),
        .S({\rd_counter_total[0]_i_3_n_0 ,\rd_counter_total[0]_i_4_n_0 ,\rd_counter_total[0]_i_5_n_0 ,\rd_counter_total[0]_i_6_n_0 }));
  FDCE \rd_counter_total_reg[10] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[8]_i_1_n_5 ),
        .Q(\rd_counter_total_reg[19]_0 [6]));
  FDCE \rd_counter_total_reg[11] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[8]_i_1_n_4 ),
        .Q(\rd_counter_total_reg[19]_0 [7]));
  FDCE \rd_counter_total_reg[12] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[12]_i_1_n_7 ),
        .Q(\rd_counter_total_reg[19]_0 [8]));
  CARRY4 \rd_counter_total_reg[12]_i_1 
       (.CI(\rd_counter_total_reg[8]_i_1_n_0 ),
        .CO({\rd_counter_total_reg[12]_i_1_n_0 ,\rd_counter_total_reg[12]_i_1_n_1 ,\rd_counter_total_reg[12]_i_1_n_2 ,\rd_counter_total_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[12]_i_1_n_4 ,\rd_counter_total_reg[12]_i_1_n_5 ,\rd_counter_total_reg[12]_i_1_n_6 ,\rd_counter_total_reg[12]_i_1_n_7 }),
        .S({\rd_counter_total[12]_i_2_n_0 ,\rd_counter_total[12]_i_3_n_0 ,\rd_counter_total[12]_i_4_n_0 ,\rd_counter_total[12]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[13] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[12]_i_1_n_6 ),
        .Q(\rd_counter_total_reg[19]_0 [9]));
  FDCE \rd_counter_total_reg[14] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[12]_i_1_n_5 ),
        .Q(\rd_counter_total_reg[19]_0 [10]));
  FDCE \rd_counter_total_reg[15] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[12]_i_1_n_4 ),
        .Q(\rd_counter_total_reg[19]_0 [11]));
  FDCE \rd_counter_total_reg[16] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[16]_i_1_n_7 ),
        .Q(\rd_counter_total_reg[19]_0 [12]));
  CARRY4 \rd_counter_total_reg[16]_i_1 
       (.CI(\rd_counter_total_reg[12]_i_1_n_0 ),
        .CO({\rd_counter_total_reg[16]_i_1_n_0 ,\rd_counter_total_reg[16]_i_1_n_1 ,\rd_counter_total_reg[16]_i_1_n_2 ,\rd_counter_total_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[16]_i_1_n_4 ,\rd_counter_total_reg[16]_i_1_n_5 ,\rd_counter_total_reg[16]_i_1_n_6 ,\rd_counter_total_reg[16]_i_1_n_7 }),
        .S({\rd_counter_total[16]_i_2_n_0 ,\rd_counter_total[16]_i_3_n_0 ,\rd_counter_total[16]_i_4_n_0 ,\rd_counter_total[16]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[17] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[16]_i_1_n_6 ),
        .Q(\rd_counter_total_reg[19]_0 [13]));
  FDCE \rd_counter_total_reg[18] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[16]_i_1_n_5 ),
        .Q(\rd_counter_total_reg[19]_0 [14]));
  FDCE \rd_counter_total_reg[19] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[16]_i_1_n_4 ),
        .Q(rd_counter_total_reg[19]));
  FDCE \rd_counter_total_reg[1] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[0]_i_1_n_6 ),
        .Q(rd_counter_total_reg[1]));
  FDCE \rd_counter_total_reg[20] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[20]_i_1_n_7 ),
        .Q(rd_counter_total_reg[20]));
  CARRY4 \rd_counter_total_reg[20]_i_1 
       (.CI(\rd_counter_total_reg[16]_i_1_n_0 ),
        .CO({\rd_counter_total_reg[20]_i_1_n_0 ,\rd_counter_total_reg[20]_i_1_n_1 ,\rd_counter_total_reg[20]_i_1_n_2 ,\rd_counter_total_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[20]_i_1_n_4 ,\rd_counter_total_reg[20]_i_1_n_5 ,\rd_counter_total_reg[20]_i_1_n_6 ,\rd_counter_total_reg[20]_i_1_n_7 }),
        .S({\rd_counter_total[20]_i_2_n_0 ,\rd_counter_total[20]_i_3_n_0 ,\rd_counter_total[20]_i_4_n_0 ,\rd_counter_total[20]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[21] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[20]_i_1_n_6 ),
        .Q(rd_counter_total_reg[21]));
  FDCE \rd_counter_total_reg[22] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[20]_i_1_n_5 ),
        .Q(rd_counter_total_reg[22]));
  FDCE \rd_counter_total_reg[23] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[20]_i_1_n_4 ),
        .Q(rd_counter_total_reg[23]));
  FDCE \rd_counter_total_reg[24] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[24]_i_1_n_7 ),
        .Q(rd_counter_total_reg[24]));
  CARRY4 \rd_counter_total_reg[24]_i_1 
       (.CI(\rd_counter_total_reg[20]_i_1_n_0 ),
        .CO({\rd_counter_total_reg[24]_i_1_n_0 ,\rd_counter_total_reg[24]_i_1_n_1 ,\rd_counter_total_reg[24]_i_1_n_2 ,\rd_counter_total_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[24]_i_1_n_4 ,\rd_counter_total_reg[24]_i_1_n_5 ,\rd_counter_total_reg[24]_i_1_n_6 ,\rd_counter_total_reg[24]_i_1_n_7 }),
        .S({\rd_counter_total[24]_i_2_n_0 ,\rd_counter_total[24]_i_3_n_0 ,\rd_counter_total[24]_i_4_n_0 ,\rd_counter_total[24]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[25] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[24]_i_1_n_6 ),
        .Q(rd_counter_total_reg[25]));
  FDCE \rd_counter_total_reg[26] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[24]_i_1_n_5 ),
        .Q(rd_counter_total_reg[26]));
  FDCE \rd_counter_total_reg[27] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[24]_i_1_n_4 ),
        .Q(rd_counter_total_reg[27]));
  FDCE \rd_counter_total_reg[28] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[28]_i_1_n_7 ),
        .Q(rd_counter_total_reg[28]));
  CARRY4 \rd_counter_total_reg[28]_i_1 
       (.CI(\rd_counter_total_reg[24]_i_1_n_0 ),
        .CO({\NLW_rd_counter_total_reg[28]_i_1_CO_UNCONNECTED [3],\rd_counter_total_reg[28]_i_1_n_1 ,\rd_counter_total_reg[28]_i_1_n_2 ,\rd_counter_total_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[28]_i_1_n_4 ,\rd_counter_total_reg[28]_i_1_n_5 ,\rd_counter_total_reg[28]_i_1_n_6 ,\rd_counter_total_reg[28]_i_1_n_7 }),
        .S({\rd_counter_total[28]_i_2_n_0 ,\rd_counter_total[28]_i_3_n_0 ,\rd_counter_total[28]_i_4_n_0 ,\rd_counter_total[28]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[29] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[28]_i_1_n_6 ),
        .Q(rd_counter_total_reg[29]));
  FDCE \rd_counter_total_reg[2] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[0]_i_1_n_5 ),
        .Q(rd_counter_total_reg[2]));
  FDCE \rd_counter_total_reg[30] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[28]_i_1_n_5 ),
        .Q(rd_counter_total_reg[30]));
  FDCE \rd_counter_total_reg[31] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[28]_i_1_n_4 ),
        .Q(rd_counter_total_reg[31]));
  FDCE \rd_counter_total_reg[3] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[0]_i_1_n_4 ),
        .Q(rd_counter_total_reg[3]));
  FDCE \rd_counter_total_reg[4] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[4]_i_1_n_7 ),
        .Q(\rd_counter_total_reg[19]_0 [0]));
  CARRY4 \rd_counter_total_reg[4]_i_1 
       (.CI(\rd_counter_total_reg[0]_i_1_n_0 ),
        .CO({\rd_counter_total_reg[4]_i_1_n_0 ,\rd_counter_total_reg[4]_i_1_n_1 ,\rd_counter_total_reg[4]_i_1_n_2 ,\rd_counter_total_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[4]_i_1_n_4 ,\rd_counter_total_reg[4]_i_1_n_5 ,\rd_counter_total_reg[4]_i_1_n_6 ,\rd_counter_total_reg[4]_i_1_n_7 }),
        .S({\rd_counter_total[4]_i_2_n_0 ,\rd_counter_total[4]_i_3_n_0 ,\rd_counter_total[4]_i_4_n_0 ,\rd_counter_total[4]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[5] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[4]_i_1_n_6 ),
        .Q(\rd_counter_total_reg[19]_0 [1]));
  FDCE \rd_counter_total_reg[6] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[4]_i_1_n_5 ),
        .Q(\rd_counter_total_reg[19]_0 [2]));
  FDCE \rd_counter_total_reg[7] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[4]_i_1_n_4 ),
        .Q(\rd_counter_total_reg[19]_0 [3]));
  FDCE \rd_counter_total_reg[8] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[8]_i_1_n_7 ),
        .Q(\rd_counter_total_reg[19]_0 [4]));
  CARRY4 \rd_counter_total_reg[8]_i_1 
       (.CI(\rd_counter_total_reg[4]_i_1_n_0 ),
        .CO({\rd_counter_total_reg[8]_i_1_n_0 ,\rd_counter_total_reg[8]_i_1_n_1 ,\rd_counter_total_reg[8]_i_1_n_2 ,\rd_counter_total_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_counter_total_reg[8]_i_1_n_4 ,\rd_counter_total_reg[8]_i_1_n_5 ,\rd_counter_total_reg[8]_i_1_n_6 ,\rd_counter_total_reg[8]_i_1_n_7 }),
        .S({\rd_counter_total[8]_i_2_n_0 ,\rd_counter_total[8]_i_3_n_0 ,\rd_counter_total[8]_i_4_n_0 ,\rd_counter_total[8]_i_5_n_0 }));
  FDCE \rd_counter_total_reg[9] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_counter_total_reg[8]_i_1_n_6 ),
        .Q(\rd_counter_total_reg[19]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[0]_i_4 
       (.I0(\rd_mod_reg[11]_0 [3]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[0]_i_5 
       (.I0(\rd_mod_reg[11]_0 [2]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[0]_i_6 
       (.I0(\rd_mod_reg[11]_0 [1]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \rd_mod[0]_i_7 
       (.I0(\rd_mod_reg[11]_0 [0]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[12]_i_2 
       (.I0(rd_mod_reg[15]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[12]_i_3 
       (.I0(rd_mod_reg[14]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[12]_i_4 
       (.I0(rd_mod_reg[13]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[12]_i_5 
       (.I0(rd_mod_reg[12]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[4]_i_2 
       (.I0(\rd_mod_reg[11]_0 [7]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[4]_i_3 
       (.I0(\rd_mod_reg[11]_0 [6]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[4]_i_4 
       (.I0(\rd_mod_reg[11]_0 [5]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[4]_i_5 
       (.I0(\rd_mod_reg[11]_0 [4]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[8]_i_2 
       (.I0(\rd_mod_reg[11]_0 [11]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[8]_i_3 
       (.I0(\rd_mod_reg[11]_0 [10]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[8]_i_4 
       (.I0(\rd_mod_reg[11]_0 [9]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_mod[8]_i_5 
       (.I0(\rd_mod_reg[11]_0 [8]),
        .I1(sof_reg_rep_0),
        .O(\rd_mod[8]_i_5_n_0 ));
  FDPE \rd_mod_reg[0] 
       (.C(CLK),
        .CE(rd_mod),
        .D(\rd_mod_reg[0]_i_2_n_7 ),
        .PRE(RST),
        .Q(\rd_mod_reg[11]_0 [0]));
  CARRY4 \rd_mod_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rd_mod_reg[0]_i_2_n_0 ,\rd_mod_reg[0]_i_2_n_1 ,\rd_mod_reg[0]_i_2_n_2 ,\rd_mod_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sof_reg_rep_2}),
        .O({\rd_mod_reg[0]_i_2_n_4 ,\rd_mod_reg[0]_i_2_n_5 ,\rd_mod_reg[0]_i_2_n_6 ,\rd_mod_reg[0]_i_2_n_7 }),
        .S({\rd_mod[0]_i_4_n_0 ,\rd_mod[0]_i_5_n_0 ,\rd_mod[0]_i_6_n_0 ,\rd_mod[0]_i_7_n_0 }));
  FDCE \rd_mod_reg[10] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[8]_i_1_n_5 ),
        .Q(\rd_mod_reg[11]_0 [10]));
  FDCE \rd_mod_reg[11] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[8]_i_1_n_4 ),
        .Q(\rd_mod_reg[11]_0 [11]));
  FDCE \rd_mod_reg[12] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[12]_i_1_n_7 ),
        .Q(rd_mod_reg[12]));
  CARRY4 \rd_mod_reg[12]_i_1 
       (.CI(\rd_mod_reg[8]_i_1_n_0 ),
        .CO({\NLW_rd_mod_reg[12]_i_1_CO_UNCONNECTED [3],\rd_mod_reg[12]_i_1_n_1 ,\rd_mod_reg[12]_i_1_n_2 ,\rd_mod_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_mod_reg[12]_i_1_n_4 ,\rd_mod_reg[12]_i_1_n_5 ,\rd_mod_reg[12]_i_1_n_6 ,\rd_mod_reg[12]_i_1_n_7 }),
        .S({\rd_mod[12]_i_2_n_0 ,\rd_mod[12]_i_3_n_0 ,\rd_mod[12]_i_4_n_0 ,\rd_mod[12]_i_5_n_0 }));
  FDCE \rd_mod_reg[13] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[12]_i_1_n_6 ),
        .Q(rd_mod_reg[13]));
  FDCE \rd_mod_reg[14] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[12]_i_1_n_5 ),
        .Q(rd_mod_reg[14]));
  FDCE \rd_mod_reg[15] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[12]_i_1_n_4 ),
        .Q(rd_mod_reg[15]));
  FDCE \rd_mod_reg[1] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[0]_i_2_n_6 ),
        .Q(\rd_mod_reg[11]_0 [1]));
  FDCE \rd_mod_reg[2] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[0]_i_2_n_5 ),
        .Q(\rd_mod_reg[11]_0 [2]));
  FDCE \rd_mod_reg[3] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[0]_i_2_n_4 ),
        .Q(\rd_mod_reg[11]_0 [3]));
  FDCE \rd_mod_reg[4] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[4]_i_1_n_7 ),
        .Q(\rd_mod_reg[11]_0 [4]));
  CARRY4 \rd_mod_reg[4]_i_1 
       (.CI(\rd_mod_reg[0]_i_2_n_0 ),
        .CO({\rd_mod_reg[4]_i_1_n_0 ,\rd_mod_reg[4]_i_1_n_1 ,\rd_mod_reg[4]_i_1_n_2 ,\rd_mod_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_mod_reg[4]_i_1_n_4 ,\rd_mod_reg[4]_i_1_n_5 ,\rd_mod_reg[4]_i_1_n_6 ,\rd_mod_reg[4]_i_1_n_7 }),
        .S({\rd_mod[4]_i_2_n_0 ,\rd_mod[4]_i_3_n_0 ,\rd_mod[4]_i_4_n_0 ,\rd_mod[4]_i_5_n_0 }));
  FDCE \rd_mod_reg[5] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[4]_i_1_n_6 ),
        .Q(\rd_mod_reg[11]_0 [5]));
  FDCE \rd_mod_reg[6] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[4]_i_1_n_5 ),
        .Q(\rd_mod_reg[11]_0 [6]));
  FDCE \rd_mod_reg[7] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[4]_i_1_n_4 ),
        .Q(\rd_mod_reg[11]_0 [7]));
  FDCE \rd_mod_reg[8] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[8]_i_1_n_7 ),
        .Q(\rd_mod_reg[11]_0 [8]));
  CARRY4 \rd_mod_reg[8]_i_1 
       (.CI(\rd_mod_reg[4]_i_1_n_0 ),
        .CO({\rd_mod_reg[8]_i_1_n_0 ,\rd_mod_reg[8]_i_1_n_1 ,\rd_mod_reg[8]_i_1_n_2 ,\rd_mod_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rd_mod_reg[8]_i_1_n_4 ,\rd_mod_reg[8]_i_1_n_5 ,\rd_mod_reg[8]_i_1_n_6 ,\rd_mod_reg[8]_i_1_n_7 }),
        .S({\rd_mod[8]_i_2_n_0 ,\rd_mod[8]_i_3_n_0 ,\rd_mod[8]_i_4_n_0 ,\rd_mod[8]_i_5_n_0 }));
  FDCE \rd_mod_reg[9] 
       (.C(CLK),
        .CE(rd_mod),
        .CLR(RST),
        .D(\rd_mod_reg[8]_i_1_n_6 ),
        .Q(\rd_mod_reg[11]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[11]_i_2 
       (.I0(\image_size_reg_reg[26]_1 [3]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[11] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[11]_i_3 
       (.I0(\image_size_reg_reg[26]_1 [2]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[10] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[11]_i_4 
       (.I0(\image_size_reg_reg[26]_1 [1]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[9] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[11]_i_5 
       (.I0(\image_size_reg_reg[26]_1 [0]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[8] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[11]_i_6 
       (.I0(\rd_ptr_reg_n_0_[11] ),
        .I1(\image_size_reg_reg[26]_1 [3]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [11]),
        .I4(p_1_in),
        .O(\rd_ptr[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[11]_i_7 
       (.I0(\rd_ptr_reg_n_0_[10] ),
        .I1(\image_size_reg_reg[26]_1 [2]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [10]),
        .I4(p_1_in),
        .O(\rd_ptr[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[11]_i_8 
       (.I0(\rd_ptr_reg_n_0_[9] ),
        .I1(\image_size_reg_reg[26]_1 [1]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [9]),
        .I4(p_1_in),
        .O(\rd_ptr[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[11]_i_9 
       (.I0(\rd_ptr_reg_n_0_[8] ),
        .I1(\image_size_reg_reg[26]_1 [0]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [8]),
        .I4(p_1_in),
        .O(\rd_ptr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[12]_i_2 
       (.I0(\rd_ptr_reg_n_0_[12] ),
        .I1(\image_size_reg_reg[26]_2 ),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [12]),
        .I4(p_1_in),
        .O(\rd_ptr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rd_ptr[12]_i_4 
       (.I0(rd_counter[2]),
        .I1(rd_counter[1]),
        .I2(Q[0]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[3]_i_2 
       (.I0(\image_size_reg_reg[18] [2]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[3] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[3]_i_3 
       (.I0(\image_size_reg_reg[18] [1]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[2] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[3]_i_4 
       (.I0(\image_size_reg_reg[18] [0]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[1] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \rd_ptr[3]_i_5 
       (.I0(img_size_x[0]),
        .I1(\rd_ptr_reg[12]_0 [0]),
        .I2(p_1_in),
        .I3(\rd_ptr_reg_n_0_[0] ),
        .I4(sof_reg_rep_0),
        .O(\rd_ptr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[3]_i_6 
       (.I0(\rd_ptr_reg_n_0_[3] ),
        .I1(\image_size_reg_reg[18] [2]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [3]),
        .I4(p_1_in),
        .O(\rd_ptr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[3]_i_7 
       (.I0(\image_size_reg_reg[18] [1]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[2] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[3]_i_8 
       (.I0(\image_size_reg_reg[18] [0]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[1] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h005500C0)) 
    \rd_ptr[3]_i_9 
       (.I0(\rd_ptr_reg_n_0_[0] ),
        .I1(\rd_ptr_reg[12]_0 [0]),
        .I2(img_size_x[0]),
        .I3(sof_reg_rep_0),
        .I4(p_1_in),
        .O(\rd_ptr[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[7]_i_2 
       (.I0(\image_size_reg_reg[22]_0 [3]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[7] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[7]_i_3 
       (.I0(\image_size_reg_reg[22]_0 [2]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[6] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[7]_i_4 
       (.I0(\image_size_reg_reg[22]_0 [1]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[5] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0002)) 
    \rd_ptr[7]_i_5 
       (.I0(\image_size_reg_reg[22]_0 [0]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .I3(rd_counter[2]),
        .I4(\rd_ptr_reg_n_0_[4] ),
        .I5(sof_reg_rep_0),
        .O(\rd_ptr[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[7]_i_6 
       (.I0(\rd_ptr_reg_n_0_[7] ),
        .I1(\image_size_reg_reg[22]_0 [3]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [7]),
        .I4(p_1_in),
        .O(\rd_ptr[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[7]_i_7 
       (.I0(\rd_ptr_reg_n_0_[6] ),
        .I1(\image_size_reg_reg[22]_0 [2]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [6]),
        .I4(p_1_in),
        .O(\rd_ptr[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[7]_i_8 
       (.I0(\rd_ptr_reg_n_0_[5] ),
        .I1(\image_size_reg_reg[22]_0 [1]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [5]),
        .I4(p_1_in),
        .O(\rd_ptr[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A030C)) 
    \rd_ptr[7]_i_9 
       (.I0(\rd_ptr_reg_n_0_[4] ),
        .I1(\image_size_reg_reg[22]_0 [0]),
        .I2(sof_reg_rep_0),
        .I3(\rd_ptr_reg[12]_0 [4]),
        .I4(p_1_in),
        .O(\rd_ptr[7]_i_9_n_0 ));
  FDCE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[3]_i_1_n_7 ),
        .Q(\rd_ptr_reg_n_0_[0] ));
  FDCE \rd_ptr_reg[10] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[11]_i_1_n_5 ),
        .Q(\rd_ptr_reg_n_0_[10] ));
  FDCE \rd_ptr_reg[11] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[11]_i_1_n_4 ),
        .Q(\rd_ptr_reg_n_0_[11] ));
  CARRY4 \rd_ptr_reg[11]_i_1 
       (.CI(\rd_ptr_reg[7]_i_1_n_0 ),
        .CO({\rd_ptr_reg[11]_i_1_n_0 ,\rd_ptr_reg[11]_i_1_n_1 ,\rd_ptr_reg[11]_i_1_n_2 ,\rd_ptr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[11]_i_2_n_0 ,\rd_ptr[11]_i_3_n_0 ,\rd_ptr[11]_i_4_n_0 ,\rd_ptr[11]_i_5_n_0 }),
        .O({\rd_ptr_reg[11]_i_1_n_4 ,\rd_ptr_reg[11]_i_1_n_5 ,\rd_ptr_reg[11]_i_1_n_6 ,\rd_ptr_reg[11]_i_1_n_7 }),
        .S({\rd_ptr[11]_i_6_n_0 ,\rd_ptr[11]_i_7_n_0 ,\rd_ptr[11]_i_8_n_0 ,\rd_ptr[11]_i_9_n_0 }));
  FDCE \rd_ptr_reg[12] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[12]_i_1_n_7 ),
        .Q(\rd_ptr_reg_n_0_[12] ));
  CARRY4 \rd_ptr_reg[12]_i_1 
       (.CI(\rd_ptr_reg[11]_i_1_n_0 ),
        .CO(\NLW_rd_ptr_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg[12]_i_1_O_UNCONNECTED [3:1],\rd_ptr_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\rd_ptr[12]_i_2_n_0 }));
  FDCE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[3]_i_1_n_6 ),
        .Q(\rd_ptr_reg_n_0_[1] ));
  FDCE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[3]_i_1_n_5 ),
        .Q(\rd_ptr_reg_n_0_[2] ));
  FDCE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[3]_i_1_n_4 ),
        .Q(\rd_ptr_reg_n_0_[3] ));
  CARRY4 \rd_ptr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\rd_ptr_reg[3]_i_1_n_0 ,\rd_ptr_reg[3]_i_1_n_1 ,\rd_ptr_reg[3]_i_1_n_2 ,\rd_ptr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[3]_i_2_n_0 ,\rd_ptr[3]_i_3_n_0 ,\rd_ptr[3]_i_4_n_0 ,\rd_ptr[3]_i_5_n_0 }),
        .O({\rd_ptr_reg[3]_i_1_n_4 ,\rd_ptr_reg[3]_i_1_n_5 ,\rd_ptr_reg[3]_i_1_n_6 ,\rd_ptr_reg[3]_i_1_n_7 }),
        .S({\rd_ptr[3]_i_6_n_0 ,\rd_ptr[3]_i_7_n_0 ,\rd_ptr[3]_i_8_n_0 ,\rd_ptr[3]_i_9_n_0 }));
  FDCE \rd_ptr_reg[4] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[7]_i_1_n_7 ),
        .Q(\rd_ptr_reg_n_0_[4] ));
  FDCE \rd_ptr_reg[5] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[7]_i_1_n_6 ),
        .Q(\rd_ptr_reg_n_0_[5] ));
  FDCE \rd_ptr_reg[6] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[7]_i_1_n_5 ),
        .Q(\rd_ptr_reg_n_0_[6] ));
  FDCE \rd_ptr_reg[7] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[7]_i_1_n_4 ),
        .Q(\rd_ptr_reg_n_0_[7] ));
  CARRY4 \rd_ptr_reg[7]_i_1 
       (.CI(\rd_ptr_reg[3]_i_1_n_0 ),
        .CO({\rd_ptr_reg[7]_i_1_n_0 ,\rd_ptr_reg[7]_i_1_n_1 ,\rd_ptr_reg[7]_i_1_n_2 ,\rd_ptr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[7]_i_2_n_0 ,\rd_ptr[7]_i_3_n_0 ,\rd_ptr[7]_i_4_n_0 ,\rd_ptr[7]_i_5_n_0 }),
        .O({\rd_ptr_reg[7]_i_1_n_4 ,\rd_ptr_reg[7]_i_1_n_5 ,\rd_ptr_reg[7]_i_1_n_6 ,\rd_ptr_reg[7]_i_1_n_7 }),
        .S({\rd_ptr[7]_i_6_n_0 ,\rd_ptr[7]_i_7_n_0 ,\rd_ptr[7]_i_8_n_0 ,\rd_ptr[7]_i_9_n_0 }));
  FDCE \rd_ptr_reg[8] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[11]_i_1_n_7 ),
        .Q(\rd_ptr_reg_n_0_[8] ));
  FDCE \rd_ptr_reg[9] 
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(\rd_ptr_reg[11]_i_1_n_6 ),
        .Q(\rd_ptr_reg_n_0_[9] ));
  FDCE \temp_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[0]),
        .Q(temp[0]));
  FDCE \temp_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[10]),
        .Q(temp[10]));
  FDCE \temp_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[11]),
        .Q(temp[11]));
  FDCE \temp_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[12]),
        .Q(temp[12]));
  FDCE \temp_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[13]),
        .Q(temp[13]));
  FDCE \temp_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[14]),
        .Q(temp[14]));
  FDCE \temp_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[15]),
        .Q(temp[15]));
  FDCE \temp_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[16]),
        .Q(temp[16]));
  FDCE \temp_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[17]),
        .Q(temp[17]));
  FDCE \temp_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[18]),
        .Q(temp[18]));
  FDCE \temp_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[19]),
        .Q(temp[19]));
  FDCE \temp_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[1]),
        .Q(temp[1]));
  FDCE \temp_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[20]),
        .Q(temp[20]));
  FDCE \temp_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[21]),
        .Q(temp[21]));
  FDCE \temp_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[22]),
        .Q(temp[22]));
  FDCE \temp_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[23]),
        .Q(temp[23]));
  FDCE \temp_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[2]),
        .Q(temp[2]));
  FDCE \temp_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[3]),
        .Q(temp[3]));
  FDCE \temp_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[4]),
        .Q(temp[4]));
  FDCE \temp_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[5]),
        .Q(temp[5]));
  FDCE \temp_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[6]),
        .Q(temp[6]));
  FDCE \temp_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[7]),
        .Q(temp[7]));
  FDCE \temp_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[8]),
        .Q(temp[8]));
  FDCE \temp_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(q[9]),
        .Q(temp[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    we2_i_1
       (.I0(rd_counter[1]),
        .I1(Q[0]),
        .I2(rd_counter[2]),
        .I3(sof_reg_rep_0),
        .O(we2));
  FDCE we2_reg
       (.C(CLK),
        .CE(rd_ptr),
        .CLR(RST),
        .D(we2),
        .Q(we2_reg_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    we_i_1
       (.I0(\do1[15]_i_3_n_0 ),
        .I1(sof_reg_rep__0_1),
        .O(we));
  FDCE we_reg
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(we),
        .Q(we_reg_n_0));
  LUT5 #(
    .INIT(32'h0000F011)) 
    \wr_addr2[0]_i_1 
       (.I0(\wr_addr2_reg[1]_0 [0]),
        .I1(\image_size_reg_reg[31]_2 ),
        .I2(\data_in2_reg[11]_0 [0]),
        .I3(\counter2_reg[0]_1 ),
        .I4(sof_reg_rep_0),
        .O(\wr_addr2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF000909)) 
    \wr_addr2[1]_i_1 
       (.I0(\wr_addr2_reg[1]_0 [0]),
        .I1(\wr_addr2_reg[1]_0 [1]),
        .I2(\image_size_reg_reg[31]_2 ),
        .I3(\counter2_reg_n_0_[1] ),
        .I4(\counter2_reg[0]_1 ),
        .I5(sof_reg_rep_0),
        .O(\wr_addr2[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr2[2]_i_3 
       (.I0(rd_counter[1]),
        .O(\wr_addr2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF000909)) 
    \wr_addr2[3]_i_1 
       (.I0(\wr_addr2[3]_i_2_n_0 ),
        .I1(\wr_addr2_reg[5]_i_3_n_6 ),
        .I2(\image_size_reg_reg[31]_2 ),
        .I3(\counter2_reg_n_0_[3] ),
        .I4(\counter2_reg[0]_1 ),
        .I5(sof_reg_rep_0),
        .O(\wr_addr2[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_addr2[3]_i_2 
       (.I0(\wr_addr2_reg[1]_0 [1]),
        .I1(\wr_addr2_reg[1]_0 [0]),
        .I2(\wr_addr2_reg[2]_0 ),
        .O(\wr_addr2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF000909)) 
    \wr_addr2[4]_i_1 
       (.I0(\wr_addr2[4]_i_2_n_0 ),
        .I1(\wr_addr2_reg[5]_i_3_n_5 ),
        .I2(\image_size_reg_reg[31]_2 ),
        .I3(\counter2_reg_n_0_[4] ),
        .I4(\counter2_reg[0]_1 ),
        .I5(sof_reg_rep_0),
        .O(\wr_addr2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wr_addr2[4]_i_2 
       (.I0(\wr_addr2_reg[2]_0 ),
        .I1(\wr_addr2_reg[1]_0 [0]),
        .I2(\wr_addr2_reg[1]_0 [1]),
        .I3(\wr_addr2_reg[5]_i_3_n_6 ),
        .O(\wr_addr2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF000909)) 
    \wr_addr2[5]_i_1 
       (.I0(\wr_addr2[5]_i_2_n_0 ),
        .I1(\wr_addr2_reg[5]_i_3_n_4 ),
        .I2(\image_size_reg_reg[31]_2 ),
        .I3(\counter2_reg_n_0_[5] ),
        .I4(\counter2_reg[0]_1 ),
        .I5(sof_reg_rep_0),
        .O(\wr_addr2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wr_addr2[5]_i_2 
       (.I0(\wr_addr2_reg[5]_i_3_n_6 ),
        .I1(\wr_addr2_reg[1]_0 [1]),
        .I2(\wr_addr2_reg[1]_0 [0]),
        .I3(\wr_addr2_reg[2]_0 ),
        .I4(\wr_addr2_reg[5]_i_3_n_5 ),
        .O(\wr_addr2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF000909)) 
    \wr_addr2[6]_i_1 
       (.I0(\wr_addr2[6]_i_2_n_0 ),
        .I1(\wr_addr2_reg[8]_i_2_n_7 ),
        .I2(\image_size_reg_reg[31]_2 ),
        .I3(\counter2_reg_n_0_[6] ),
        .I4(\counter2_reg[0]_1 ),
        .I5(sof_reg_rep_0),
        .O(\wr_addr2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wr_addr2[6]_i_2 
       (.I0(\wr_addr2_reg[5]_i_3_n_5 ),
        .I1(\wr_addr2_reg[2]_0 ),
        .I2(\wr_addr2_reg[1]_0 [0]),
        .I3(\wr_addr2_reg[1]_0 [1]),
        .I4(\wr_addr2_reg[5]_i_3_n_6 ),
        .I5(\wr_addr2_reg[5]_i_3_n_4 ),
        .O(\wr_addr2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF000909)) 
    \wr_addr2[7]_i_1 
       (.I0(\wr_addr2_reg[7]_0 ),
        .I1(\wr_addr2_reg[8]_0 [0]),
        .I2(\image_size_reg_reg[31]_2 ),
        .I3(\counter2_reg_n_0_[7] ),
        .I4(\counter2_reg[0]_1 ),
        .I5(sof_reg_rep_0),
        .O(\wr_addr2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_addr2[8]_i_3 
       (.I0(\wr_addr2[6]_i_2_n_0 ),
        .I1(\wr_addr2_reg[8]_i_2_n_7 ),
        .O(\wr_addr2_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0000F011)) 
    \wr_addr2[9]_i_1 
       (.I0(\wr_addr2[9]_i_2_n_0 ),
        .I1(\image_size_reg_reg[31]_2 ),
        .I2(\counter2_reg_n_0_[9] ),
        .I3(\counter2_reg[0]_1 ),
        .I4(sof_reg_rep_0),
        .O(\wr_addr2[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \wr_addr2[9]_i_12 
       (.I0(rd_counter[2]),
        .I1(Q[0]),
        .I2(rd_counter[1]),
        .O(\wr_addr2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \wr_addr2[9]_i_2 
       (.I0(\wr_addr2[6]_i_2_n_0 ),
        .I1(\wr_addr2_reg[8]_i_2_n_7 ),
        .I2(\wr_addr2_reg[8]_0 [0]),
        .I3(\wr_addr2_reg[8]_0 [1]),
        .I4(\wr_addr2_reg[8]_i_2_n_4 ),
        .O(\wr_addr2[9]_i_2_n_0 ));
  FDCE \wr_addr2_reg[0] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[0]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[0] ));
  FDCE \wr_addr2_reg[1] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[1]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[1] ));
  FDCE \wr_addr2_reg[2] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\counter2_reg[8]_1 [0]),
        .Q(\wr_addr2_reg_n_0_[2] ));
  CARRY4 \wr_addr2_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\wr_addr2_reg[2]_i_2_n_0 ,\wr_addr2_reg[2]_i_2_n_1 ,\wr_addr2_reg[2]_i_2_n_2 ,\wr_addr2_reg[2]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,rd_counter[1]}),
        .O({\wr_addr2_reg[1]_0 ,\NLW_wr_addr2_reg[2]_i_2_O_UNCONNECTED [1:0]}),
        .S({Q[2:1],rd_counter[2],\wr_addr2[2]_i_3_n_0 }));
  FDCE \wr_addr2_reg[3] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[3]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[3] ));
  FDCE \wr_addr2_reg[4] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[4]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[4] ));
  FDCE \wr_addr2_reg[5] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[5]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[5] ));
  CARRY4 \wr_addr2_reg[5]_i_3 
       (.CI(\wr_addr2_reg[2]_i_2_n_0 ),
        .CO({\wr_addr2_reg[5]_i_3_n_0 ,\wr_addr2_reg[5]_i_3_n_1 ,\wr_addr2_reg[5]_i_3_n_2 ,\wr_addr2_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_addr2_reg[5]_i_3_n_4 ,\wr_addr2_reg[5]_i_3_n_5 ,\wr_addr2_reg[5]_i_3_n_6 ,\wr_addr2_reg[2]_0 }),
        .S(Q[6:3]));
  FDCE \wr_addr2_reg[6] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[6]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[6] ));
  FDCE \wr_addr2_reg[7] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[7]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[7] ));
  FDCE \wr_addr2_reg[8] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\counter2_reg[8]_1 [1]),
        .Q(\wr_addr2_reg_n_0_[8] ));
  CARRY4 \wr_addr2_reg[8]_i_2 
       (.CI(\wr_addr2_reg[5]_i_3_n_0 ),
        .CO({\NLW_wr_addr2_reg[8]_i_2_CO_UNCONNECTED [3],\wr_addr2_reg[8]_i_2_n_1 ,\wr_addr2_reg[8]_i_2_n_2 ,\wr_addr2_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_addr2_reg[8]_i_2_n_4 ,\wr_addr2_reg[8]_0 ,\wr_addr2_reg[8]_i_2_n_7 }),
        .S(Q[10:7]));
  FDCE \wr_addr2_reg[9] 
       (.C(CLK),
        .CE(\do2[15]_i_1_n_0 ),
        .CLR(RST),
        .D(\wr_addr2[9]_i_1_n_0 ),
        .Q(\wr_addr2_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h0000A0A3)) 
    \wr_addr[0]_i_1 
       (.I0(\data_in_reg[11]_0 [0]),
        .I1(\wr_addr_reg[8]_0 [0]),
        .I2(\counter_reg[0]_1 ),
        .I3(\image_size_reg_reg[31]_1 ),
        .I4(sof_reg_rep__0_1),
        .O(\wr_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00AAC3)) 
    \wr_addr[1]_i_1 
       (.I0(\counter_reg_n_0_[1] ),
        .I1(\wr_addr_reg[8]_0 [0]),
        .I2(\wr_addr_reg[8]_0 [1]),
        .I3(\counter_reg[0]_1 ),
        .I4(\image_size_reg_reg[31]_1 ),
        .I5(sof_reg_rep__0_1),
        .O(\wr_addr[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[2]_i_3 
       (.I0(\wr_counter_reg_n_0_[1] ),
        .O(\wr_addr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00AAC3)) 
    \wr_addr[3]_i_1 
       (.I0(\counter_reg_n_0_[3] ),
        .I1(\wr_addr[3]_i_2_n_0 ),
        .I2(L[3]),
        .I3(\counter_reg[0]_1 ),
        .I4(\image_size_reg_reg[31]_1 ),
        .I5(sof_reg_rep__0_1),
        .O(\wr_addr[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_addr[3]_i_2 
       (.I0(\wr_addr_reg[8]_0 [1]),
        .I1(\wr_addr_reg[8]_0 [0]),
        .I2(\wr_addr_reg[8]_0 [2]),
        .O(\wr_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00AAC3)) 
    \wr_addr[4]_i_1 
       (.I0(\counter_reg_n_0_[4] ),
        .I1(\wr_addr[4]_i_2_n_0 ),
        .I2(L[4]),
        .I3(\counter_reg[0]_1 ),
        .I4(\image_size_reg_reg[31]_1 ),
        .I5(sof_reg_rep__0_1),
        .O(\wr_addr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wr_addr[4]_i_2 
       (.I0(\wr_addr_reg[8]_0 [2]),
        .I1(\wr_addr_reg[8]_0 [0]),
        .I2(\wr_addr_reg[8]_0 [1]),
        .I3(L[3]),
        .O(\wr_addr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00AAC3)) 
    \wr_addr[5]_i_1 
       (.I0(\counter_reg_n_0_[5] ),
        .I1(\wr_addr[5]_i_2_n_0 ),
        .I2(L[5]),
        .I3(\counter_reg[0]_1 ),
        .I4(\image_size_reg_reg[31]_1 ),
        .I5(sof_reg_rep__0_1),
        .O(\wr_addr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wr_addr[5]_i_2 
       (.I0(L[3]),
        .I1(\wr_addr_reg[8]_0 [1]),
        .I2(\wr_addr_reg[8]_0 [0]),
        .I3(\wr_addr_reg[8]_0 [2]),
        .I4(L[4]),
        .O(\wr_addr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00AAC3)) 
    \wr_addr[6]_i_1 
       (.I0(\counter_reg_n_0_[6] ),
        .I1(\wr_addr[6]_i_2_n_0 ),
        .I2(L[6]),
        .I3(\counter_reg[0]_1 ),
        .I4(\image_size_reg_reg[31]_1 ),
        .I5(sof_reg_rep__0_1),
        .O(\wr_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wr_addr[6]_i_2 
       (.I0(L[4]),
        .I1(\wr_addr_reg[8]_0 [2]),
        .I2(\wr_addr_reg[8]_0 [0]),
        .I3(\wr_addr_reg[8]_0 [1]),
        .I4(L[3]),
        .I5(L[5]),
        .O(\wr_addr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00AAC3)) 
    \wr_addr[7]_i_1 
       (.I0(\counter_reg_n_0_[7] ),
        .I1(\wr_addr_reg[7]_0 ),
        .I2(\wr_addr_reg[8]_0 [3]),
        .I3(\counter_reg[0]_1 ),
        .I4(\image_size_reg_reg[31]_1 ),
        .I5(sof_reg_rep__0_1),
        .O(\wr_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_addr[8]_i_4 
       (.I0(\wr_addr[6]_i_2_n_0 ),
        .I1(L[6]),
        .O(\wr_addr_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0000A0A3)) 
    \wr_addr[9]_i_1 
       (.I0(\counter_reg_n_0_[9] ),
        .I1(\wr_addr[9]_i_2_n_0 ),
        .I2(\counter_reg[0]_1 ),
        .I3(\image_size_reg_reg[31]_1 ),
        .I4(sof_reg_rep__0_1),
        .O(\wr_addr[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \wr_addr[9]_i_15 
       (.I0(\wr_counter_reg_n_0_[2] ),
        .I1(\wr_counter_reg[15]_0 [0]),
        .I2(\wr_counter_reg_n_0_[1] ),
        .O(\wr_addr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \wr_addr[9]_i_2 
       (.I0(\wr_addr[6]_i_2_n_0 ),
        .I1(L[6]),
        .I2(\wr_addr_reg[8]_0 [3]),
        .I3(\wr_addr_reg[8]_0 [4]),
        .I4(L[9]),
        .O(\wr_addr[9]_i_2_n_0 ));
  FDCE \wr_addr_reg[0] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[0]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[0] ));
  FDCE \wr_addr_reg[1] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[1]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[1] ));
  FDCE \wr_addr_reg[2] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\counter_reg[8]_1 [0]),
        .Q(\wr_addr_reg_n_0_[2] ));
  CARRY4 \wr_addr_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\wr_addr_reg[2]_i_2_n_0 ,\wr_addr_reg[2]_i_2_n_1 ,\wr_addr_reg[2]_i_2_n_2 ,\wr_addr_reg[2]_i_2_n_3 }),
        .CYINIT(\wr_counter_reg[15]_0 [0]),
        .DI({1'b0,1'b0,1'b0,\wr_counter_reg_n_0_[1] }),
        .O({\wr_addr_reg[8]_0 [1:0],\NLW_wr_addr_reg[2]_i_2_O_UNCONNECTED [1:0]}),
        .S({\wr_counter_reg[15]_0 [2:1],\wr_counter_reg_n_0_[2] ,\wr_addr[2]_i_3_n_0 }));
  FDCE \wr_addr_reg[3] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[3]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[3] ));
  FDCE \wr_addr_reg[4] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[4]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[4] ));
  FDCE \wr_addr_reg[5] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[5]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[5] ));
  CARRY4 \wr_addr_reg[5]_i_3 
       (.CI(\wr_addr_reg[2]_i_2_n_0 ),
        .CO({\wr_addr_reg[5]_i_3_n_0 ,\wr_addr_reg[5]_i_3_n_1 ,\wr_addr_reg[5]_i_3_n_2 ,\wr_addr_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({L[5:3],\wr_addr_reg[8]_0 [2]}),
        .S(\wr_counter_reg[15]_0 [6:3]));
  FDCE \wr_addr_reg[6] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[6]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[6] ));
  FDCE \wr_addr_reg[7] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[7]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[7] ));
  FDCE \wr_addr_reg[8] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\counter_reg[8]_1 [1]),
        .Q(\wr_addr_reg_n_0_[8] ));
  CARRY4 \wr_addr_reg[8]_i_3 
       (.CI(\wr_addr_reg[5]_i_3_n_0 ),
        .CO({\NLW_wr_addr_reg[8]_i_3_CO_UNCONNECTED [3],\wr_addr_reg[8]_i_3_n_1 ,\wr_addr_reg[8]_i_3_n_2 ,\wr_addr_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({L[9],\wr_addr_reg[8]_0 [4:3],L[6]}),
        .S(\wr_counter_reg[15]_0 [10:7]));
  FDCE \wr_addr_reg[9] 
       (.C(CLK),
        .CE(do1),
        .CLR(RST),
        .D(\wr_addr[9]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \wr_counter[15]_i_13 
       (.I0(\wr_counter_reg_n_0_[2] ),
        .I1(\wr_counter_reg[15]_0 [0]),
        .I2(\wr_counter_reg_n_0_[1] ),
        .O(\wr_counter_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter[15]_i_7 
       (.I0(\image_size_reg_reg[31]_6 ),
        .I1(\image_size_reg_reg[31]_7 ),
        .O(\wr_counter_reg[15]_3 ));
  FDCE \wr_counter_reg[0] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[0]),
        .Q(\wr_counter_reg[15]_0 [0]));
  FDCE \wr_counter_reg[10] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[10]),
        .Q(\wr_counter_reg[15]_0 [8]));
  FDCE \wr_counter_reg[11] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[11]),
        .Q(\wr_counter_reg[15]_0 [9]));
  FDCE \wr_counter_reg[12] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[12]),
        .Q(\wr_counter_reg[15]_0 [10]));
  CARRY4 \wr_counter_reg[12]_i_2 
       (.CI(\wr_counter_reg[8]_i_2_n_0 ),
        .CO({\wr_counter_reg[12]_i_2_n_0 ,\wr_counter_reg[12]_i_2_n_1 ,\wr_counter_reg[12]_i_2_n_2 ,\wr_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\wr_counter_reg[12]_0 ),
        .S(\wr_counter_reg[15]_0 [10:7]));
  FDCE \wr_counter_reg[13] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[13]),
        .Q(\wr_counter_reg[15]_0 [11]));
  FDCE \wr_counter_reg[14] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[14]),
        .Q(\wr_counter_reg[15]_0 [12]));
  FDCE \wr_counter_reg[15] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[15]),
        .Q(\wr_counter_reg[15]_0 [13]));
  CARRY4 \wr_counter_reg[15]_i_4 
       (.CI(\wr_counter_reg[12]_i_2_n_0 ),
        .CO({\NLW_wr_counter_reg[15]_i_4_CO_UNCONNECTED [3:2],\wr_counter_reg[15]_i_4_n_2 ,\wr_counter_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wr_counter_reg[15]_i_4_O_UNCONNECTED [3],\wr_counter_reg[15]_2 }),
        .S({1'b0,\wr_counter_reg[15]_0 [13:11]}));
  FDCE \wr_counter_reg[1] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[1]),
        .Q(\wr_counter_reg_n_0_[1] ));
  FDCE \wr_counter_reg[2] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[2]),
        .Q(\wr_counter_reg_n_0_[2] ));
  FDCE \wr_counter_reg[3] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[3]),
        .Q(\wr_counter_reg[15]_0 [1]));
  FDCE \wr_counter_reg[4] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[4]),
        .Q(\wr_counter_reg[15]_0 [2]));
  CARRY4 \wr_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\wr_counter_reg[4]_i_2_n_0 ,\wr_counter_reg[4]_i_2_n_1 ,\wr_counter_reg[4]_i_2_n_2 ,\wr_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\wr_counter_reg[15]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\wr_counter_reg[4]_0 ),
        .S({\wr_counter_reg[15]_0 [2:1],\wr_counter_reg_n_0_[2] ,\wr_counter_reg_n_0_[1] }));
  FDCE \wr_counter_reg[5] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[5]),
        .Q(\wr_counter_reg[15]_0 [3]));
  FDCE \wr_counter_reg[6] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[6]),
        .Q(\wr_counter_reg[15]_0 [4]));
  FDCE \wr_counter_reg[7] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[7]),
        .Q(\wr_counter_reg[15]_0 [5]));
  FDCE \wr_counter_reg[8] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[8]),
        .Q(\wr_counter_reg[15]_0 [6]));
  CARRY4 \wr_counter_reg[8]_i_2 
       (.CI(\wr_counter_reg[4]_i_2_n_0 ),
        .CO({\wr_counter_reg[8]_i_2_n_0 ,\wr_counter_reg[8]_i_2_n_1 ,\wr_counter_reg[8]_i_2_n_2 ,\wr_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\wr_counter_reg[8]_0 ),
        .S(\wr_counter_reg[15]_0 [6:3]));
  FDCE \wr_counter_reg[9] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(sof_reg_rep__0_4[9]),
        .Q(\wr_counter_reg[15]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[0]_i_3 
       (.I0(wr_counter_total_reg[3]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[0]_i_4 
       (.I0(wr_counter_total_reg[2]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[0]_i_5 
       (.I0(wr_counter_total_reg[1]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wr_counter_total[0]_i_6 
       (.I0(wr_counter_total_reg[0]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[12]_i_2 
       (.I0(wr_counter_total_reg[15]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[12]_i_3 
       (.I0(wr_counter_total_reg[14]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[12]_i_4 
       (.I0(wr_counter_total_reg[13]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[12]_i_5 
       (.I0(wr_counter_total_reg[12]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[16]_i_2 
       (.I0(wr_counter_total_reg[19]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[16]_i_3 
       (.I0(wr_counter_total_reg[18]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[16]_i_4 
       (.I0(wr_counter_total_reg[17]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[16]_i_5 
       (.I0(wr_counter_total_reg[16]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[20]_i_2 
       (.I0(wr_counter_total_reg[23]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[20]_i_3 
       (.I0(wr_counter_total_reg[22]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[20]_i_4 
       (.I0(wr_counter_total_reg[21]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[20]_i_5 
       (.I0(wr_counter_total_reg[20]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[24]_i_2 
       (.I0(wr_counter_total_reg[27]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[24]_i_3 
       (.I0(wr_counter_total_reg[26]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[24]_i_4 
       (.I0(wr_counter_total_reg[25]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[24]_i_5 
       (.I0(wr_counter_total_reg[24]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[28]_i_2 
       (.I0(wr_counter_total_reg[31]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[28]_i_3 
       (.I0(wr_counter_total_reg[30]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[28]_i_4 
       (.I0(wr_counter_total_reg[29]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[28]_i_5 
       (.I0(wr_counter_total_reg[28]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[4]_i_2 
       (.I0(wr_counter_total_reg[7]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[4]_i_3 
       (.I0(wr_counter_total_reg[6]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[4]_i_4 
       (.I0(wr_counter_total_reg[5]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[4]_i_5 
       (.I0(wr_counter_total_reg[4]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[8]_i_2 
       (.I0(wr_counter_total_reg[11]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[8]_i_3 
       (.I0(wr_counter_total_reg[10]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[8]_i_4 
       (.I0(wr_counter_total_reg[9]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_counter_total[8]_i_5 
       (.I0(wr_counter_total_reg[8]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_counter_total[8]_i_5_n_0 ));
  FDCE \wr_counter_total_reg[0] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[0]_i_1_n_7 ),
        .Q(wr_counter_total_reg[0]));
  CARRY4 \wr_counter_total_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\wr_counter_total_reg[0]_i_1_n_0 ,\wr_counter_total_reg[0]_i_1_n_1 ,\wr_counter_total_reg[0]_i_1_n_2 ,\wr_counter_total_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sof_reg_rep__0_2}),
        .O({\wr_counter_total_reg[0]_i_1_n_4 ,\wr_counter_total_reg[0]_i_1_n_5 ,\wr_counter_total_reg[0]_i_1_n_6 ,\wr_counter_total_reg[0]_i_1_n_7 }),
        .S({\wr_counter_total[0]_i_3_n_0 ,\wr_counter_total[0]_i_4_n_0 ,\wr_counter_total[0]_i_5_n_0 ,\wr_counter_total[0]_i_6_n_0 }));
  FDCE \wr_counter_total_reg[10] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[8]_i_1_n_5 ),
        .Q(wr_counter_total_reg[10]));
  FDCE \wr_counter_total_reg[11] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[8]_i_1_n_4 ),
        .Q(wr_counter_total_reg[11]));
  FDCE \wr_counter_total_reg[12] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[12]_i_1_n_7 ),
        .Q(wr_counter_total_reg[12]));
  CARRY4 \wr_counter_total_reg[12]_i_1 
       (.CI(\wr_counter_total_reg[8]_i_1_n_0 ),
        .CO({\wr_counter_total_reg[12]_i_1_n_0 ,\wr_counter_total_reg[12]_i_1_n_1 ,\wr_counter_total_reg[12]_i_1_n_2 ,\wr_counter_total_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[12]_i_1_n_4 ,\wr_counter_total_reg[12]_i_1_n_5 ,\wr_counter_total_reg[12]_i_1_n_6 ,\wr_counter_total_reg[12]_i_1_n_7 }),
        .S({\wr_counter_total[12]_i_2_n_0 ,\wr_counter_total[12]_i_3_n_0 ,\wr_counter_total[12]_i_4_n_0 ,\wr_counter_total[12]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[13] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[12]_i_1_n_6 ),
        .Q(wr_counter_total_reg[13]));
  FDCE \wr_counter_total_reg[14] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[12]_i_1_n_5 ),
        .Q(wr_counter_total_reg[14]));
  FDCE \wr_counter_total_reg[15] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[12]_i_1_n_4 ),
        .Q(wr_counter_total_reg[15]));
  FDCE \wr_counter_total_reg[16] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[16]_i_1_n_7 ),
        .Q(wr_counter_total_reg[16]));
  CARRY4 \wr_counter_total_reg[16]_i_1 
       (.CI(\wr_counter_total_reg[12]_i_1_n_0 ),
        .CO({\wr_counter_total_reg[16]_i_1_n_0 ,\wr_counter_total_reg[16]_i_1_n_1 ,\wr_counter_total_reg[16]_i_1_n_2 ,\wr_counter_total_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[16]_i_1_n_4 ,\wr_counter_total_reg[16]_i_1_n_5 ,\wr_counter_total_reg[16]_i_1_n_6 ,\wr_counter_total_reg[16]_i_1_n_7 }),
        .S({\wr_counter_total[16]_i_2_n_0 ,\wr_counter_total[16]_i_3_n_0 ,\wr_counter_total[16]_i_4_n_0 ,\wr_counter_total[16]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[17] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[16]_i_1_n_6 ),
        .Q(wr_counter_total_reg[17]));
  FDCE \wr_counter_total_reg[18] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[16]_i_1_n_5 ),
        .Q(wr_counter_total_reg[18]));
  FDCE \wr_counter_total_reg[19] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[16]_i_1_n_4 ),
        .Q(wr_counter_total_reg[19]));
  FDCE \wr_counter_total_reg[1] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[0]_i_1_n_6 ),
        .Q(wr_counter_total_reg[1]));
  FDCE \wr_counter_total_reg[20] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[20]_i_1_n_7 ),
        .Q(wr_counter_total_reg[20]));
  CARRY4 \wr_counter_total_reg[20]_i_1 
       (.CI(\wr_counter_total_reg[16]_i_1_n_0 ),
        .CO({\wr_counter_total_reg[20]_i_1_n_0 ,\wr_counter_total_reg[20]_i_1_n_1 ,\wr_counter_total_reg[20]_i_1_n_2 ,\wr_counter_total_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[20]_i_1_n_4 ,\wr_counter_total_reg[20]_i_1_n_5 ,\wr_counter_total_reg[20]_i_1_n_6 ,\wr_counter_total_reg[20]_i_1_n_7 }),
        .S({\wr_counter_total[20]_i_2_n_0 ,\wr_counter_total[20]_i_3_n_0 ,\wr_counter_total[20]_i_4_n_0 ,\wr_counter_total[20]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[21] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[20]_i_1_n_6 ),
        .Q(wr_counter_total_reg[21]));
  FDCE \wr_counter_total_reg[22] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[20]_i_1_n_5 ),
        .Q(wr_counter_total_reg[22]));
  FDCE \wr_counter_total_reg[23] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[20]_i_1_n_4 ),
        .Q(wr_counter_total_reg[23]));
  FDCE \wr_counter_total_reg[24] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[24]_i_1_n_7 ),
        .Q(wr_counter_total_reg[24]));
  CARRY4 \wr_counter_total_reg[24]_i_1 
       (.CI(\wr_counter_total_reg[20]_i_1_n_0 ),
        .CO({\wr_counter_total_reg[24]_i_1_n_0 ,\wr_counter_total_reg[24]_i_1_n_1 ,\wr_counter_total_reg[24]_i_1_n_2 ,\wr_counter_total_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[24]_i_1_n_4 ,\wr_counter_total_reg[24]_i_1_n_5 ,\wr_counter_total_reg[24]_i_1_n_6 ,\wr_counter_total_reg[24]_i_1_n_7 }),
        .S({\wr_counter_total[24]_i_2_n_0 ,\wr_counter_total[24]_i_3_n_0 ,\wr_counter_total[24]_i_4_n_0 ,\wr_counter_total[24]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[25] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[24]_i_1_n_6 ),
        .Q(wr_counter_total_reg[25]));
  FDCE \wr_counter_total_reg[26] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[24]_i_1_n_5 ),
        .Q(wr_counter_total_reg[26]));
  FDCE \wr_counter_total_reg[27] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[24]_i_1_n_4 ),
        .Q(wr_counter_total_reg[27]));
  FDCE \wr_counter_total_reg[28] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[28]_i_1_n_7 ),
        .Q(wr_counter_total_reg[28]));
  CARRY4 \wr_counter_total_reg[28]_i_1 
       (.CI(\wr_counter_total_reg[24]_i_1_n_0 ),
        .CO({\NLW_wr_counter_total_reg[28]_i_1_CO_UNCONNECTED [3],\wr_counter_total_reg[28]_i_1_n_1 ,\wr_counter_total_reg[28]_i_1_n_2 ,\wr_counter_total_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[28]_i_1_n_4 ,\wr_counter_total_reg[28]_i_1_n_5 ,\wr_counter_total_reg[28]_i_1_n_6 ,\wr_counter_total_reg[28]_i_1_n_7 }),
        .S({\wr_counter_total[28]_i_2_n_0 ,\wr_counter_total[28]_i_3_n_0 ,\wr_counter_total[28]_i_4_n_0 ,\wr_counter_total[28]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[29] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[28]_i_1_n_6 ),
        .Q(wr_counter_total_reg[29]));
  FDCE \wr_counter_total_reg[2] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[0]_i_1_n_5 ),
        .Q(wr_counter_total_reg[2]));
  FDCE \wr_counter_total_reg[30] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[28]_i_1_n_5 ),
        .Q(wr_counter_total_reg[30]));
  FDCE \wr_counter_total_reg[31] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[28]_i_1_n_4 ),
        .Q(wr_counter_total_reg[31]));
  FDCE \wr_counter_total_reg[3] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[0]_i_1_n_4 ),
        .Q(wr_counter_total_reg[3]));
  FDCE \wr_counter_total_reg[4] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[4]_i_1_n_7 ),
        .Q(wr_counter_total_reg[4]));
  CARRY4 \wr_counter_total_reg[4]_i_1 
       (.CI(\wr_counter_total_reg[0]_i_1_n_0 ),
        .CO({\wr_counter_total_reg[4]_i_1_n_0 ,\wr_counter_total_reg[4]_i_1_n_1 ,\wr_counter_total_reg[4]_i_1_n_2 ,\wr_counter_total_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[4]_i_1_n_4 ,\wr_counter_total_reg[4]_i_1_n_5 ,\wr_counter_total_reg[4]_i_1_n_6 ,\wr_counter_total_reg[4]_i_1_n_7 }),
        .S({\wr_counter_total[4]_i_2_n_0 ,\wr_counter_total[4]_i_3_n_0 ,\wr_counter_total[4]_i_4_n_0 ,\wr_counter_total[4]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[5] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[4]_i_1_n_6 ),
        .Q(wr_counter_total_reg[5]));
  FDCE \wr_counter_total_reg[6] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[4]_i_1_n_5 ),
        .Q(wr_counter_total_reg[6]));
  FDCE \wr_counter_total_reg[7] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[4]_i_1_n_4 ),
        .Q(wr_counter_total_reg[7]));
  FDCE \wr_counter_total_reg[8] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[8]_i_1_n_7 ),
        .Q(wr_counter_total_reg[8]));
  CARRY4 \wr_counter_total_reg[8]_i_1 
       (.CI(\wr_counter_total_reg[4]_i_1_n_0 ),
        .CO({\wr_counter_total_reg[8]_i_1_n_0 ,\wr_counter_total_reg[8]_i_1_n_1 ,\wr_counter_total_reg[8]_i_1_n_2 ,\wr_counter_total_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_counter_total_reg[8]_i_1_n_4 ,\wr_counter_total_reg[8]_i_1_n_5 ,\wr_counter_total_reg[8]_i_1_n_6 ,\wr_counter_total_reg[8]_i_1_n_7 }),
        .S({\wr_counter_total[8]_i_2_n_0 ,\wr_counter_total[8]_i_3_n_0 ,\wr_counter_total[8]_i_4_n_0 ,\wr_counter_total[8]_i_5_n_0 }));
  FDCE \wr_counter_total_reg[9] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_counter_total_reg[8]_i_1_n_6 ),
        .Q(wr_counter_total_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[0]_i_4 
       (.I0(\wr_mod_reg[11]_0 [3]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[0]_i_5 
       (.I0(\wr_mod_reg[11]_0 [2]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[0]_i_6 
       (.I0(\wr_mod_reg[11]_0 [1]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wr_mod[0]_i_7 
       (.I0(\wr_mod_reg[11]_0 [0]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[12]_i_2 
       (.I0(wr_mod_reg[15]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[12]_i_3 
       (.I0(wr_mod_reg[14]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[12]_i_4 
       (.I0(wr_mod_reg[13]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[12]_i_5 
       (.I0(wr_mod_reg[12]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[4]_i_2 
       (.I0(\wr_mod_reg[11]_0 [7]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[4]_i_3 
       (.I0(\wr_mod_reg[11]_0 [6]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[4]_i_4 
       (.I0(\wr_mod_reg[11]_0 [5]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[4]_i_5 
       (.I0(\wr_mod_reg[11]_0 [4]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[8]_i_2 
       (.I0(\wr_mod_reg[11]_0 [11]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[8]_i_3 
       (.I0(\wr_mod_reg[11]_0 [10]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[8]_i_4 
       (.I0(\wr_mod_reg[11]_0 [9]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_mod[8]_i_5 
       (.I0(\wr_mod_reg[11]_0 [8]),
        .I1(sof_reg_rep__0_1),
        .O(\wr_mod[8]_i_5_n_0 ));
  FDCE \wr_mod_reg[0] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[0]_i_2_n_7 ),
        .Q(\wr_mod_reg[11]_0 [0]));
  CARRY4 \wr_mod_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\wr_mod_reg[0]_i_2_n_0 ,\wr_mod_reg[0]_i_2_n_1 ,\wr_mod_reg[0]_i_2_n_2 ,\wr_mod_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sof_reg_rep__0_3}),
        .O({\wr_mod_reg[0]_i_2_n_4 ,\wr_mod_reg[0]_i_2_n_5 ,\wr_mod_reg[0]_i_2_n_6 ,\wr_mod_reg[0]_i_2_n_7 }),
        .S({\wr_mod[0]_i_4_n_0 ,\wr_mod[0]_i_5_n_0 ,\wr_mod[0]_i_6_n_0 ,\wr_mod[0]_i_7_n_0 }));
  FDCE \wr_mod_reg[10] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[8]_i_1_n_5 ),
        .Q(\wr_mod_reg[11]_0 [10]));
  FDCE \wr_mod_reg[11] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[8]_i_1_n_4 ),
        .Q(\wr_mod_reg[11]_0 [11]));
  FDCE \wr_mod_reg[12] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[12]_i_1_n_7 ),
        .Q(wr_mod_reg[12]));
  CARRY4 \wr_mod_reg[12]_i_1 
       (.CI(\wr_mod_reg[8]_i_1_n_0 ),
        .CO({\NLW_wr_mod_reg[12]_i_1_CO_UNCONNECTED [3],\wr_mod_reg[12]_i_1_n_1 ,\wr_mod_reg[12]_i_1_n_2 ,\wr_mod_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_mod_reg[12]_i_1_n_4 ,\wr_mod_reg[12]_i_1_n_5 ,\wr_mod_reg[12]_i_1_n_6 ,\wr_mod_reg[12]_i_1_n_7 }),
        .S({\wr_mod[12]_i_2_n_0 ,\wr_mod[12]_i_3_n_0 ,\wr_mod[12]_i_4_n_0 ,\wr_mod[12]_i_5_n_0 }));
  FDCE \wr_mod_reg[13] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[12]_i_1_n_6 ),
        .Q(wr_mod_reg[13]));
  FDCE \wr_mod_reg[14] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[12]_i_1_n_5 ),
        .Q(wr_mod_reg[14]));
  FDCE \wr_mod_reg[15] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[12]_i_1_n_4 ),
        .Q(wr_mod_reg[15]));
  FDCE \wr_mod_reg[1] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[0]_i_2_n_6 ),
        .Q(\wr_mod_reg[11]_0 [1]));
  FDCE \wr_mod_reg[2] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[0]_i_2_n_5 ),
        .Q(\wr_mod_reg[11]_0 [2]));
  FDCE \wr_mod_reg[3] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[0]_i_2_n_4 ),
        .Q(\wr_mod_reg[11]_0 [3]));
  FDCE \wr_mod_reg[4] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[4]_i_1_n_7 ),
        .Q(\wr_mod_reg[11]_0 [4]));
  CARRY4 \wr_mod_reg[4]_i_1 
       (.CI(\wr_mod_reg[0]_i_2_n_0 ),
        .CO({\wr_mod_reg[4]_i_1_n_0 ,\wr_mod_reg[4]_i_1_n_1 ,\wr_mod_reg[4]_i_1_n_2 ,\wr_mod_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_mod_reg[4]_i_1_n_4 ,\wr_mod_reg[4]_i_1_n_5 ,\wr_mod_reg[4]_i_1_n_6 ,\wr_mod_reg[4]_i_1_n_7 }),
        .S({\wr_mod[4]_i_2_n_0 ,\wr_mod[4]_i_3_n_0 ,\wr_mod[4]_i_4_n_0 ,\wr_mod[4]_i_5_n_0 }));
  FDCE \wr_mod_reg[5] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[4]_i_1_n_6 ),
        .Q(\wr_mod_reg[11]_0 [5]));
  FDCE \wr_mod_reg[6] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[4]_i_1_n_5 ),
        .Q(\wr_mod_reg[11]_0 [6]));
  FDCE \wr_mod_reg[7] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[4]_i_1_n_4 ),
        .Q(\wr_mod_reg[11]_0 [7]));
  FDCE \wr_mod_reg[8] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[8]_i_1_n_7 ),
        .Q(\wr_mod_reg[11]_0 [8]));
  CARRY4 \wr_mod_reg[8]_i_1 
       (.CI(\wr_mod_reg[4]_i_1_n_0 ),
        .CO({\wr_mod_reg[8]_i_1_n_0 ,\wr_mod_reg[8]_i_1_n_1 ,\wr_mod_reg[8]_i_1_n_2 ,\wr_mod_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_mod_reg[8]_i_1_n_4 ,\wr_mod_reg[8]_i_1_n_5 ,\wr_mod_reg[8]_i_1_n_6 ,\wr_mod_reg[8]_i_1_n_7 }),
        .S({\wr_mod[8]_i_2_n_0 ,\wr_mod[8]_i_3_n_0 ,\wr_mod[8]_i_4_n_0 ,\wr_mod[8]_i_5_n_0 }));
  FDCE \wr_mod_reg[9] 
       (.C(CLK),
        .CE(wr_mod),
        .CLR(RST),
        .D(\wr_mod_reg[8]_i_1_n_6 ),
        .Q(\wr_mod_reg[11]_0 [9]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \wr_ptr[0]_i_1 
       (.I0(\wr_ptr_reg[12]_0 [0]),
        .I1(img_size_x[0]),
        .I2(\wr_ptr[12]_i_3_n_0 ),
        .I3(\wr_ptr_reg_n_0_[0] ),
        .I4(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[10]_i_1 
       (.I0(wr_ptr0[10]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[12]_i_4_n_6 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[11]_i_1 
       (.I0(wr_ptr0[11]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[12]_i_4_n_5 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[12]_i_1 
       (.I0(wr_ptr0[12]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[12]_i_4_n_4 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_ptr[12]_i_10 
       (.I0(\wr_counter_reg_n_0_[2] ),
        .I1(\wr_counter_reg_n_0_[1] ),
        .I2(\wr_counter_reg[15]_0 [0]),
        .O(\wr_ptr[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wr_ptr[12]_i_13 
       (.I0(\wr_counter_reg[15]_0 [10]),
        .I1(\wr_counter_reg[15]_0 [9]),
        .I2(\wr_counter_reg[15]_0 [12]),
        .I3(\wr_counter_reg[15]_0 [11]),
        .O(\wr_ptr[12]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wr_ptr[12]_i_14 
       (.I0(\wr_counter_reg[15]_0 [2]),
        .I1(\wr_counter_reg[15]_0 [1]),
        .I2(\wr_counter_reg[15]_0 [4]),
        .I3(\wr_counter_reg[15]_0 [3]),
        .O(\wr_ptr[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \wr_ptr[12]_i_3 
       (.I0(\wr_counter_reg_n_0_[2] ),
        .I1(\wr_counter_reg_n_0_[1] ),
        .I2(\wr_counter_reg[15]_0 [0]),
        .I3(\rd_addr[9]_i_3_n_0 ),
        .I4(sof_reg_rep__0_1),
        .O(\wr_ptr[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0C0F0C0E)) 
    \wr_ptr[12]_i_5 
       (.I0(\wr_ptr[12]_i_9_n_0 ),
        .I1(\wr_ptr[12]_i_10_n_0 ),
        .I2(sof_reg_rep__0_1),
        .I3(\rd_addr[9]_i_3_n_0 ),
        .I4(\wr_counter_reg[15]_0 [13]),
        .O(\wr_ptr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[12]_i_6 
       (.I0(\wr_ptr_reg[12]_0 [12]),
        .I1(\image_size_reg_reg[26] ),
        .O(\wr_ptr[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[12]_i_7 
       (.I0(\wr_ptr_reg[12]_0 [11]),
        .I1(\image_size_reg_reg[26]_0 [3]),
        .O(\wr_ptr[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[12]_i_8 
       (.I0(\wr_ptr_reg[12]_0 [10]),
        .I1(\image_size_reg_reg[26]_0 [2]),
        .O(\wr_ptr[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wr_ptr[12]_i_9 
       (.I0(\wr_ptr[12]_i_13_n_0 ),
        .I1(\wr_counter_reg[15]_0 [6]),
        .I2(\wr_counter_reg[15]_0 [5]),
        .I3(\wr_counter_reg[15]_0 [8]),
        .I4(\wr_counter_reg[15]_0 [7]),
        .I5(\wr_ptr[12]_i_14_n_0 ),
        .O(\wr_ptr[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[1]_i_1 
       (.I0(O[0]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[4]_i_2_n_7 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[1]_i_5 
       (.I0(\wr_ptr_reg[12]_0 [0]),
        .I1(img_size_x[1]),
        .O(\wr_ptr_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \wr_ptr[1]_i_7 
       (.I0(\wr_ptr_reg[12]_0 [2]),
        .I1(img_size_x[0]),
        .I2(\wr_ptr_reg[12]_0 [1]),
        .I3(img_size_x[1]),
        .I4(img_size_x[2]),
        .I5(\wr_ptr_reg[12]_0 [0]),
        .O(\wr_ptr_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[1]_i_9 
       (.I0(\wr_ptr_reg[12]_0 [0]),
        .I1(img_size_x[0]),
        .O(\wr_ptr_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[2]_i_1 
       (.I0(wr_ptr0[2]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[4]_i_2_n_6 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[3]_i_1 
       (.I0(wr_ptr0[3]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[4]_i_2_n_5 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[4]_i_1 
       (.I0(wr_ptr0[4]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[4]_i_2_n_4 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[5]_i_1 
       (.I0(wr_ptr0[5]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[8]_i_2_n_7 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[5]_i_3 
       (.I0(\wr_ptr_reg[12]_0 [5]),
        .I1(\image_size_reg_reg[22] [1]),
        .O(\wr_ptr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[5]_i_4 
       (.I0(\wr_ptr_reg[12]_0 [4]),
        .I1(\image_size_reg_reg[22] [0]),
        .O(\wr_ptr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[5]_i_5 
       (.I0(\wr_ptr_reg[12]_0 [3]),
        .I1(O[2]),
        .O(\wr_ptr[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[6]_i_1 
       (.I0(wr_ptr0[6]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[8]_i_2_n_6 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[7]_i_1 
       (.I0(wr_ptr0[7]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[8]_i_2_n_5 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[8]_i_1 
       (.I0(wr_ptr0[8]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[8]_i_2_n_4 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[9]_i_1 
       (.I0(wr_ptr0[9]),
        .I1(\wr_ptr[12]_i_3_n_0 ),
        .I2(\wr_ptr_reg[12]_i_4_n_7 ),
        .I3(\wr_ptr[12]_i_5_n_0 ),
        .O(\wr_ptr[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[9]_i_3 
       (.I0(\wr_ptr_reg[12]_0 [9]),
        .I1(\image_size_reg_reg[26]_0 [1]),
        .O(\wr_ptr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[9]_i_4 
       (.I0(\wr_ptr_reg[12]_0 [8]),
        .I1(\image_size_reg_reg[26]_0 [0]),
        .O(\wr_ptr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[9]_i_5 
       (.I0(\wr_ptr_reg[12]_0 [7]),
        .I1(\image_size_reg_reg[22] [3]),
        .O(\wr_ptr[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[9]_i_6 
       (.I0(\wr_ptr_reg[12]_0 [6]),
        .I1(\image_size_reg_reg[22] [2]),
        .O(\wr_ptr[9]_i_6_n_0 ));
  FDCE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[0]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[0] ));
  FDCE \wr_ptr_reg[10] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[10]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[10] ));
  FDCE \wr_ptr_reg[11] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[11]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[11] ));
  FDCE \wr_ptr_reg[12] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[12]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[12] ));
  CARRY4 \wr_ptr_reg[12]_i_2 
       (.CI(\wr_ptr_reg[9]_i_2_n_0 ),
        .CO({\NLW_wr_ptr_reg[12]_i_2_CO_UNCONNECTED [3:2],\wr_ptr_reg[12]_i_2_n_2 ,\wr_ptr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\wr_ptr_reg[12]_0 [11:10]}),
        .O({\NLW_wr_ptr_reg[12]_i_2_O_UNCONNECTED [3],wr_ptr0[12:10]}),
        .S({1'b0,\wr_ptr[12]_i_6_n_0 ,\wr_ptr[12]_i_7_n_0 ,\wr_ptr[12]_i_8_n_0 }));
  CARRY4 \wr_ptr_reg[12]_i_4 
       (.CI(\wr_ptr_reg[8]_i_2_n_0 ),
        .CO({\NLW_wr_ptr_reg[12]_i_4_CO_UNCONNECTED [3],\wr_ptr_reg[12]_i_4_n_1 ,\wr_ptr_reg[12]_i_4_n_2 ,\wr_ptr_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg[12]_i_4_n_4 ,\wr_ptr_reg[12]_i_4_n_5 ,\wr_ptr_reg[12]_i_4_n_6 ,\wr_ptr_reg[12]_i_4_n_7 }),
        .S({\wr_ptr_reg_n_0_[12] ,\wr_ptr_reg_n_0_[11] ,\wr_ptr_reg_n_0_[10] ,\wr_ptr_reg_n_0_[9] }));
  FDCE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[1]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[1] ));
  FDCE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[2]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[2] ));
  FDCE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[3]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[3] ));
  FDCE \wr_ptr_reg[4] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[4]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[4] ));
  CARRY4 \wr_ptr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\wr_ptr_reg[4]_i_2_n_0 ,\wr_ptr_reg[4]_i_2_n_1 ,\wr_ptr_reg[4]_i_2_n_2 ,\wr_ptr_reg[4]_i_2_n_3 }),
        .CYINIT(\wr_ptr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg[4]_i_2_n_4 ,\wr_ptr_reg[4]_i_2_n_5 ,\wr_ptr_reg[4]_i_2_n_6 ,\wr_ptr_reg[4]_i_2_n_7 }),
        .S({\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] }));
  FDCE \wr_ptr_reg[5] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[5]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[5] ));
  CARRY4 \wr_ptr_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\wr_ptr_reg[5]_i_2_n_0 ,\wr_ptr_reg[5]_i_2_n_1 ,\wr_ptr_reg[5]_i_2_n_2 ,\wr_ptr_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\wr_ptr_reg[12]_0 [5:3],1'b0}),
        .O(wr_ptr0[5:2]),
        .S({\wr_ptr[5]_i_3_n_0 ,\wr_ptr[5]_i_4_n_0 ,\wr_ptr[5]_i_5_n_0 ,O[1]}));
  FDCE \wr_ptr_reg[6] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[6]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[6] ));
  FDCE \wr_ptr_reg[7] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[7]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[7] ));
  FDCE \wr_ptr_reg[8] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[8]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[8] ));
  CARRY4 \wr_ptr_reg[8]_i_2 
       (.CI(\wr_ptr_reg[4]_i_2_n_0 ),
        .CO({\wr_ptr_reg[8]_i_2_n_0 ,\wr_ptr_reg[8]_i_2_n_1 ,\wr_ptr_reg[8]_i_2_n_2 ,\wr_ptr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wr_ptr_reg[8]_i_2_n_4 ,\wr_ptr_reg[8]_i_2_n_5 ,\wr_ptr_reg[8]_i_2_n_6 ,\wr_ptr_reg[8]_i_2_n_7 }),
        .S({\wr_ptr_reg_n_0_[8] ,\wr_ptr_reg_n_0_[7] ,\wr_ptr_reg_n_0_[6] ,\wr_ptr_reg_n_0_[5] }));
  FDCE \wr_ptr_reg[9] 
       (.C(CLK),
        .CE(sof_reg_rep__0),
        .CLR(RST),
        .D(\wr_ptr[9]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[9] ));
  CARRY4 \wr_ptr_reg[9]_i_2 
       (.CI(\wr_ptr_reg[5]_i_2_n_0 ),
        .CO({\wr_ptr_reg[9]_i_2_n_0 ,\wr_ptr_reg[9]_i_2_n_1 ,\wr_ptr_reg[9]_i_2_n_2 ,\wr_ptr_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\wr_ptr_reg[12]_0 [9:6]),
        .O(wr_ptr0[9:6]),
        .S({\wr_ptr[9]_i_3_n_0 ,\wr_ptr[9]_i_4_n_0 ,\wr_ptr[9]_i_5_n_0 ,\wr_ptr[9]_i_6_n_0 }));
endmodule

module design_1_JpegEnc_0_0_ByteStuffer
   (bs_ready,
    D,
    bs_buf_sel,
    S,
    \wraddr_reg[7]_0 ,
    fifo2_rd_reg,
    fifo1_rd_reg,
    ram_wraddr0,
    Q,
    \ram_byte_reg[7]_0 ,
    \ram_wraddr_reg[23]_0 ,
    ram_wren_reg_0,
    CLK,
    RST,
    O,
    \wraddr_reg[7]_1 ,
    pb_start_o_reg,
    sof,
    bs_fifo_empty,
    fifo2_rd,
    fifo1_rd,
    CO,
    sof_reg,
    bs_start,
    \data_out_reg[7] ,
    \ram_byte_reg[7]_1 ,
    out_mux_ctrl,
    \ram_wraddr_reg[23]_1 ,
    jfif_ram_wren);
  output bs_ready;
  output [5:0]D;
  output bs_buf_sel;
  output [0:0]S;
  output [1:0]\wraddr_reg[7]_0 ;
  output fifo2_rd_reg;
  output fifo1_rd_reg;
  output [22:0]ram_wraddr0;
  output [23:0]Q;
  output [7:0]\ram_byte_reg[7]_0 ;
  output [23:0]\ram_wraddr_reg[23]_0 ;
  output ram_wren_reg_0;
  input CLK;
  input RST;
  input [3:0]O;
  input [3:0]\wraddr_reg[7]_1 ;
  input pb_start_o_reg;
  input sof;
  input bs_fifo_empty;
  input fifo2_rd;
  input fifo1_rd;
  input [0:0]CO;
  input [0:0]sof_reg;
  input bs_start;
  input [7:0]\data_out_reg[7] ;
  input [7:0]\ram_byte_reg[7]_1 ;
  input out_mux_ctrl;
  input [23:0]\ram_wraddr_reg[23]_1 ;
  input jfif_ram_wren;

  wire CLK;
  wire [0:0]CO;
  wire [5:0]D;
  wire [3:0]O;
  wire [23:0]Q;
  wire RST;
  wire [0:0]S;
  wire bs_buf_sel;
  wire bs_fifo_empty;
  wire [7:0]bs_ram_byte;
  wire [23:0]bs_ram_wraddr;
  wire bs_ram_wren;
  wire bs_rd_req;
  wire bs_ready;
  wire bs_start;
  wire [7:0]\data_out_reg[7] ;
  wire data_valid;
  wire fifo1_rd;
  wire fifo1_rd_reg;
  wire fifo2_rd;
  wire fifo2_rd_reg;
  wire huf_rd_req_s_i_1_n_0;
  wire jfif_ram_wren;
  wire [7:0]latch_byte;
  wire \num_enc_bytes[3]_i_2_n_0 ;
  wire \num_enc_bytes_reg[11]_i_1_n_0 ;
  wire \num_enc_bytes_reg[11]_i_1_n_1 ;
  wire \num_enc_bytes_reg[11]_i_1_n_2 ;
  wire \num_enc_bytes_reg[11]_i_1_n_3 ;
  wire \num_enc_bytes_reg[15]_i_1_n_0 ;
  wire \num_enc_bytes_reg[15]_i_1_n_1 ;
  wire \num_enc_bytes_reg[15]_i_1_n_2 ;
  wire \num_enc_bytes_reg[15]_i_1_n_3 ;
  wire \num_enc_bytes_reg[19]_i_1_n_0 ;
  wire \num_enc_bytes_reg[19]_i_1_n_1 ;
  wire \num_enc_bytes_reg[19]_i_1_n_2 ;
  wire \num_enc_bytes_reg[19]_i_1_n_3 ;
  wire \num_enc_bytes_reg[23]_i_1_n_1 ;
  wire \num_enc_bytes_reg[23]_i_1_n_2 ;
  wire \num_enc_bytes_reg[23]_i_1_n_3 ;
  wire \num_enc_bytes_reg[3]_i_1_n_0 ;
  wire \num_enc_bytes_reg[3]_i_1_n_1 ;
  wire \num_enc_bytes_reg[3]_i_1_n_2 ;
  wire \num_enc_bytes_reg[3]_i_1_n_3 ;
  wire \num_enc_bytes_reg[7]_i_1_n_0 ;
  wire \num_enc_bytes_reg[7]_i_1_n_1 ;
  wire \num_enc_bytes_reg[7]_i_1_n_2 ;
  wire \num_enc_bytes_reg[7]_i_1_n_3 ;
  wire out_mux_ctrl;
  wire p_1_in;
  wire pb_start_o_reg;
  wire [23:0]plusOp;
  wire \ram_byte[0]_i_1_n_0 ;
  wire \ram_byte[1]_i_1_n_0 ;
  wire \ram_byte[2]_i_1_n_0 ;
  wire \ram_byte[3]_i_1_n_0 ;
  wire \ram_byte[4]_i_1_n_0 ;
  wire \ram_byte[5]_i_1_n_0 ;
  wire \ram_byte[6]_i_1_n_0 ;
  wire \ram_byte[7]_i_1_n_0 ;
  wire \ram_byte[7]_i_2_n_0 ;
  wire [7:0]\ram_byte_reg[7]_0 ;
  wire [7:0]\ram_byte_reg[7]_1 ;
  wire [22:0]ram_wraddr0;
  wire \ram_wraddr_reg[12]_i_2_n_0 ;
  wire \ram_wraddr_reg[12]_i_2_n_1 ;
  wire \ram_wraddr_reg[12]_i_2_n_2 ;
  wire \ram_wraddr_reg[12]_i_2_n_3 ;
  wire \ram_wraddr_reg[16]_i_2_n_0 ;
  wire \ram_wraddr_reg[16]_i_2_n_1 ;
  wire \ram_wraddr_reg[16]_i_2_n_2 ;
  wire \ram_wraddr_reg[16]_i_2_n_3 ;
  wire \ram_wraddr_reg[20]_i_2_n_0 ;
  wire \ram_wraddr_reg[20]_i_2_n_1 ;
  wire \ram_wraddr_reg[20]_i_2_n_2 ;
  wire \ram_wraddr_reg[20]_i_2_n_3 ;
  wire [23:0]\ram_wraddr_reg[23]_0 ;
  wire [23:0]\ram_wraddr_reg[23]_1 ;
  wire \ram_wraddr_reg[23]_i_2_n_2 ;
  wire \ram_wraddr_reg[23]_i_2_n_3 ;
  wire \ram_wraddr_reg[4]_i_2_n_0 ;
  wire \ram_wraddr_reg[4]_i_2_n_1 ;
  wire \ram_wraddr_reg[4]_i_2_n_2 ;
  wire \ram_wraddr_reg[4]_i_2_n_3 ;
  wire \ram_wraddr_reg[8]_i_2_n_0 ;
  wire \ram_wraddr_reg[8]_i_2_n_1 ;
  wire \ram_wraddr_reg[8]_i_2_n_2 ;
  wire \ram_wraddr_reg[8]_i_2_n_3 ;
  wire ram_wren_i_1_n_0;
  wire ram_wren_reg_0;
  wire rd_en;
  wire rd_en_d1;
  wire rd_en_d1_i_1_n_0;
  wire rd_en_i_1__2_n_0;
  wire ready_pb_i_1__3_n_0;
  wire sof;
  wire [0:0]sof_reg;
  wire wait_for_ndata_i_1_n_0;
  wire wait_for_ndata_reg_n_0;
  wire [15:0]wdata_reg;
  wire \wdata_reg[15]_i_2_n_0 ;
  wire \wdata_reg[7]_i_2_n_0 ;
  wire \wdata_reg_reg_n_0_[0] ;
  wire \wdata_reg_reg_n_0_[15] ;
  wire \wdata_reg_reg_n_0_[1] ;
  wire \wdata_reg_reg_n_0_[2] ;
  wire \wdata_reg_reg_n_0_[3] ;
  wire \wdata_reg_reg_n_0_[4] ;
  wire \wdata_reg_reg_n_0_[5] ;
  wire \wdata_reg_reg_n_0_[6] ;
  wire \wdata_reg_reg_n_0_[7] ;
  wire [1:0]wr_n_cnt;
  wire \wr_n_cnt[0]_i_1_n_0 ;
  wire \wr_n_cnt[1]_i_1_n_0 ;
  wire \wr_n_cnt[1]_i_2_n_0 ;
  wire \wraddr[0]_i_1_n_0 ;
  wire \wraddr[12]_i_2_n_0 ;
  wire \wraddr[12]_i_3_n_0 ;
  wire \wraddr[12]_i_4_n_0 ;
  wire \wraddr[12]_i_5_n_0 ;
  wire \wraddr[16]_i_2_n_0 ;
  wire \wraddr[16]_i_3_n_0 ;
  wire \wraddr[16]_i_4_n_0 ;
  wire \wraddr[16]_i_5_n_0 ;
  wire \wraddr[20]_i_2_n_0 ;
  wire \wraddr[20]_i_3_n_0 ;
  wire \wraddr[20]_i_4_n_0 ;
  wire \wraddr[20]_i_5_n_0 ;
  wire \wraddr[8]_i_2_n_0 ;
  wire \wraddr[8]_i_3_n_0 ;
  wire \wraddr[8]_i_5_n_0 ;
  wire [23:0]wraddr_reg;
  wire \wraddr_reg[12]_i_1_n_0 ;
  wire \wraddr_reg[12]_i_1_n_1 ;
  wire \wraddr_reg[12]_i_1_n_2 ;
  wire \wraddr_reg[12]_i_1_n_3 ;
  wire \wraddr_reg[12]_i_1_n_4 ;
  wire \wraddr_reg[12]_i_1_n_5 ;
  wire \wraddr_reg[12]_i_1_n_6 ;
  wire \wraddr_reg[12]_i_1_n_7 ;
  wire \wraddr_reg[16]_i_1_n_0 ;
  wire \wraddr_reg[16]_i_1_n_1 ;
  wire \wraddr_reg[16]_i_1_n_2 ;
  wire \wraddr_reg[16]_i_1_n_3 ;
  wire \wraddr_reg[16]_i_1_n_4 ;
  wire \wraddr_reg[16]_i_1_n_5 ;
  wire \wraddr_reg[16]_i_1_n_6 ;
  wire \wraddr_reg[16]_i_1_n_7 ;
  wire \wraddr_reg[20]_i_1_n_1 ;
  wire \wraddr_reg[20]_i_1_n_2 ;
  wire \wraddr_reg[20]_i_1_n_3 ;
  wire \wraddr_reg[20]_i_1_n_4 ;
  wire \wraddr_reg[20]_i_1_n_5 ;
  wire \wraddr_reg[20]_i_1_n_6 ;
  wire \wraddr_reg[20]_i_1_n_7 ;
  wire [1:0]\wraddr_reg[7]_0 ;
  wire [3:0]\wraddr_reg[7]_1 ;
  wire \wraddr_reg[8]_i_1_n_0 ;
  wire \wraddr_reg[8]_i_1_n_1 ;
  wire \wraddr_reg[8]_i_1_n_2 ;
  wire \wraddr_reg[8]_i_1_n_3 ;
  wire \wraddr_reg[8]_i_1_n_4 ;
  wire \wraddr_reg[8]_i_1_n_5 ;
  wire \wraddr_reg[8]_i_1_n_6 ;
  wire \wraddr_reg[8]_i_1_n_7 ;
  wire [3:3]\NLW_num_enc_bytes_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ram_wraddr_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ram_wraddr_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_wraddr_reg[20]_i_1_CO_UNCONNECTED ;

  FDCE data_valid_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(bs_rd_req),
        .Q(data_valid));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fifo1_rd_i_1__0
       (.I0(bs_rd_req),
        .I1(bs_buf_sel),
        .I2(fifo1_rd),
        .O(fifo1_rd_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    fifo2_rd_i_1
       (.I0(bs_rd_req),
        .I1(bs_buf_sel),
        .I2(fifo2_rd),
        .O(fifo2_rd_reg));
  FDCE huf_buf_sel_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_reg),
        .Q(bs_buf_sel));
  FDCE \huf_data_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(data_valid),
        .Q(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h04)) 
    huf_rd_req_s_i_1
       (.I0(wait_for_ndata_reg_n_0),
        .I1(rd_en_d1),
        .I2(bs_fifo_empty),
        .O(huf_rd_req_s_i_1_n_0));
  FDCE huf_rd_req_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(huf_rd_req_s_i_1_n_0),
        .Q(bs_rd_req));
  FDCE \latch_byte_reg[0] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [0]),
        .Q(latch_byte[0]));
  FDCE \latch_byte_reg[1] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [1]),
        .Q(latch_byte[1]));
  FDCE \latch_byte_reg[2] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [2]),
        .Q(latch_byte[2]));
  FDCE \latch_byte_reg[3] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [3]),
        .Q(latch_byte[3]));
  FDCE \latch_byte_reg[4] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [4]),
        .Q(latch_byte[4]));
  FDCE \latch_byte_reg[5] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [5]),
        .Q(latch_byte[5]));
  FDCE \latch_byte_reg[6] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [6]),
        .Q(latch_byte[6]));
  FDCE \latch_byte_reg[7] 
       (.C(CLK),
        .CE(bs_rd_req),
        .CLR(RST),
        .D(\data_out_reg[7] [7]),
        .Q(latch_byte[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \num_enc_bytes[3]_i_2 
       (.I0(D[0]),
        .O(\num_enc_bytes[3]_i_2_n_0 ));
  FDCE \num_enc_bytes_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[0]),
        .Q(Q[0]));
  FDCE \num_enc_bytes_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[10]),
        .Q(Q[10]));
  FDCE \num_enc_bytes_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[11]),
        .Q(Q[11]));
  CARRY4 \num_enc_bytes_reg[11]_i_1 
       (.CI(\num_enc_bytes_reg[7]_i_1_n_0 ),
        .CO({\num_enc_bytes_reg[11]_i_1_n_0 ,\num_enc_bytes_reg[11]_i_1_n_1 ,\num_enc_bytes_reg[11]_i_1_n_2 ,\num_enc_bytes_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S({wraddr_reg[11:10],D[5],wraddr_reg[8]}));
  FDCE \num_enc_bytes_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[12]),
        .Q(Q[12]));
  FDCE \num_enc_bytes_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[13]),
        .Q(Q[13]));
  FDCE \num_enc_bytes_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[14]),
        .Q(Q[14]));
  FDCE \num_enc_bytes_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[15]),
        .Q(Q[15]));
  CARRY4 \num_enc_bytes_reg[15]_i_1 
       (.CI(\num_enc_bytes_reg[11]_i_1_n_0 ),
        .CO({\num_enc_bytes_reg[15]_i_1_n_0 ,\num_enc_bytes_reg[15]_i_1_n_1 ,\num_enc_bytes_reg[15]_i_1_n_2 ,\num_enc_bytes_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[15:12]),
        .S(wraddr_reg[15:12]));
  FDCE \num_enc_bytes_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[16]),
        .Q(Q[16]));
  FDCE \num_enc_bytes_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[17]),
        .Q(Q[17]));
  FDCE \num_enc_bytes_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[18]),
        .Q(Q[18]));
  FDCE \num_enc_bytes_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[19]),
        .Q(Q[19]));
  CARRY4 \num_enc_bytes_reg[19]_i_1 
       (.CI(\num_enc_bytes_reg[15]_i_1_n_0 ),
        .CO({\num_enc_bytes_reg[19]_i_1_n_0 ,\num_enc_bytes_reg[19]_i_1_n_1 ,\num_enc_bytes_reg[19]_i_1_n_2 ,\num_enc_bytes_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[19:16]),
        .S(wraddr_reg[19:16]));
  FDCE \num_enc_bytes_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE \num_enc_bytes_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[20]),
        .Q(Q[20]));
  FDCE \num_enc_bytes_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[21]),
        .Q(Q[21]));
  FDCE \num_enc_bytes_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[22]),
        .Q(Q[22]));
  FDCE \num_enc_bytes_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[23]),
        .Q(Q[23]));
  CARRY4 \num_enc_bytes_reg[23]_i_1 
       (.CI(\num_enc_bytes_reg[19]_i_1_n_0 ),
        .CO({\NLW_num_enc_bytes_reg[23]_i_1_CO_UNCONNECTED [3],\num_enc_bytes_reg[23]_i_1_n_1 ,\num_enc_bytes_reg[23]_i_1_n_2 ,\num_enc_bytes_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[23:20]),
        .S(wraddr_reg[23:20]));
  FDCE \num_enc_bytes_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE \num_enc_bytes_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[3]),
        .Q(Q[3]));
  CARRY4 \num_enc_bytes_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\num_enc_bytes_reg[3]_i_1_n_0 ,\num_enc_bytes_reg[3]_i_1_n_1 ,\num_enc_bytes_reg[3]_i_1_n_2 ,\num_enc_bytes_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[0],1'b0}),
        .O(plusOp[3:0]),
        .S({D[2:1],\num_enc_bytes[3]_i_2_n_0 ,wraddr_reg[0]}));
  FDCE \num_enc_bytes_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[4]),
        .Q(Q[4]));
  FDCE \num_enc_bytes_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[5]),
        .Q(Q[5]));
  FDCE \num_enc_bytes_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[6]),
        .Q(Q[6]));
  FDCE \num_enc_bytes_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[7]),
        .Q(Q[7]));
  CARRY4 \num_enc_bytes_reg[7]_i_1 
       (.CI(\num_enc_bytes_reg[3]_i_1_n_0 ),
        .CO({\num_enc_bytes_reg[7]_i_1_n_0 ,\num_enc_bytes_reg[7]_i_1_n_1 ,\num_enc_bytes_reg[7]_i_1_n_2 ,\num_enc_bytes_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S({wraddr_reg[7],D[4:3],wraddr_reg[4]}));
  FDCE \num_enc_bytes_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[8]),
        .Q(Q[8]));
  FDCE \num_enc_bytes_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(plusOp[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[0]_i_1 
       (.I0(\wdata_reg_reg_n_0_[0] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[0]_i_1__1 
       (.I0(bs_ram_byte[0]),
        .I1(\ram_byte_reg[7]_1 [0]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[1]_i_1 
       (.I0(\wdata_reg_reg_n_0_[1] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[1]_i_1__1 
       (.I0(bs_ram_byte[1]),
        .I1(\ram_byte_reg[7]_1 [1]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[2]_i_1 
       (.I0(\wdata_reg_reg_n_0_[2] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[2]_i_1__1 
       (.I0(bs_ram_byte[2]),
        .I1(\ram_byte_reg[7]_1 [2]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[3]_i_1 
       (.I0(\wdata_reg_reg_n_0_[3] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[3]_i_1__1 
       (.I0(bs_ram_byte[3]),
        .I1(\ram_byte_reg[7]_1 [3]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[4]_i_1 
       (.I0(\wdata_reg_reg_n_0_[4] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[4]_i_1__1 
       (.I0(bs_ram_byte[4]),
        .I1(\ram_byte_reg[7]_1 [4]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[5]_i_1 
       (.I0(\wdata_reg_reg_n_0_[5] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[5]_i_1__1 
       (.I0(bs_ram_byte[5]),
        .I1(\ram_byte_reg[7]_1 [5]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[6]_i_1 
       (.I0(\wdata_reg_reg_n_0_[6] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[6]_i_1__1 
       (.I0(bs_ram_byte[6]),
        .I1(\ram_byte_reg[7]_1 [6]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \ram_byte[7]_i_1 
       (.I0(wr_n_cnt[1]),
        .I1(wr_n_cnt[0]),
        .O(\ram_byte[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_byte[7]_i_1__1 
       (.I0(bs_ram_byte[7]),
        .I1(\ram_byte_reg[7]_1 [7]),
        .I2(out_mux_ctrl),
        .O(\ram_byte_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ram_byte[7]_i_2 
       (.I0(\wdata_reg_reg_n_0_[7] ),
        .I1(wr_n_cnt[0]),
        .I2(wr_n_cnt[1]),
        .I3(\wdata_reg_reg_n_0_[15] ),
        .O(\ram_byte[7]_i_2_n_0 ));
  FDCE \ram_byte_reg[0] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[0]_i_1_n_0 ),
        .Q(bs_ram_byte[0]));
  FDCE \ram_byte_reg[1] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[1]_i_1_n_0 ),
        .Q(bs_ram_byte[1]));
  FDCE \ram_byte_reg[2] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[2]_i_1_n_0 ),
        .Q(bs_ram_byte[2]));
  FDCE \ram_byte_reg[3] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[3]_i_1_n_0 ),
        .Q(bs_ram_byte[3]));
  FDCE \ram_byte_reg[4] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[4]_i_1_n_0 ),
        .Q(bs_ram_byte[4]));
  FDCE \ram_byte_reg[5] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[5]_i_1_n_0 ),
        .Q(bs_ram_byte[5]));
  FDCE \ram_byte_reg[6] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[6]_i_1_n_0 ),
        .Q(bs_ram_byte[6]));
  FDCE \ram_byte_reg[7] 
       (.C(CLK),
        .CE(\ram_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(\ram_byte[7]_i_2_n_0 ),
        .Q(bs_ram_byte[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[0]_i_1__0 
       (.I0(bs_ram_wraddr[0]),
        .I1(\ram_wraddr_reg[23]_1 [0]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[10]_i_1__0 
       (.I0(bs_ram_wraddr[10]),
        .I1(\ram_wraddr_reg[23]_1 [10]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[11]_i_1__0 
       (.I0(bs_ram_wraddr[11]),
        .I1(\ram_wraddr_reg[23]_1 [11]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[12]_i_1__0 
       (.I0(bs_ram_wraddr[12]),
        .I1(\ram_wraddr_reg[23]_1 [12]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[13]_i_1__0 
       (.I0(bs_ram_wraddr[13]),
        .I1(\ram_wraddr_reg[23]_1 [13]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[14]_i_1__0 
       (.I0(bs_ram_wraddr[14]),
        .I1(\ram_wraddr_reg[23]_1 [14]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[15]_i_1__0 
       (.I0(bs_ram_wraddr[15]),
        .I1(\ram_wraddr_reg[23]_1 [15]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[16]_i_1__0 
       (.I0(bs_ram_wraddr[16]),
        .I1(\ram_wraddr_reg[23]_1 [16]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[17]_i_1__0 
       (.I0(bs_ram_wraddr[17]),
        .I1(\ram_wraddr_reg[23]_1 [17]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[18]_i_1__0 
       (.I0(bs_ram_wraddr[18]),
        .I1(\ram_wraddr_reg[23]_1 [18]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[19]_i_1__0 
       (.I0(bs_ram_wraddr[19]),
        .I1(\ram_wraddr_reg[23]_1 [19]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[1]_i_1__0 
       (.I0(bs_ram_wraddr[1]),
        .I1(\ram_wraddr_reg[23]_1 [1]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[20]_i_1__0 
       (.I0(bs_ram_wraddr[20]),
        .I1(\ram_wraddr_reg[23]_1 [20]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[21]_i_1__0 
       (.I0(bs_ram_wraddr[21]),
        .I1(\ram_wraddr_reg[23]_1 [21]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[22]_i_1__0 
       (.I0(bs_ram_wraddr[22]),
        .I1(\ram_wraddr_reg[23]_1 [22]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[23]_i_1__0 
       (.I0(bs_ram_wraddr[23]),
        .I1(\ram_wraddr_reg[23]_1 [23]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[2]_i_1__0 
       (.I0(bs_ram_wraddr[2]),
        .I1(\ram_wraddr_reg[23]_1 [2]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[3]_i_1__0 
       (.I0(bs_ram_wraddr[3]),
        .I1(\ram_wraddr_reg[23]_1 [3]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[4]_i_1__0 
       (.I0(bs_ram_wraddr[4]),
        .I1(\ram_wraddr_reg[23]_1 [4]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[5]_i_1__0 
       (.I0(bs_ram_wraddr[5]),
        .I1(\ram_wraddr_reg[23]_1 [5]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[6]_i_1__0 
       (.I0(bs_ram_wraddr[6]),
        .I1(\ram_wraddr_reg[23]_1 [6]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[7]_i_1__0 
       (.I0(bs_ram_wraddr[7]),
        .I1(\ram_wraddr_reg[23]_1 [7]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[8]_i_1__0 
       (.I0(bs_ram_wraddr[8]),
        .I1(\ram_wraddr_reg[23]_1 [8]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_wraddr[9]_i_1__0 
       (.I0(bs_ram_wraddr[9]),
        .I1(\ram_wraddr_reg[23]_1 [9]),
        .I2(out_mux_ctrl),
        .O(\ram_wraddr_reg[23]_0 [9]));
  FDCE \ram_wraddr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[0]),
        .Q(bs_ram_wraddr[0]));
  FDCE \ram_wraddr_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[10]),
        .Q(bs_ram_wraddr[10]));
  FDCE \ram_wraddr_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[11]),
        .Q(bs_ram_wraddr[11]));
  FDCE \ram_wraddr_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[12]),
        .Q(bs_ram_wraddr[12]));
  CARRY4 \ram_wraddr_reg[12]_i_2 
       (.CI(\ram_wraddr_reg[8]_i_2_n_0 ),
        .CO({\ram_wraddr_reg[12]_i_2_n_0 ,\ram_wraddr_reg[12]_i_2_n_1 ,\ram_wraddr_reg[12]_i_2_n_2 ,\ram_wraddr_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_wraddr0[11:8]),
        .S(Q[12:9]));
  FDCE \ram_wraddr_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[13]),
        .Q(bs_ram_wraddr[13]));
  FDCE \ram_wraddr_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[14]),
        .Q(bs_ram_wraddr[14]));
  FDCE \ram_wraddr_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[15]),
        .Q(bs_ram_wraddr[15]));
  FDCE \ram_wraddr_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[16]),
        .Q(bs_ram_wraddr[16]));
  CARRY4 \ram_wraddr_reg[16]_i_2 
       (.CI(\ram_wraddr_reg[12]_i_2_n_0 ),
        .CO({\ram_wraddr_reg[16]_i_2_n_0 ,\ram_wraddr_reg[16]_i_2_n_1 ,\ram_wraddr_reg[16]_i_2_n_2 ,\ram_wraddr_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_wraddr0[15:12]),
        .S(Q[16:13]));
  FDCE \ram_wraddr_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[17]),
        .Q(bs_ram_wraddr[17]));
  FDCE \ram_wraddr_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[18]),
        .Q(bs_ram_wraddr[18]));
  FDCE \ram_wraddr_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[19]),
        .Q(bs_ram_wraddr[19]));
  FDCE \ram_wraddr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[0]),
        .Q(bs_ram_wraddr[1]));
  FDCE \ram_wraddr_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[20]),
        .Q(bs_ram_wraddr[20]));
  CARRY4 \ram_wraddr_reg[20]_i_2 
       (.CI(\ram_wraddr_reg[16]_i_2_n_0 ),
        .CO({\ram_wraddr_reg[20]_i_2_n_0 ,\ram_wraddr_reg[20]_i_2_n_1 ,\ram_wraddr_reg[20]_i_2_n_2 ,\ram_wraddr_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_wraddr0[19:16]),
        .S(Q[20:17]));
  FDCE \ram_wraddr_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[21]),
        .Q(bs_ram_wraddr[21]));
  FDCE \ram_wraddr_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[22]),
        .Q(bs_ram_wraddr[22]));
  FDCE \ram_wraddr_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[23]),
        .Q(bs_ram_wraddr[23]));
  CARRY4 \ram_wraddr_reg[23]_i_2 
       (.CI(\ram_wraddr_reg[20]_i_2_n_0 ),
        .CO({\NLW_ram_wraddr_reg[23]_i_2_CO_UNCONNECTED [3:2],\ram_wraddr_reg[23]_i_2_n_2 ,\ram_wraddr_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ram_wraddr_reg[23]_i_2_O_UNCONNECTED [3],ram_wraddr0[22:20]}),
        .S({1'b0,Q[23:21]}));
  FDCE \ram_wraddr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[1]),
        .Q(bs_ram_wraddr[2]));
  FDCE \ram_wraddr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[2]),
        .Q(bs_ram_wraddr[3]));
  FDCE \ram_wraddr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[4]),
        .Q(bs_ram_wraddr[4]));
  CARRY4 \ram_wraddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ram_wraddr_reg[4]_i_2_n_0 ,\ram_wraddr_reg[4]_i_2_n_1 ,\ram_wraddr_reg[4]_i_2_n_2 ,\ram_wraddr_reg[4]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_wraddr0[3:0]),
        .S(Q[4:1]));
  FDCE \ram_wraddr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[3]),
        .Q(bs_ram_wraddr[5]));
  FDCE \ram_wraddr_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[4]),
        .Q(bs_ram_wraddr[6]));
  FDCE \ram_wraddr_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[7]),
        .Q(bs_ram_wraddr[7]));
  FDCE \ram_wraddr_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wraddr_reg[8]),
        .Q(bs_ram_wraddr[8]));
  CARRY4 \ram_wraddr_reg[8]_i_2 
       (.CI(\ram_wraddr_reg[4]_i_2_n_0 ),
        .CO({\ram_wraddr_reg[8]_i_2_n_0 ,\ram_wraddr_reg[8]_i_2_n_1 ,\ram_wraddr_reg[8]_i_2_n_2 ,\ram_wraddr_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_wraddr0[7:4]),
        .S(Q[8:5]));
  FDCE \ram_wraddr_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[5]),
        .Q(bs_ram_wraddr[9]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_wren_i_1
       (.I0(wr_n_cnt[0]),
        .I1(wr_n_cnt[1]),
        .O(ram_wren_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_wren_i_1__1
       (.I0(bs_ram_wren),
        .I1(out_mux_ctrl),
        .I2(jfif_ram_wren),
        .O(ram_wren_reg_0));
  FDCE ram_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ram_wren_i_1_n_0),
        .Q(bs_ram_wren));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    rd_en_d1_i_1
       (.I0(bs_fifo_empty),
        .I1(rd_en_d1),
        .I2(wait_for_ndata_reg_n_0),
        .I3(rd_en),
        .O(rd_en_d1_i_1_n_0));
  FDCE rd_en_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_d1_i_1_n_0),
        .Q(rd_en_d1));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF7F7F700)) 
    rd_en_i_1__2
       (.I0(bs_fifo_empty),
        .I1(rd_en_d1),
        .I2(wait_for_ndata_reg_n_0),
        .I3(bs_start),
        .I4(rd_en),
        .O(rd_en_i_1__2_n_0));
  FDCE rd_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_i_1__2_n_0),
        .Q(rd_en));
  LUT3 #(
    .INIT(8'h40)) 
    ready_pb_i_1__3
       (.I0(wait_for_ndata_reg_n_0),
        .I1(rd_en_d1),
        .I2(bs_fifo_empty),
        .O(ready_pb_i_1__3_n_0));
  FDCE ready_pb_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ready_pb_i_1__3_n_0),
        .Q(bs_ready));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    wait_for_ndata_i_1
       (.I0(p_1_in),
        .I1(bs_fifo_empty),
        .I2(rd_en_d1),
        .I3(wait_for_ndata_reg_n_0),
        .O(wait_for_ndata_i_1_n_0));
  FDCE wait_for_ndata_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wait_for_ndata_i_1_n_0),
        .Q(wait_for_ndata_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hC4CCCCCC)) 
    \wdata_reg[0]_i_1 
       (.I0(latch_byte[1]),
        .I1(latch_byte[0]),
        .I2(\wdata_reg[15]_i_2_n_0 ),
        .I3(latch_byte[3]),
        .I4(latch_byte[2]),
        .O(wdata_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \wdata_reg[15]_i_1 
       (.I0(\wdata_reg[15]_i_2_n_0 ),
        .I1(latch_byte[1]),
        .I2(latch_byte[0]),
        .I3(latch_byte[3]),
        .I4(latch_byte[2]),
        .O(wdata_reg[15]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wdata_reg[15]_i_2 
       (.I0(latch_byte[5]),
        .I1(latch_byte[4]),
        .I2(latch_byte[7]),
        .I3(latch_byte[6]),
        .O(\wdata_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hC4CCCCCC)) 
    \wdata_reg[1]_i_1 
       (.I0(latch_byte[0]),
        .I1(latch_byte[1]),
        .I2(\wdata_reg[15]_i_2_n_0 ),
        .I3(latch_byte[3]),
        .I4(latch_byte[2]),
        .O(wdata_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \wdata_reg[2]_i_1 
       (.I0(\wdata_reg[15]_i_2_n_0 ),
        .I1(latch_byte[1]),
        .I2(latch_byte[0]),
        .I3(latch_byte[3]),
        .I4(latch_byte[2]),
        .O(wdata_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \wdata_reg[3]_i_1 
       (.I0(\wdata_reg[15]_i_2_n_0 ),
        .I1(latch_byte[1]),
        .I2(latch_byte[0]),
        .I3(latch_byte[2]),
        .I4(latch_byte[3]),
        .O(wdata_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hC4CCCCCC)) 
    \wdata_reg[4]_i_1 
       (.I0(latch_byte[5]),
        .I1(latch_byte[4]),
        .I2(\wdata_reg[7]_i_2_n_0 ),
        .I3(latch_byte[7]),
        .I4(latch_byte[6]),
        .O(wdata_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hC4CCCCCC)) 
    \wdata_reg[5]_i_1 
       (.I0(latch_byte[4]),
        .I1(latch_byte[5]),
        .I2(\wdata_reg[7]_i_2_n_0 ),
        .I3(latch_byte[7]),
        .I4(latch_byte[6]),
        .O(wdata_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \wdata_reg[6]_i_1 
       (.I0(\wdata_reg[7]_i_2_n_0 ),
        .I1(latch_byte[5]),
        .I2(latch_byte[4]),
        .I3(latch_byte[7]),
        .I4(latch_byte[6]),
        .O(wdata_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \wdata_reg[7]_i_1 
       (.I0(\wdata_reg[7]_i_2_n_0 ),
        .I1(latch_byte[5]),
        .I2(latch_byte[4]),
        .I3(latch_byte[6]),
        .I4(latch_byte[7]),
        .O(wdata_reg[7]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wdata_reg[7]_i_2 
       (.I0(latch_byte[1]),
        .I1(latch_byte[0]),
        .I2(latch_byte[3]),
        .I3(latch_byte[2]),
        .O(\wdata_reg[7]_i_2_n_0 ));
  FDCE \wdata_reg_reg[0] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[0]),
        .Q(\wdata_reg_reg_n_0_[0] ));
  FDCE \wdata_reg_reg[15] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[15]),
        .Q(\wdata_reg_reg_n_0_[15] ));
  FDCE \wdata_reg_reg[1] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[1]),
        .Q(\wdata_reg_reg_n_0_[1] ));
  FDCE \wdata_reg_reg[2] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[2]),
        .Q(\wdata_reg_reg_n_0_[2] ));
  FDCE \wdata_reg_reg[3] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[3]),
        .Q(\wdata_reg_reg_n_0_[3] ));
  FDCE \wdata_reg_reg[4] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[4]),
        .Q(\wdata_reg_reg_n_0_[4] ));
  FDCE \wdata_reg_reg[5] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[5]),
        .Q(\wdata_reg_reg_n_0_[5] ));
  FDCE \wdata_reg_reg[6] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[6]),
        .Q(\wdata_reg_reg_n_0_[6] ));
  FDCE \wdata_reg_reg[7] 
       (.C(CLK),
        .CE(data_valid),
        .CLR(RST),
        .D(wdata_reg[7]),
        .Q(\wdata_reg_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0E0C)) 
    \wr_n_cnt[0]_i_1 
       (.I0(\wr_n_cnt[1]_i_2_n_0 ),
        .I1(wr_n_cnt[1]),
        .I2(wr_n_cnt[0]),
        .I3(data_valid),
        .O(\wr_n_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hC1C0)) 
    \wr_n_cnt[1]_i_1 
       (.I0(\wr_n_cnt[1]_i_2_n_0 ),
        .I1(wr_n_cnt[1]),
        .I2(wr_n_cnt[0]),
        .I3(data_valid),
        .O(\wr_n_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \wr_n_cnt[1]_i_2 
       (.I0(latch_byte[2]),
        .I1(latch_byte[3]),
        .I2(latch_byte[0]),
        .I3(latch_byte[1]),
        .I4(\wdata_reg[15]_i_2_n_0 ),
        .O(\wr_n_cnt[1]_i_2_n_0 ));
  FDCE \wr_n_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\wr_n_cnt[0]_i_1_n_0 ),
        .Q(wr_n_cnt[0]));
  FDCE \wr_n_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\wr_n_cnt[1]_i_1_n_0 ),
        .Q(wr_n_cnt[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \wraddr[0]_i_1 
       (.I0(wr_n_cnt[1]),
        .I1(wr_n_cnt[0]),
        .I2(sof),
        .O(\wraddr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \wraddr[0]_i_7 
       (.I0(wraddr_reg[0]),
        .I1(sof),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[12]_i_2 
       (.I0(wraddr_reg[15]),
        .I1(sof),
        .O(\wraddr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[12]_i_3 
       (.I0(wraddr_reg[14]),
        .I1(sof),
        .O(\wraddr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[12]_i_4 
       (.I0(wraddr_reg[13]),
        .I1(sof),
        .O(\wraddr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[12]_i_5 
       (.I0(wraddr_reg[12]),
        .I1(sof),
        .O(\wraddr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[16]_i_2 
       (.I0(wraddr_reg[19]),
        .I1(sof),
        .O(\wraddr[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[16]_i_3 
       (.I0(wraddr_reg[18]),
        .I1(sof),
        .O(\wraddr[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[16]_i_4 
       (.I0(wraddr_reg[17]),
        .I1(sof),
        .O(\wraddr[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[16]_i_5 
       (.I0(wraddr_reg[16]),
        .I1(sof),
        .O(\wraddr[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[20]_i_2 
       (.I0(wraddr_reg[23]),
        .I1(sof),
        .O(\wraddr[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[20]_i_3 
       (.I0(wraddr_reg[22]),
        .I1(sof),
        .O(\wraddr[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[20]_i_4 
       (.I0(wraddr_reg[21]),
        .I1(sof),
        .O(\wraddr[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[20]_i_5 
       (.I0(wraddr_reg[20]),
        .I1(sof),
        .O(\wraddr[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[4]_i_2 
       (.I0(wraddr_reg[7]),
        .I1(sof),
        .O(\wraddr_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[4]_i_5 
       (.I0(wraddr_reg[4]),
        .I1(sof),
        .O(\wraddr_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[8]_i_2 
       (.I0(wraddr_reg[11]),
        .I1(sof),
        .O(\wraddr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[8]_i_3 
       (.I0(wraddr_reg[10]),
        .I1(sof),
        .O(\wraddr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wraddr[8]_i_5 
       (.I0(wraddr_reg[8]),
        .I1(sof),
        .O(\wraddr[8]_i_5_n_0 ));
  FDCE \wraddr_reg[0] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(O[0]),
        .Q(wraddr_reg[0]));
  FDCE \wraddr_reg[10] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[8]_i_1_n_5 ),
        .Q(wraddr_reg[10]));
  FDCE \wraddr_reg[11] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[8]_i_1_n_4 ),
        .Q(wraddr_reg[11]));
  FDCE \wraddr_reg[12] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[12]_i_1_n_7 ),
        .Q(wraddr_reg[12]));
  CARRY4 \wraddr_reg[12]_i_1 
       (.CI(\wraddr_reg[8]_i_1_n_0 ),
        .CO({\wraddr_reg[12]_i_1_n_0 ,\wraddr_reg[12]_i_1_n_1 ,\wraddr_reg[12]_i_1_n_2 ,\wraddr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wraddr_reg[12]_i_1_n_4 ,\wraddr_reg[12]_i_1_n_5 ,\wraddr_reg[12]_i_1_n_6 ,\wraddr_reg[12]_i_1_n_7 }),
        .S({\wraddr[12]_i_2_n_0 ,\wraddr[12]_i_3_n_0 ,\wraddr[12]_i_4_n_0 ,\wraddr[12]_i_5_n_0 }));
  FDCE \wraddr_reg[13] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[12]_i_1_n_6 ),
        .Q(wraddr_reg[13]));
  FDCE \wraddr_reg[14] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[12]_i_1_n_5 ),
        .Q(wraddr_reg[14]));
  FDCE \wraddr_reg[15] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[12]_i_1_n_4 ),
        .Q(wraddr_reg[15]));
  FDCE \wraddr_reg[16] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[16]_i_1_n_7 ),
        .Q(wraddr_reg[16]));
  CARRY4 \wraddr_reg[16]_i_1 
       (.CI(\wraddr_reg[12]_i_1_n_0 ),
        .CO({\wraddr_reg[16]_i_1_n_0 ,\wraddr_reg[16]_i_1_n_1 ,\wraddr_reg[16]_i_1_n_2 ,\wraddr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wraddr_reg[16]_i_1_n_4 ,\wraddr_reg[16]_i_1_n_5 ,\wraddr_reg[16]_i_1_n_6 ,\wraddr_reg[16]_i_1_n_7 }),
        .S({\wraddr[16]_i_2_n_0 ,\wraddr[16]_i_3_n_0 ,\wraddr[16]_i_4_n_0 ,\wraddr[16]_i_5_n_0 }));
  FDCE \wraddr_reg[17] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[16]_i_1_n_6 ),
        .Q(wraddr_reg[17]));
  FDCE \wraddr_reg[18] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[16]_i_1_n_5 ),
        .Q(wraddr_reg[18]));
  FDCE \wraddr_reg[19] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[16]_i_1_n_4 ),
        .Q(wraddr_reg[19]));
  FDCE \wraddr_reg[1] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(O[1]),
        .Q(D[0]));
  FDCE \wraddr_reg[20] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[20]_i_1_n_7 ),
        .Q(wraddr_reg[20]));
  CARRY4 \wraddr_reg[20]_i_1 
       (.CI(\wraddr_reg[16]_i_1_n_0 ),
        .CO({\NLW_wraddr_reg[20]_i_1_CO_UNCONNECTED [3],\wraddr_reg[20]_i_1_n_1 ,\wraddr_reg[20]_i_1_n_2 ,\wraddr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wraddr_reg[20]_i_1_n_4 ,\wraddr_reg[20]_i_1_n_5 ,\wraddr_reg[20]_i_1_n_6 ,\wraddr_reg[20]_i_1_n_7 }),
        .S({\wraddr[20]_i_2_n_0 ,\wraddr[20]_i_3_n_0 ,\wraddr[20]_i_4_n_0 ,\wraddr[20]_i_5_n_0 }));
  FDCE \wraddr_reg[21] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[20]_i_1_n_6 ),
        .Q(wraddr_reg[21]));
  FDCE \wraddr_reg[22] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[20]_i_1_n_5 ),
        .Q(wraddr_reg[22]));
  FDCE \wraddr_reg[23] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[20]_i_1_n_4 ),
        .Q(wraddr_reg[23]));
  FDCE \wraddr_reg[2] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(O[2]),
        .Q(D[1]));
  FDCE \wraddr_reg[3] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(O[3]),
        .Q(D[2]));
  FDCE \wraddr_reg[4] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[7]_1 [0]),
        .Q(wraddr_reg[4]));
  FDCE \wraddr_reg[5] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[7]_1 [1]),
        .Q(D[3]));
  FDCE \wraddr_reg[6] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[7]_1 [2]),
        .Q(D[4]));
  FDCE \wraddr_reg[7] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[7]_1 [3]),
        .Q(wraddr_reg[7]));
  FDCE \wraddr_reg[8] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[8]_i_1_n_7 ),
        .Q(wraddr_reg[8]));
  CARRY4 \wraddr_reg[8]_i_1 
       (.CI(CO),
        .CO({\wraddr_reg[8]_i_1_n_0 ,\wraddr_reg[8]_i_1_n_1 ,\wraddr_reg[8]_i_1_n_2 ,\wraddr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wraddr_reg[8]_i_1_n_4 ,\wraddr_reg[8]_i_1_n_5 ,\wraddr_reg[8]_i_1_n_6 ,\wraddr_reg[8]_i_1_n_7 }),
        .S({\wraddr[8]_i_2_n_0 ,\wraddr[8]_i_3_n_0 ,sof_reg,\wraddr[8]_i_5_n_0 }));
  FDCE \wraddr_reg[9] 
       (.C(CLK),
        .CE(\wraddr[0]_i_1_n_0 ),
        .CLR(RST),
        .D(\wraddr_reg[8]_i_1_n_6 ),
        .Q(D[5]));
endmodule

module design_1_JpegEnc_0_0_CtrlSM
   (fdct_start,
    zig_start,
    qua_start,
    rle_start,
    huf_start,
    bs_start,
    jpeg_ready,
    jpeg_busy,
    jfif_start,
    out_mux_ctrl,
    jfif_eoi,
    qua_buf_sel_s_reg,
    rle_buf_sel_s_reg,
    table_select_reg,
    Q,
    E,
    SR,
    \prev_dc_reg_0_reg[0] ,
    \rle_sm_settings[cmp_idx] ,
    \prev_dc_reg_1_reg[0] ,
    \prev_dc_reg_2_reg[0] ,
    block_cnt0,
    \VLC_size_reg[1]_rep__0 ,
    \huf_sm_settings[cmp_idx] ,
    \wr_cnt_reg[5] ,
    \rd_cnt_reg[5] ,
    fdct_buf_sel_s_reg,
    huf_buf_sel_s_reg,
    \wr_cnt_reg[5]_0 ,
    \rd_cnt_reg[5]_0 ,
    zig_buf_sel_s_reg,
    CLK,
    RST,
    ADDRBWRADDR,
    huf_buf_sel,
    minusOp,
    fdct_ready,
    zig_ready,
    qua_ready,
    rle_ready,
    huf_ready,
    DI,
    S,
    sof,
    jfif_ready,
    rd_en_reg,
    divalid,
    \wr_cnt_reg[2] ,
    dbuf_we,
    rd_en_reg_0,
    fdct_buf_sel_s_reg_0,
    bs_buf_sel,
    dbuf_we_0,
    rd_en_reg_1,
    zig_buf_sel_s_reg_0,
    outif_almost_full,
    bs_ready,
    O,
    CO);
  output fdct_start;
  output zig_start;
  output qua_start;
  output rle_start;
  output huf_start;
  output bs_start;
  output jpeg_ready;
  output jpeg_busy;
  output jfif_start;
  output out_mux_ctrl;
  output jfif_eoi;
  output qua_buf_sel_s_reg;
  output rle_buf_sel_s_reg;
  output table_select_reg;
  output [12:0]Q;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]\prev_dc_reg_0_reg[0] ;
  output [2:0]\rle_sm_settings[cmp_idx] ;
  output [0:0]\prev_dc_reg_1_reg[0] ;
  output [0:0]\prev_dc_reg_2_reg[0] ;
  output block_cnt0;
  output \VLC_size_reg[1]_rep__0 ;
  output [1:0]\huf_sm_settings[cmp_idx] ;
  output [0:0]\wr_cnt_reg[5] ;
  output [0:0]\rd_cnt_reg[5] ;
  output fdct_buf_sel_s_reg;
  output huf_buf_sel_s_reg;
  output [0:0]\wr_cnt_reg[5]_0 ;
  output [0:0]\rd_cnt_reg[5]_0 ;
  output zig_buf_sel_s_reg;
  input CLK;
  input RST;
  input [0:0]ADDRBWRADDR;
  input huf_buf_sel;
  input [13:0]minusOp;
  input fdct_ready;
  input zig_ready;
  input qua_ready;
  input rle_ready;
  input huf_ready;
  input [0:0]DI;
  input [0:0]S;
  input sof;
  input jfif_ready;
  input rd_en_reg;
  input divalid;
  input \wr_cnt_reg[2] ;
  input dbuf_we;
  input rd_en_reg_0;
  input [0:0]fdct_buf_sel_s_reg_0;
  input bs_buf_sel;
  input dbuf_we_0;
  input rd_en_reg_1;
  input [0:0]zig_buf_sel_s_reg_0;
  input outif_almost_full;
  input bs_ready;
  input [0:0]O;
  input [0:0]CO;

  wire [0:0]ADDRBWRADDR;
  wire CLK;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_main_state[0]_i_2_n_0 ;
  wire \FSM_sequential_main_state[1]_i_2_n_0 ;
  wire \FSM_sequential_main_state[2]_i_2_n_0 ;
  wire \G_REG_SM[1].Reg[1][cmp_idx][0]_i_1_n_0 ;
  wire \G_REG_SM[1].Reg[1][cmp_idx][1]_i_1_n_0 ;
  wire \G_REG_SM[1].Reg[1][cmp_idx][2]_i_1_n_0 ;
  wire \G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][0] ;
  wire \G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][1] ;
  wire \G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][2] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][0] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][1] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][2] ;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx_n_0_][0] ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_11 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_3 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_4 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_5 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_6 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_7 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_8 ;
  wire \G_S_CTRL_SM[1].U_S_CTRL_SM_n_9 ;
  wire \G_S_CTRL_SM[2].U_S_CTRL_SM_n_6 ;
  wire \G_S_CTRL_SM[2].U_S_CTRL_SM_n_7 ;
  wire \G_S_CTRL_SM[2].U_S_CTRL_SM_n_8 ;
  wire \G_S_CTRL_SM[3].U_S_CTRL_SM_n_6 ;
  wire \G_S_CTRL_SM[3].U_S_CTRL_SM_n_7 ;
  wire \G_S_CTRL_SM[3].U_S_CTRL_SM_n_8 ;
  wire \G_S_CTRL_SM[4].U_S_CTRL_SM_n_5 ;
  wire \G_S_CTRL_SM[4].U_S_CTRL_SM_n_6 ;
  wire \G_S_CTRL_SM[6].U_S_CTRL_SM_n_2 ;
  wire \G_S_CTRL_SM[6].U_S_CTRL_SM_n_3 ;
  wire \G_S_CTRL_SM[6].U_S_CTRL_SM_n_4 ;
  wire \G_S_CTRL_SM[6].U_S_CTRL_SM_n_6 ;
  wire \G_S_CTRL_SM[6].U_S_CTRL_SM_n_7 ;
  wire \G_S_CTRL_SM[6].U_S_CTRL_SM_n_8 ;
  wire [0:0]O;
  wire [12:0]Q;
  wire [15:3]\RSM[x_cnt] ;
  wire \RSM[x_cnt][6]_i_3_n_0 ;
  wire [15:2]\RSM[y_cnt] ;
  wire \RSM[y_cnt][15]_i_10_n_0 ;
  wire \RSM[y_cnt][15]_i_11_n_0 ;
  wire \RSM[y_cnt][15]_i_12_n_0 ;
  wire \RSM[y_cnt][15]_i_13_n_0 ;
  wire \RSM[y_cnt][15]_i_14_n_0 ;
  wire \RSM[y_cnt][15]_i_15_n_0 ;
  wire \RSM[y_cnt][15]_i_16_n_0 ;
  wire \RSM[y_cnt][15]_i_18_n_0 ;
  wire \RSM[y_cnt][15]_i_19_n_0 ;
  wire \RSM[y_cnt][15]_i_1_n_0 ;
  wire \RSM[y_cnt][15]_i_20_n_0 ;
  wire \RSM[y_cnt][15]_i_6_n_0 ;
  wire \RSM[y_cnt][15]_i_7_n_0 ;
  wire \RSM[y_cnt][15]_i_8_n_0 ;
  wire \RSM[y_cnt][15]_i_9_n_0 ;
  wire \RSM[y_cnt][5]_i_3_n_0 ;
  wire [2:0]\RSM_reg[cmp_idx] ;
  wire \RSM_reg[x_cnt][10]_i_2_n_0 ;
  wire \RSM_reg[x_cnt][10]_i_2_n_1 ;
  wire \RSM_reg[x_cnt][10]_i_2_n_2 ;
  wire \RSM_reg[x_cnt][10]_i_2_n_3 ;
  wire \RSM_reg[x_cnt][14]_i_2_n_0 ;
  wire \RSM_reg[x_cnt][14]_i_2_n_1 ;
  wire \RSM_reg[x_cnt][14]_i_2_n_2 ;
  wire \RSM_reg[x_cnt][14]_i_2_n_3 ;
  wire \RSM_reg[x_cnt][6]_i_2_n_0 ;
  wire \RSM_reg[x_cnt][6]_i_2_n_1 ;
  wire \RSM_reg[x_cnt][6]_i_2_n_2 ;
  wire \RSM_reg[x_cnt][6]_i_2_n_3 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_0 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_1 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_2 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_3 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_4 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_5 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_6 ;
  wire \RSM_reg[y_cnt][13]_i_2_n_7 ;
  wire \RSM_reg[y_cnt][15]_i_3_n_0 ;
  wire \RSM_reg[y_cnt][15]_i_3_n_1 ;
  wire \RSM_reg[y_cnt][15]_i_3_n_2 ;
  wire \RSM_reg[y_cnt][15]_i_3_n_3 ;
  wire \RSM_reg[y_cnt][15]_i_4_n_3 ;
  wire \RSM_reg[y_cnt][15]_i_4_n_6 ;
  wire \RSM_reg[y_cnt][15]_i_4_n_7 ;
  wire \RSM_reg[y_cnt][15]_i_5_n_0 ;
  wire \RSM_reg[y_cnt][15]_i_5_n_1 ;
  wire \RSM_reg[y_cnt][15]_i_5_n_2 ;
  wire \RSM_reg[y_cnt][15]_i_5_n_3 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_0 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_1 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_2 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_3 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_4 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_5 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_6 ;
  wire \RSM_reg[y_cnt][5]_i_2_n_7 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_0 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_1 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_2 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_3 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_4 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_5 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_6 ;
  wire \RSM_reg[y_cnt][9]_i_2_n_7 ;
  wire [15:2]\RSM_reg[y_cnt]__0 ;
  wire RST;
  wire [0:0]S;
  wire [0:0]SR;
  wire \VLC_size_reg[1]_rep__0 ;
  wire block_cnt0;
  wire bs_buf_sel;
  wire bs_ready;
  wire bs_start;
  wire dbuf_we;
  wire dbuf_we_0;
  wire divalid;
  wire fdct_buf_sel_s_reg;
  wire [0:0]fdct_buf_sel_s_reg_0;
  wire fdct_ready;
  wire fdct_start;
  wire huf_buf_sel;
  wire huf_buf_sel_s_reg;
  wire huf_ready;
  wire [1:0]\huf_sm_settings[cmp_idx] ;
  wire huf_start;
  wire jfif_eoi;
  wire jfif_ready;
  wire jfif_start;
  wire jpeg_busy;
  wire jpeg_busy_i_1_n_0;
  wire jpeg_ready;
  wire jpeg_ready_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]main_state;
  wire [13:0]minusOp;
  wire out_mux_ctrl;
  wire out_mux_ctrl_s2;
  wire out_mux_ctrl_s_reg_n_0;
  wire outif_almost_full;
  wire p_11_out;
  wire p_15_out;
  wire p_19_out;
  wire p_23_out;
  wire p_3_out;
  wire p_7_out;
  wire [15:3]plusOp;
  wire [0:0]\prev_dc_reg_0_reg[0] ;
  wire [0:0]\prev_dc_reg_1_reg[0] ;
  wire [0:0]\prev_dc_reg_2_reg[0] ;
  wire qua_buf_sel_s_reg;
  wire qua_ready;
  wire [2:1]\qua_sm_settings[cmp_idx] ;
  wire qua_start;
  wire [0:0]\rd_cnt_reg[5] ;
  wire [0:0]\rd_cnt_reg[5]_0 ;
  wire rd_en_reg;
  wire rd_en_reg_0;
  wire rd_en_reg_1;
  wire rle_buf_sel_s_reg;
  wire rle_ready;
  wire [2:0]\rle_sm_settings[cmp_idx] ;
  wire rle_start;
  wire sof;
  wire [5:0]start;
  wire start1_d;
  wire table_select_reg;
  wire \wr_cnt_reg[2] ;
  wire [0:0]\wr_cnt_reg[5] ;
  wire [0:0]\wr_cnt_reg[5]_0 ;
  wire zig_buf_sel_s_reg;
  wire [0:0]zig_buf_sel_s_reg_0;
  wire zig_ready;
  wire zig_start;
  wire [3:0]\NLW_RSM_reg[x_cnt][15]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_RSM_reg[x_cnt][15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_RSM_reg[y_cnt][15]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_RSM_reg[y_cnt][15]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_RSM_reg[y_cnt][15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_RSM_reg[y_cnt][15]_i_5_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h10111055)) 
    \FSM_sequential_main_state[0]_i_2 
       (.I0(main_state[0]),
        .I1(main_state[2]),
        .I2(CO),
        .I3(main_state[1]),
        .I4(\RSM_reg[y_cnt][15]_i_3_n_0 ),
        .O(\FSM_sequential_main_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h33383038)) 
    \FSM_sequential_main_state[1]_i_2 
       (.I0(\RSM_reg[y_cnt][15]_i_3_n_0 ),
        .I1(main_state[2]),
        .I2(main_state[0]),
        .I3(main_state[1]),
        .I4(CO),
        .O(\FSM_sequential_main_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00041104)) 
    \FSM_sequential_main_state[2]_i_2 
       (.I0(main_state[0]),
        .I1(main_state[2]),
        .I2(\RSM_reg[y_cnt][15]_i_3_n_0 ),
        .I3(main_state[1]),
        .I4(CO),
        .O(\FSM_sequential_main_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "idles:000,jfif:001,horiz:010,comp:011,vert:100,eoi:101" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_main_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_8 ),
        .Q(main_state[0]));
  (* FSM_ENCODED_STATES = "idles:000,jfif:001,horiz:010,comp:011,vert:100,eoi:101" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_main_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_7 ),
        .Q(main_state[1]));
  (* FSM_ENCODED_STATES = "idles:000,jfif:001,horiz:010,comp:011,vert:100,eoi:101" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_main_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_6 ),
        .Q(main_state[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[1].Reg[1][cmp_idx][0]_i_1 
       (.I0(\RSM_reg[cmp_idx] [0]),
        .I1(start[0]),
        .I2(\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][0] ),
        .O(\G_REG_SM[1].Reg[1][cmp_idx][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[1].Reg[1][cmp_idx][1]_i_1 
       (.I0(\RSM_reg[cmp_idx] [1]),
        .I1(start[0]),
        .I2(\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][1] ),
        .O(\G_REG_SM[1].Reg[1][cmp_idx][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[1].Reg[1][cmp_idx][2]_i_1 
       (.I0(\RSM_reg[cmp_idx] [2]),
        .I1(start[0]),
        .I2(\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][2] ),
        .O(\G_REG_SM[1].Reg[1][cmp_idx][2]_i_1_n_0 ));
  FDCE \G_REG_SM[1].Reg_reg[1][cmp_idx][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_REG_SM[1].Reg[1][cmp_idx][0]_i_1_n_0 ),
        .Q(\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][0] ));
  FDCE \G_REG_SM[1].Reg_reg[1][cmp_idx][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_REG_SM[1].Reg[1][cmp_idx][1]_i_1_n_0 ),
        .Q(\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][1] ));
  FDCE \G_REG_SM[1].Reg_reg[1][cmp_idx][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_REG_SM[1].Reg[1][cmp_idx][2]_i_1_n_0 ),
        .Q(\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][2] ));
  FDCE \G_REG_SM[2].Reg_reg[2][cmp_idx][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_8 ),
        .Q(\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][0] ));
  FDCE \G_REG_SM[2].Reg_reg[2][cmp_idx][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_7 ),
        .Q(\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][1] ));
  FDCE \G_REG_SM[2].Reg_reg[2][cmp_idx][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_6 ),
        .Q(\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][2] ));
  FDCE \G_REG_SM[3].Reg_reg[3][cmp_idx][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[2].U_S_CTRL_SM_n_8 ),
        .Q(\G_REG_SM[3].Reg_reg[3][cmp_idx_n_0_][0] ));
  FDCE \G_REG_SM[3].Reg_reg[3][cmp_idx][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[2].U_S_CTRL_SM_n_7 ),
        .Q(\qua_sm_settings[cmp_idx] [1]));
  FDCE \G_REG_SM[3].Reg_reg[3][cmp_idx][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[2].U_S_CTRL_SM_n_6 ),
        .Q(\qua_sm_settings[cmp_idx] [2]));
  FDCE \G_REG_SM[4].Reg_reg[4][cmp_idx][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[3].U_S_CTRL_SM_n_8 ),
        .Q(\rle_sm_settings[cmp_idx] [0]));
  FDCE \G_REG_SM[4].Reg_reg[4][cmp_idx][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[3].U_S_CTRL_SM_n_7 ),
        .Q(\rle_sm_settings[cmp_idx] [1]));
  FDCE \G_REG_SM[4].Reg_reg[4][cmp_idx][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[3].U_S_CTRL_SM_n_6 ),
        .Q(\rle_sm_settings[cmp_idx] [2]));
  FDCE \G_REG_SM[5].Reg_reg[5][cmp_idx][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[4].U_S_CTRL_SM_n_6 ),
        .Q(\huf_sm_settings[cmp_idx] [0]));
  FDCE \G_REG_SM[5].Reg_reg[5][cmp_idx][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[4].U_S_CTRL_SM_n_5 ),
        .Q(\huf_sm_settings[cmp_idx] [1]));
  design_1_JpegEnc_0_0_SingleSM \G_S_CTRL_SM[1].U_S_CTRL_SM 
       (.CLK(CLK),
        .CO(\RSM_reg[y_cnt][15]_i_3_n_0 ),
        .E(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .\FSM_sequential_main_state_reg[0] (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_11 ),
        .\G_REG_SM[1].Reg_reg[1][cmp_idx][0] (\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][0] ),
        .\G_REG_SM[1].Reg_reg[1][cmp_idx][1] (\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][1] ),
        .\G_REG_SM[1].Reg_reg[1][cmp_idx][2] (\G_REG_SM[1].Reg_reg[1][cmp_idx_n_0_][2] ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][0] (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_8 ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][0]_0 (\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][0] ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][1] (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_7 ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][1]_0 (\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][1] ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][2] (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_6 ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][2]_0 (\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][2] ),
        .O(O),
        .\RSM_reg[cmp_idx] (\RSM_reg[cmp_idx] ),
        .\RSM_reg[cmp_idx]_0_sp_1 (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_3 ),
        .\RSM_reg[cmp_idx]_1_sp_1 (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_4 ),
        .\RSM_reg[cmp_idx]_2_sp_1 (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_5 ),
        .RST(RST),
        .fdct_ready(fdct_ready),
        .fdct_start(fdct_start),
        .jfif_ready(jfif_ready),
        .out(main_state),
        .p_19_out(p_19_out),
        .p_23_out(p_23_out),
        .sof(sof),
        .start(start[1]),
        .start1_d(start1_d),
        .\start_reg[1] (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_9 ),
        .\start_reg[1]_0 (start[0]));
  design_1_JpegEnc_0_0_SingleSM_43 \G_S_CTRL_SM[2].U_S_CTRL_SM 
       (.CLK(CLK),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][0] (\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][0] ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][1] (\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][1] ),
        .\G_REG_SM[2].Reg_reg[2][cmp_idx][2] (\G_REG_SM[2].Reg_reg[2][cmp_idx_n_0_][2] ),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][0] (\G_S_CTRL_SM[2].U_S_CTRL_SM_n_8 ),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][0]_0 (\G_REG_SM[3].Reg_reg[3][cmp_idx_n_0_][0] ),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][1] (\G_S_CTRL_SM[2].U_S_CTRL_SM_n_7 ),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][2] (\G_S_CTRL_SM[2].U_S_CTRL_SM_n_6 ),
        .RST(RST),
        .dbuf_we(dbuf_we),
        .fdct_buf_sel_s_reg(zig_start),
        .fdct_buf_sel_s_reg_0(fdct_buf_sel_s_reg),
        .fdct_buf_sel_s_reg_1(fdct_buf_sel_s_reg_0),
        .p_15_out(p_15_out),
        .p_19_out(p_19_out),
        .\qua_sm_settings[cmp_idx] (\qua_sm_settings[cmp_idx] ),
        .\rd_cnt_reg[5] (\rd_cnt_reg[5] ),
        .rd_en_reg(rd_en_reg_0),
        .start(start[2]),
        .start_o_reg_0(start[1]),
        .\wr_cnt_reg[5] (\wr_cnt_reg[5] ),
        .zig_ready(zig_ready));
  design_1_JpegEnc_0_0_SingleSM_44 \G_S_CTRL_SM[3].U_S_CTRL_SM 
       (.CLK(CLK),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][0] (\G_REG_SM[3].Reg_reg[3][cmp_idx_n_0_][0] ),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][0] (\G_S_CTRL_SM[3].U_S_CTRL_SM_n_8 ),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][0]_0 (\rle_sm_settings[cmp_idx] [0]),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][1] (\G_S_CTRL_SM[3].U_S_CTRL_SM_n_7 ),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][1]_0 (\rle_sm_settings[cmp_idx] [1]),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][2] (\G_S_CTRL_SM[3].U_S_CTRL_SM_n_6 ),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][2]_0 (\rle_sm_settings[cmp_idx] [2]),
        .RST(RST),
        .dbuf_we_0(dbuf_we_0),
        .p_11_out(p_11_out),
        .p_15_out(p_15_out),
        .qua_ready(qua_ready),
        .\qua_sm_settings[cmp_idx] (\qua_sm_settings[cmp_idx] ),
        .\rd_cnt_reg[5] (\rd_cnt_reg[5]_0 ),
        .rd_en_reg(rd_en_reg_1),
        .start(start[3]),
        .start_o_reg_0(start[2]),
        .\wr_cnt_reg[5] (\wr_cnt_reg[5]_0 ),
        .zig_buf_sel_s_reg(qua_start),
        .zig_buf_sel_s_reg_0(zig_buf_sel_s_reg),
        .zig_buf_sel_s_reg_1(zig_buf_sel_s_reg_0));
  design_1_JpegEnc_0_0_SingleSM_45 \G_S_CTRL_SM[4].U_S_CTRL_SM 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][1] (\rle_sm_settings[cmp_idx] [1]),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][2] (\rle_sm_settings[cmp_idx] [2]),
        .\G_REG_SM[5].Reg_reg[5][cmp_idx][1] (\G_S_CTRL_SM[4].U_S_CTRL_SM_n_6 ),
        .\G_REG_SM[5].Reg_reg[5][cmp_idx][2] (\G_S_CTRL_SM[4].U_S_CTRL_SM_n_5 ),
        .RST(RST),
        .SR(SR),
        .\huf_sm_settings[cmp_idx] (\huf_sm_settings[cmp_idx] ),
        .p_11_out(p_11_out),
        .p_7_out(p_7_out),
        .qua_buf_sel_s_reg(qua_buf_sel_s_reg),
        .rle_ready(rle_ready),
        .rle_start(rle_start),
        .start(start[4]),
        .start_o_reg_0(start[3]));
  design_1_JpegEnc_0_0_SingleSM_46 \G_S_CTRL_SM[5].U_S_CTRL_SM 
       (.CLK(CLK),
        .RST(RST),
        .block_cnt0(block_cnt0),
        .huf_buf_sel(huf_buf_sel),
        .huf_ready(huf_ready),
        .huf_start(huf_start),
        .p_3_out(p_3_out),
        .p_7_out(p_7_out),
        .rle_buf_sel_s_reg(rle_buf_sel_s_reg),
        .start(start[5]),
        .start_o_reg_0(start[4]));
  design_1_JpegEnc_0_0_SingleSM_47 \G_S_CTRL_SM[6].U_S_CTRL_SM 
       (.CLK(CLK),
        .CO(\RSM_reg[y_cnt][15]_i_3_n_0 ),
        .\FSM_sequential_main_state_reg[0] (\G_S_CTRL_SM[6].U_S_CTRL_SM_n_8 ),
        .\FSM_sequential_main_state_reg[0]_0 (\FSM_sequential_main_state[2]_i_2_n_0 ),
        .\FSM_sequential_main_state_reg[0]_1 (\FSM_sequential_main_state[0]_i_2_n_0 ),
        .\FSM_sequential_main_state_reg[1] (\G_S_CTRL_SM[6].U_S_CTRL_SM_n_7 ),
        .\FSM_sequential_main_state_reg[1]_0 (\G_S_CTRL_SM[1].U_S_CTRL_SM_n_11 ),
        .\FSM_sequential_main_state_reg[2] (\G_S_CTRL_SM[6].U_S_CTRL_SM_n_6 ),
        .\FSM_sequential_main_state_reg[2]_0 (\FSM_sequential_main_state[1]_i_2_n_0 ),
        .RST(RST),
        .bs_buf_sel(bs_buf_sel),
        .bs_ready(bs_ready),
        .bs_start(bs_start),
        .huf_buf_sel_s_reg(huf_buf_sel_s_reg),
        .in0(main_state),
        .jfif_eoi(jfif_eoi),
        .jfif_eoi_reg(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_3 ),
        .jfif_ready(jfif_ready),
        .jfif_start_reg(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_4 ),
        .out(main_state),
        .out_mux_ctrl_s_reg(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_2 ),
        .out_mux_ctrl_s_reg_0(out_mux_ctrl_s_reg_n_0),
        .outif_almost_full(outif_almost_full),
        .p_11_out(p_11_out),
        .p_15_out(p_15_out),
        .p_19_out(p_19_out),
        .p_23_out(p_23_out),
        .p_3_out(p_3_out),
        .p_7_out(p_7_out),
        .sof(sof),
        .start(start[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][10]_i_1 
       (.I0(plusOp[10]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [10]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][11]_i_1 
       (.I0(plusOp[11]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [11]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][12]_i_1 
       (.I0(plusOp[12]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [12]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][13]_i_1 
       (.I0(plusOp[13]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [13]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][14]_i_1 
       (.I0(plusOp[14]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [14]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][15]_i_2 
       (.I0(plusOp[15]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [15]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][3]_i_1 
       (.I0(plusOp[3]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [3]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][4]_i_1 
       (.I0(plusOp[4]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [4]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][5]_i_1 
       (.I0(plusOp[5]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [5]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][6]_i_1 
       (.I0(plusOp[6]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[x_cnt][6]_i_3 
       (.I0(Q[1]),
        .O(\RSM[x_cnt][6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][7]_i_1 
       (.I0(plusOp[7]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [7]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][8]_i_1 
       (.I0(plusOp[8]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [8]));
  LUT3 #(
    .INIT(8'h08)) 
    \RSM[x_cnt][9]_i_1 
       (.I0(plusOp[9]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(\RSM[x_cnt] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][10]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][13]_i_2_n_7 ),
        .O(\RSM[y_cnt] [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][11]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][13]_i_2_n_6 ),
        .O(\RSM[y_cnt] [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][12]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][13]_i_2_n_5 ),
        .O(\RSM[y_cnt] [12]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][13]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][13]_i_2_n_4 ),
        .O(\RSM[y_cnt] [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][14]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][15]_i_4_n_7 ),
        .O(\RSM[y_cnt] [14]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \RSM[y_cnt][15]_i_1 
       (.I0(main_state[0]),
        .I1(main_state[1]),
        .I2(sof),
        .I3(main_state[2]),
        .I4(\RSM_reg[y_cnt][15]_i_3_n_0 ),
        .O(\RSM[y_cnt][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_10 
       (.I0(minusOp[12]),
        .I1(\RSM_reg[y_cnt]__0 [14]),
        .I2(minusOp[13]),
        .I3(\RSM_reg[y_cnt]__0 [15]),
        .O(\RSM[y_cnt][15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_11 
       (.I0(minusOp[10]),
        .I1(\RSM_reg[y_cnt]__0 [12]),
        .I2(minusOp[11]),
        .I3(\RSM_reg[y_cnt]__0 [13]),
        .O(\RSM[y_cnt][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_12 
       (.I0(minusOp[8]),
        .I1(\RSM_reg[y_cnt]__0 [10]),
        .I2(minusOp[9]),
        .I3(\RSM_reg[y_cnt]__0 [11]),
        .O(\RSM[y_cnt][15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_13 
       (.I0(minusOp[6]),
        .I1(\RSM_reg[y_cnt]__0 [8]),
        .I2(minusOp[7]),
        .I3(\RSM_reg[y_cnt]__0 [9]),
        .O(\RSM[y_cnt][15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_14 
       (.I0(minusOp[4]),
        .I1(\RSM_reg[y_cnt]__0 [6]),
        .I2(\RSM_reg[y_cnt]__0 [7]),
        .I3(minusOp[5]),
        .O(\RSM[y_cnt][15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_15 
       (.I0(minusOp[2]),
        .I1(\RSM_reg[y_cnt]__0 [4]),
        .I2(\RSM_reg[y_cnt]__0 [5]),
        .I3(minusOp[3]),
        .O(\RSM[y_cnt][15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_16 
       (.I0(minusOp[0]),
        .I1(\RSM_reg[y_cnt]__0 [2]),
        .I2(\RSM_reg[y_cnt]__0 [3]),
        .I3(minusOp[1]),
        .O(\RSM[y_cnt][15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_18 
       (.I0(minusOp[4]),
        .I1(\RSM_reg[y_cnt]__0 [6]),
        .I2(minusOp[5]),
        .I3(\RSM_reg[y_cnt]__0 [7]),
        .O(\RSM[y_cnt][15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_19 
       (.I0(minusOp[2]),
        .I1(\RSM_reg[y_cnt]__0 [4]),
        .I2(minusOp[3]),
        .I3(\RSM_reg[y_cnt]__0 [5]),
        .O(\RSM[y_cnt][15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][15]_i_2 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][15]_i_4_n_6 ),
        .O(\RSM[y_cnt] [15]));
  LUT4 #(
    .INIT(16'h9009)) 
    \RSM[y_cnt][15]_i_20 
       (.I0(minusOp[0]),
        .I1(\RSM_reg[y_cnt]__0 [2]),
        .I2(minusOp[1]),
        .I3(\RSM_reg[y_cnt]__0 [3]),
        .O(\RSM[y_cnt][15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_6 
       (.I0(minusOp[12]),
        .I1(\RSM_reg[y_cnt]__0 [14]),
        .I2(\RSM_reg[y_cnt]__0 [15]),
        .I3(minusOp[13]),
        .O(\RSM[y_cnt][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_7 
       (.I0(minusOp[10]),
        .I1(\RSM_reg[y_cnt]__0 [12]),
        .I2(\RSM_reg[y_cnt]__0 [13]),
        .I3(minusOp[11]),
        .O(\RSM[y_cnt][15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_8 
       (.I0(minusOp[8]),
        .I1(\RSM_reg[y_cnt]__0 [10]),
        .I2(\RSM_reg[y_cnt]__0 [11]),
        .I3(minusOp[9]),
        .O(\RSM[y_cnt][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \RSM[y_cnt][15]_i_9 
       (.I0(minusOp[6]),
        .I1(\RSM_reg[y_cnt]__0 [8]),
        .I2(\RSM_reg[y_cnt]__0 [9]),
        .I3(minusOp[7]),
        .O(\RSM[y_cnt][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][2]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][5]_i_2_n_7 ),
        .O(\RSM[y_cnt] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][3]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][5]_i_2_n_6 ),
        .O(\RSM[y_cnt] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][4]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][5]_i_2_n_5 ),
        .O(\RSM[y_cnt] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][5]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][5]_i_2_n_4 ),
        .O(\RSM[y_cnt] [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][5]_i_3 
       (.I0(\RSM_reg[y_cnt]__0 [3]),
        .O(\RSM[y_cnt][5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][6]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][9]_i_2_n_7 ),
        .O(\RSM[y_cnt] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][7]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][9]_i_2_n_6 ),
        .O(\RSM[y_cnt] [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][8]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][9]_i_2_n_5 ),
        .O(\RSM[y_cnt] [8]));
  LUT2 #(
    .INIT(4'h8)) 
    \RSM[y_cnt][9]_i_1 
       (.I0(main_state[2]),
        .I1(\RSM_reg[y_cnt][9]_i_2_n_4 ),
        .O(\RSM[y_cnt] [9]));
  FDCE \RSM_reg[cmp_idx][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_3 ),
        .Q(\RSM_reg[cmp_idx] [0]));
  FDCE \RSM_reg[cmp_idx][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_4 ),
        .Q(\RSM_reg[cmp_idx] [1]));
  FDCE \RSM_reg[cmp_idx][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_5 ),
        .Q(\RSM_reg[cmp_idx] [2]));
  FDCE \RSM_reg[x_cnt][10] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [10]),
        .Q(Q[7]));
  CARRY4 \RSM_reg[x_cnt][10]_i_2 
       (.CI(\RSM_reg[x_cnt][6]_i_2_n_0 ),
        .CO({\RSM_reg[x_cnt][10]_i_2_n_0 ,\RSM_reg[x_cnt][10]_i_2_n_1 ,\RSM_reg[x_cnt][10]_i_2_n_2 ,\RSM_reg[x_cnt][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[10:7]),
        .S(Q[7:4]));
  FDCE \RSM_reg[x_cnt][11] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [11]),
        .Q(Q[8]));
  FDCE \RSM_reg[x_cnt][12] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [12]),
        .Q(Q[9]));
  FDCE \RSM_reg[x_cnt][13] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [13]),
        .Q(Q[10]));
  FDCE \RSM_reg[x_cnt][14] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [14]),
        .Q(Q[11]));
  CARRY4 \RSM_reg[x_cnt][14]_i_2 
       (.CI(\RSM_reg[x_cnt][10]_i_2_n_0 ),
        .CO({\RSM_reg[x_cnt][14]_i_2_n_0 ,\RSM_reg[x_cnt][14]_i_2_n_1 ,\RSM_reg[x_cnt][14]_i_2_n_2 ,\RSM_reg[x_cnt][14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[14:11]),
        .S(Q[11:8]));
  FDCE \RSM_reg[x_cnt][15] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [15]),
        .Q(Q[12]));
  CARRY4 \RSM_reg[x_cnt][15]_i_4 
       (.CI(\RSM_reg[x_cnt][14]_i_2_n_0 ),
        .CO(\NLW_RSM_reg[x_cnt][15]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RSM_reg[x_cnt][15]_i_4_O_UNCONNECTED [3:1],plusOp[15]}),
        .S({1'b0,1'b0,1'b0,Q[12]}));
  FDCE \RSM_reg[x_cnt][3] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [3]),
        .Q(Q[0]));
  FDCE \RSM_reg[x_cnt][4] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [4]),
        .Q(Q[1]));
  FDCE \RSM_reg[x_cnt][5] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [5]),
        .Q(Q[2]));
  FDCE \RSM_reg[x_cnt][6] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [6]),
        .Q(Q[3]));
  CARRY4 \RSM_reg[x_cnt][6]_i_2 
       (.CI(1'b0),
        .CO({\RSM_reg[x_cnt][6]_i_2_n_0 ,\RSM_reg[x_cnt][6]_i_2_n_1 ,\RSM_reg[x_cnt][6]_i_2_n_2 ,\RSM_reg[x_cnt][6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(plusOp[6:3]),
        .S({Q[3:2],\RSM[x_cnt][6]_i_3_n_0 ,Q[0]}));
  FDCE \RSM_reg[x_cnt][7] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [7]),
        .Q(Q[4]));
  FDCE \RSM_reg[x_cnt][8] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [8]),
        .Q(Q[5]));
  FDCE \RSM_reg[x_cnt][9] 
       (.C(CLK),
        .CE(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_10 ),
        .CLR(RST),
        .D(\RSM[x_cnt] [9]),
        .Q(Q[6]));
  FDCE \RSM_reg[y_cnt][10] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [10]),
        .Q(\RSM_reg[y_cnt]__0 [10]));
  FDCE \RSM_reg[y_cnt][11] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [11]),
        .Q(\RSM_reg[y_cnt]__0 [11]));
  FDCE \RSM_reg[y_cnt][12] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [12]),
        .Q(\RSM_reg[y_cnt]__0 [12]));
  FDCE \RSM_reg[y_cnt][13] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [13]),
        .Q(\RSM_reg[y_cnt]__0 [13]));
  CARRY4 \RSM_reg[y_cnt][13]_i_2 
       (.CI(\RSM_reg[y_cnt][9]_i_2_n_0 ),
        .CO({\RSM_reg[y_cnt][13]_i_2_n_0 ,\RSM_reg[y_cnt][13]_i_2_n_1 ,\RSM_reg[y_cnt][13]_i_2_n_2 ,\RSM_reg[y_cnt][13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\RSM_reg[y_cnt][13]_i_2_n_4 ,\RSM_reg[y_cnt][13]_i_2_n_5 ,\RSM_reg[y_cnt][13]_i_2_n_6 ,\RSM_reg[y_cnt][13]_i_2_n_7 }),
        .S(\RSM_reg[y_cnt]__0 [13:10]));
  FDCE \RSM_reg[y_cnt][14] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [14]),
        .Q(\RSM_reg[y_cnt]__0 [14]));
  FDCE \RSM_reg[y_cnt][15] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [15]),
        .Q(\RSM_reg[y_cnt]__0 [15]));
  CARRY4 \RSM_reg[y_cnt][15]_i_3 
       (.CI(\RSM_reg[y_cnt][15]_i_5_n_0 ),
        .CO({\RSM_reg[y_cnt][15]_i_3_n_0 ,\RSM_reg[y_cnt][15]_i_3_n_1 ,\RSM_reg[y_cnt][15]_i_3_n_2 ,\RSM_reg[y_cnt][15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\RSM[y_cnt][15]_i_6_n_0 ,\RSM[y_cnt][15]_i_7_n_0 ,\RSM[y_cnt][15]_i_8_n_0 ,\RSM[y_cnt][15]_i_9_n_0 }),
        .O(\NLW_RSM_reg[y_cnt][15]_i_3_O_UNCONNECTED [3:0]),
        .S({\RSM[y_cnt][15]_i_10_n_0 ,\RSM[y_cnt][15]_i_11_n_0 ,\RSM[y_cnt][15]_i_12_n_0 ,\RSM[y_cnt][15]_i_13_n_0 }));
  CARRY4 \RSM_reg[y_cnt][15]_i_4 
       (.CI(\RSM_reg[y_cnt][13]_i_2_n_0 ),
        .CO({\NLW_RSM_reg[y_cnt][15]_i_4_CO_UNCONNECTED [3:1],\RSM_reg[y_cnt][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RSM_reg[y_cnt][15]_i_4_O_UNCONNECTED [3:2],\RSM_reg[y_cnt][15]_i_4_n_6 ,\RSM_reg[y_cnt][15]_i_4_n_7 }),
        .S({1'b0,1'b0,\RSM_reg[y_cnt]__0 [15:14]}));
  CARRY4 \RSM_reg[y_cnt][15]_i_5 
       (.CI(1'b0),
        .CO({\RSM_reg[y_cnt][15]_i_5_n_0 ,\RSM_reg[y_cnt][15]_i_5_n_1 ,\RSM_reg[y_cnt][15]_i_5_n_2 ,\RSM_reg[y_cnt][15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\RSM[y_cnt][15]_i_14_n_0 ,\RSM[y_cnt][15]_i_15_n_0 ,\RSM[y_cnt][15]_i_16_n_0 ,DI}),
        .O(\NLW_RSM_reg[y_cnt][15]_i_5_O_UNCONNECTED [3:0]),
        .S({\RSM[y_cnt][15]_i_18_n_0 ,\RSM[y_cnt][15]_i_19_n_0 ,\RSM[y_cnt][15]_i_20_n_0 ,S}));
  FDCE \RSM_reg[y_cnt][2] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [2]),
        .Q(\RSM_reg[y_cnt]__0 [2]));
  FDCE \RSM_reg[y_cnt][3] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [3]),
        .Q(\RSM_reg[y_cnt]__0 [3]));
  FDCE \RSM_reg[y_cnt][4] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [4]),
        .Q(\RSM_reg[y_cnt]__0 [4]));
  FDCE \RSM_reg[y_cnt][5] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [5]),
        .Q(\RSM_reg[y_cnt]__0 [5]));
  CARRY4 \RSM_reg[y_cnt][5]_i_2 
       (.CI(1'b0),
        .CO({\RSM_reg[y_cnt][5]_i_2_n_0 ,\RSM_reg[y_cnt][5]_i_2_n_1 ,\RSM_reg[y_cnt][5]_i_2_n_2 ,\RSM_reg[y_cnt][5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\RSM_reg[y_cnt]__0 [3],1'b0}),
        .O({\RSM_reg[y_cnt][5]_i_2_n_4 ,\RSM_reg[y_cnt][5]_i_2_n_5 ,\RSM_reg[y_cnt][5]_i_2_n_6 ,\RSM_reg[y_cnt][5]_i_2_n_7 }),
        .S({\RSM_reg[y_cnt]__0 [5:4],\RSM[y_cnt][5]_i_3_n_0 ,\RSM_reg[y_cnt]__0 [2]}));
  FDCE \RSM_reg[y_cnt][6] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [6]),
        .Q(\RSM_reg[y_cnt]__0 [6]));
  FDCE \RSM_reg[y_cnt][7] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [7]),
        .Q(\RSM_reg[y_cnt]__0 [7]));
  FDCE \RSM_reg[y_cnt][8] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [8]),
        .Q(\RSM_reg[y_cnt]__0 [8]));
  FDCE \RSM_reg[y_cnt][9] 
       (.C(CLK),
        .CE(\RSM[y_cnt][15]_i_1_n_0 ),
        .CLR(RST),
        .D(\RSM[y_cnt] [9]),
        .Q(\RSM_reg[y_cnt]__0 [9]));
  CARRY4 \RSM_reg[y_cnt][9]_i_2 
       (.CI(\RSM_reg[y_cnt][5]_i_2_n_0 ),
        .CO({\RSM_reg[y_cnt][9]_i_2_n_0 ,\RSM_reg[y_cnt][9]_i_2_n_1 ,\RSM_reg[y_cnt][9]_i_2_n_2 ,\RSM_reg[y_cnt][9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\RSM_reg[y_cnt][9]_i_2_n_4 ,\RSM_reg[y_cnt][9]_i_2_n_5 ,\RSM_reg[y_cnt][9]_i_2_n_6 ,\RSM_reg[y_cnt][9]_i_2_n_7 }),
        .S(\RSM_reg[y_cnt]__0 [9:6]));
  LUT2 #(
    .INIT(4'h1)) 
    \VLC_size[3]_i_2 
       (.I0(\huf_sm_settings[cmp_idx] [0]),
        .I1(\huf_sm_settings[cmp_idx] [1]),
        .O(\VLC_size_reg[1]_rep__0 ));
  FDCE jfif_eoi_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_3 ),
        .Q(jfif_eoi));
  FDCE jfif_start_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_4 ),
        .Q(jfif_start));
  LUT3 #(
    .INIT(8'hFE)) 
    jpeg_busy_i_1
       (.I0(main_state[1]),
        .I1(main_state[0]),
        .I2(main_state[2]),
        .O(jpeg_busy_i_1_n_0));
  FDCE jpeg_busy_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(jpeg_busy_i_1_n_0),
        .Q(jpeg_busy));
  LUT4 #(
    .INIT(16'h2000)) 
    jpeg_ready_i_1
       (.I0(main_state[2]),
        .I1(main_state[1]),
        .I2(main_state[0]),
        .I3(jfif_ready),
        .O(jpeg_ready_i_1_n_0));
  FDCE jpeg_ready_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(jpeg_ready_i_1_n_0),
        .Q(jpeg_ready));
  FDCE out_mux_ctrl_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(out_mux_ctrl_s2),
        .Q(out_mux_ctrl));
  FDCE out_mux_ctrl_s2_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(out_mux_ctrl_s_reg_n_0),
        .Q(out_mux_ctrl_s2));
  FDCE out_mux_ctrl_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[6].U_S_CTRL_SM_n_2 ),
        .Q(out_mux_ctrl_s_reg_n_0));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \prev_dc_reg_0[11]_i_1 
       (.I0(\rle_sm_settings[cmp_idx] [1]),
        .I1(divalid),
        .I2(\wr_cnt_reg[2] ),
        .I3(\rle_sm_settings[cmp_idx] [2]),
        .I4(sof),
        .O(\prev_dc_reg_0_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \prev_dc_reg_1[11]_i_1 
       (.I0(divalid),
        .I1(\wr_cnt_reg[2] ),
        .I2(\rle_sm_settings[cmp_idx] [2]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(\rle_sm_settings[cmp_idx] [0]),
        .I5(sof),
        .O(\prev_dc_reg_1_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \prev_dc_reg_2[11]_i_1 
       (.I0(divalid),
        .I1(\wr_cnt_reg[2] ),
        .I2(\rle_sm_settings[cmp_idx] [2]),
        .I3(\rle_sm_settings[cmp_idx] [0]),
        .I4(\rle_sm_settings[cmp_idx] [1]),
        .I5(sof),
        .O(\prev_dc_reg_2_reg[0] ));
  LUT3 #(
    .INIT(8'hF4)) 
    \rd_cnt[9]_i_1 
       (.I0(jfif_eoi),
        .I1(jfif_start),
        .I2(rd_en_reg),
        .O(E));
  FDCE start1_d_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start[0]),
        .Q(start1_d));
  FDCE \start_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\G_S_CTRL_SM[1].U_S_CTRL_SM_n_9 ),
        .Q(start[0]));
  LUT3 #(
    .INIT(8'h54)) 
    table_select_i_1
       (.I0(RST),
        .I1(\qua_sm_settings[cmp_idx] [1]),
        .I2(\qua_sm_settings[cmp_idx] [2]),
        .O(table_select_reg));
endmodule

module design_1_JpegEnc_0_0_DBUFCTL
   (memswitchwr_s,
    dataready_s,
    we,
    wmemsel_s,
    CLK,
    RST,
    ramwe_s,
    datareadyack_s);
  output memswitchwr_s;
  output dataready_s;
  output we;
  input wmemsel_s;
  input CLK;
  input RST;
  input ramwe_s;
  input datareadyack_s;

  wire CLK;
  wire RST;
  wire dataready_i_1_n_0;
  wire dataready_s;
  wire datareadyack_s;
  wire memswitchwr_s;
  wire ramwe_s;
  wire we;
  wire wmemsel_s;

  LUT4 #(
    .INIT(16'h5514)) 
    dataready_i_1
       (.I0(datareadyack_s),
        .I1(wmemsel_s),
        .I2(memswitchwr_s),
        .I3(dataready_s),
        .O(dataready_i_1_n_0));
  FDCE dataready_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dataready_i_1_n_0),
        .Q(dataready_s));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_0_2_i_1__1
       (.I0(memswitchwr_s),
        .I1(ramwe_s),
        .O(we));
  FDCE memswitchwr_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wmemsel_s),
        .Q(memswitchwr_s));
endmodule

module design_1_JpegEnc_0_0_DCT1D
   (ramwe_s,
    ADDRD,
    wmemsel_s,
    even_not_odd,
    \romeaddro_s[8]_46 ,
    \datao_reg[0] ,
    \datao_reg[0]_0 ,
    ramwe1_s,
    Q,
    \datao_reg[3] ,
    \datao_reg[3]_0 ,
    \datao_reg[3]_1 ,
    \datao_reg[3]_2 ,
    \datao_reg[3]_3 ,
    \datao_reg[3]_4 ,
    \datao_reg[3]_5 ,
    \datao_reg[3]_6 ,
    out,
    \datao_reg[13] ,
    \datao_reg[13]_0 ,
    \datao_reg[13]_1 ,
    \datao_reg[13]_2 ,
    \datao_reg[13]_3 ,
    \datao_reg[13]_4 ,
    \datao_reg[13]_5 ,
    \datao_reg[13]_6 ,
    CLK,
    odv_d5_reg_c,
    RST,
    odv_d4_reg_c,
    mdct_data_in,
    memswitchwr_s,
    D,
    \datao_reg[13]_7 ,
    \datao_reg[13]_8 ,
    \datao_reg[13]_9 ,
    \datao_reg[13]_10 ,
    \datao_reg[13]_11 ,
    even_not_odd_reg_0,
    \datao_reg[13]_12 ,
    \datao_reg[13]_13 ,
    \datao_reg[13]_14 ,
    \datao_reg[13]_15 ,
    \datao_reg[13]_16 ,
    \datao_reg[13]_17 ,
    \fram1_rd_d_reg[8] );
  output ramwe_s;
  output [5:0]ADDRD;
  output wmemsel_s;
  output even_not_odd;
  output [5:0]\romeaddro_s[8]_46 ;
  output \datao_reg[0] ;
  output \datao_reg[0]_0 ;
  output ramwe1_s;
  output [9:0]Q;
  output [3:0]\datao_reg[3] ;
  output [3:0]\datao_reg[3]_0 ;
  output [3:0]\datao_reg[3]_1 ;
  output [3:0]\datao_reg[3]_2 ;
  output [3:0]\datao_reg[3]_3 ;
  output [3:0]\datao_reg[3]_4 ;
  output [3:0]\datao_reg[3]_5 ;
  output [3:0]\datao_reg[3]_6 ;
  output [13:0]out;
  output [13:0]\datao_reg[13] ;
  output [13:0]\datao_reg[13]_0 ;
  output [13:0]\datao_reg[13]_1 ;
  output [13:0]\datao_reg[13]_2 ;
  output [13:0]\datao_reg[13]_3 ;
  output [13:0]\datao_reg[13]_4 ;
  output [13:0]\datao_reg[13]_5 ;
  output [13:0]\datao_reg[13]_6 ;
  input CLK;
  input odv_d5_reg_c;
  input RST;
  input odv_d4_reg_c;
  input [7:0]mdct_data_in;
  input memswitchwr_s;
  input [13:0]D;
  input [13:0]\datao_reg[13]_7 ;
  input [13:0]\datao_reg[13]_8 ;
  input [13:0]\datao_reg[13]_9 ;
  input [13:0]\datao_reg[13]_10 ;
  input [13:0]\datao_reg[13]_11 ;
  input [14:0]even_not_odd_reg_0;
  input [11:0]\datao_reg[13]_12 ;
  input [11:0]\datao_reg[13]_13 ;
  input [11:0]\datao_reg[13]_14 ;
  input [11:0]\datao_reg[13]_15 ;
  input [11:0]\datao_reg[13]_16 ;
  input [11:0]\datao_reg[13]_17 ;
  input [0:0]\fram1_rd_d_reg[8] ;

  wire [5:0]ADDRD;
  wire CLK;
  wire [13:0]D;
  wire [9:0]Q;
  wire RST;
  wire col_2_reg;
  wire \col_2_reg[0]_i_1_n_0 ;
  wire \col_2_reg[1]_i_1_n_0 ;
  wire \col_2_reg[2]_i_1_n_0 ;
  wire \col_2_reg_reg_n_0_[0] ;
  wire \col_2_reg_reg_n_0_[1] ;
  wire \col_2_reg_reg_n_0_[2] ;
  wire \col_reg[0]_i_1_n_0 ;
  wire \col_reg[0]_i_2_n_0 ;
  wire \col_reg[1]_i_1_n_0 ;
  wire \col_reg[2]_i_2_n_0 ;
  wire \col_reg_reg_n_0_[0] ;
  wire \databuf_reg[0][3]_i_2_n_0 ;
  wire \databuf_reg[0][3]_i_3_n_0 ;
  wire \databuf_reg[0][3]_i_4_n_0 ;
  wire \databuf_reg[0][3]_i_5_n_0 ;
  wire \databuf_reg[0][7]_i_2__0_n_0 ;
  wire \databuf_reg[0][7]_i_3_n_0 ;
  wire \databuf_reg[0][7]_i_4_n_0 ;
  wire \databuf_reg[0][7]_i_5_n_0 ;
  wire \databuf_reg[0][8]_i_2_n_0 ;
  wire \databuf_reg[1][3]_i_2_n_0 ;
  wire \databuf_reg[1][3]_i_3_n_0 ;
  wire \databuf_reg[1][3]_i_4_n_0 ;
  wire \databuf_reg[1][3]_i_5_n_0 ;
  wire \databuf_reg[1][7]_i_2_n_0 ;
  wire \databuf_reg[1][7]_i_3_n_0 ;
  wire \databuf_reg[1][7]_i_4_n_0 ;
  wire \databuf_reg[1][7]_i_5_n_0 ;
  wire \databuf_reg[1][8]_i_2_n_0 ;
  wire \databuf_reg[2][3]_i_2_n_0 ;
  wire \databuf_reg[2][3]_i_3_n_0 ;
  wire \databuf_reg[2][3]_i_4_n_0 ;
  wire \databuf_reg[2][3]_i_5_n_0 ;
  wire \databuf_reg[2][7]_i_2_n_0 ;
  wire \databuf_reg[2][7]_i_3_n_0 ;
  wire \databuf_reg[2][7]_i_4_n_0 ;
  wire \databuf_reg[2][7]_i_5_n_0 ;
  wire \databuf_reg[2][8]_i_2_n_0 ;
  wire \databuf_reg[3][3]_i_2_n_0 ;
  wire \databuf_reg[3][3]_i_3_n_0 ;
  wire \databuf_reg[3][3]_i_4_n_0 ;
  wire \databuf_reg[3][3]_i_5_n_0 ;
  wire \databuf_reg[3][7]_i_2_n_0 ;
  wire \databuf_reg[3][7]_i_3_n_0 ;
  wire \databuf_reg[3][7]_i_4_n_0 ;
  wire \databuf_reg[3][7]_i_5_n_0 ;
  wire \databuf_reg[3][8]_i_2_n_0 ;
  wire \databuf_reg[4][3]_i_2_n_0 ;
  wire \databuf_reg[4][3]_i_3_n_0 ;
  wire \databuf_reg[4][3]_i_4_n_0 ;
  wire \databuf_reg[4][3]_i_5_n_0 ;
  wire \databuf_reg[4][7]_i_2__0_n_0 ;
  wire \databuf_reg[4][7]_i_3_n_0 ;
  wire \databuf_reg[4][7]_i_4_n_0 ;
  wire \databuf_reg[4][7]_i_5_n_0 ;
  wire \databuf_reg[4][8]_i_2_n_0 ;
  wire \databuf_reg[5][3]_i_2_n_0 ;
  wire \databuf_reg[5][3]_i_3_n_0 ;
  wire \databuf_reg[5][3]_i_4_n_0 ;
  wire \databuf_reg[5][3]_i_5_n_0 ;
  wire \databuf_reg[5][7]_i_2__0_n_0 ;
  wire \databuf_reg[5][7]_i_3_n_0 ;
  wire \databuf_reg[5][7]_i_4_n_0 ;
  wire \databuf_reg[5][7]_i_5_n_0 ;
  wire \databuf_reg[5][8]_i_2_n_0 ;
  wire \databuf_reg[6][3]_i_2_n_0 ;
  wire \databuf_reg[6][3]_i_3_n_0 ;
  wire \databuf_reg[6][3]_i_4_n_0 ;
  wire \databuf_reg[6][3]_i_5_n_0 ;
  wire \databuf_reg[6][7]_i_2__0_n_0 ;
  wire \databuf_reg[6][7]_i_3_n_0 ;
  wire \databuf_reg[6][7]_i_4_n_0 ;
  wire \databuf_reg[6][7]_i_5_n_0 ;
  wire \databuf_reg[6][8]_i_2_n_0 ;
  wire \databuf_reg[7][3]_i_2_n_0 ;
  wire \databuf_reg[7][3]_i_3_n_0 ;
  wire \databuf_reg[7][3]_i_4_n_0 ;
  wire \databuf_reg[7][3]_i_5_n_0 ;
  wire \databuf_reg[7][7]_i_2__0_n_0 ;
  wire \databuf_reg[7][7]_i_3_n_0 ;
  wire \databuf_reg[7][7]_i_4_n_0 ;
  wire \databuf_reg[7][7]_i_5_n_0 ;
  wire \databuf_reg[7][8]_i_2_n_0 ;
  wire \databuf_reg_reg[0][3]_i_1_n_0 ;
  wire \databuf_reg_reg[0][3]_i_1_n_1 ;
  wire \databuf_reg_reg[0][3]_i_1_n_2 ;
  wire \databuf_reg_reg[0][3]_i_1_n_3 ;
  wire \databuf_reg_reg[0][3]_i_1_n_4 ;
  wire \databuf_reg_reg[0][3]_i_1_n_5 ;
  wire \databuf_reg_reg[0][3]_i_1_n_6 ;
  wire \databuf_reg_reg[0][3]_i_1_n_7 ;
  wire \databuf_reg_reg[0][7]_i_1_n_0 ;
  wire \databuf_reg_reg[0][7]_i_1_n_1 ;
  wire \databuf_reg_reg[0][7]_i_1_n_2 ;
  wire \databuf_reg_reg[0][7]_i_1_n_3 ;
  wire \databuf_reg_reg[0][7]_i_1_n_4 ;
  wire \databuf_reg_reg[0][7]_i_1_n_5 ;
  wire \databuf_reg_reg[0][7]_i_1_n_6 ;
  wire \databuf_reg_reg[0][7]_i_1_n_7 ;
  wire \databuf_reg_reg[0][8]_i_1_n_7 ;
  wire [8:0]\databuf_reg_reg[0]_37 ;
  wire \databuf_reg_reg[1][3]_i_1_n_0 ;
  wire \databuf_reg_reg[1][3]_i_1_n_1 ;
  wire \databuf_reg_reg[1][3]_i_1_n_2 ;
  wire \databuf_reg_reg[1][3]_i_1_n_3 ;
  wire \databuf_reg_reg[1][3]_i_1_n_4 ;
  wire \databuf_reg_reg[1][3]_i_1_n_5 ;
  wire \databuf_reg_reg[1][3]_i_1_n_6 ;
  wire \databuf_reg_reg[1][3]_i_1_n_7 ;
  wire \databuf_reg_reg[1][7]_i_1_n_0 ;
  wire \databuf_reg_reg[1][7]_i_1_n_1 ;
  wire \databuf_reg_reg[1][7]_i_1_n_2 ;
  wire \databuf_reg_reg[1][7]_i_1_n_3 ;
  wire \databuf_reg_reg[1][7]_i_1_n_4 ;
  wire \databuf_reg_reg[1][7]_i_1_n_5 ;
  wire \databuf_reg_reg[1][7]_i_1_n_6 ;
  wire \databuf_reg_reg[1][7]_i_1_n_7 ;
  wire \databuf_reg_reg[1][8]_i_1_n_7 ;
  wire [8:0]\databuf_reg_reg[1]_35 ;
  wire \databuf_reg_reg[2][3]_i_1_n_0 ;
  wire \databuf_reg_reg[2][3]_i_1_n_1 ;
  wire \databuf_reg_reg[2][3]_i_1_n_2 ;
  wire \databuf_reg_reg[2][3]_i_1_n_3 ;
  wire \databuf_reg_reg[2][3]_i_1_n_4 ;
  wire \databuf_reg_reg[2][3]_i_1_n_5 ;
  wire \databuf_reg_reg[2][3]_i_1_n_6 ;
  wire \databuf_reg_reg[2][3]_i_1_n_7 ;
  wire \databuf_reg_reg[2][7]_i_1_n_0 ;
  wire \databuf_reg_reg[2][7]_i_1_n_1 ;
  wire \databuf_reg_reg[2][7]_i_1_n_2 ;
  wire \databuf_reg_reg[2][7]_i_1_n_3 ;
  wire \databuf_reg_reg[2][7]_i_1_n_4 ;
  wire \databuf_reg_reg[2][7]_i_1_n_5 ;
  wire \databuf_reg_reg[2][7]_i_1_n_6 ;
  wire \databuf_reg_reg[2][7]_i_1_n_7 ;
  wire \databuf_reg_reg[2][8]_i_1_n_7 ;
  wire [8:0]\databuf_reg_reg[2]_33 ;
  wire \databuf_reg_reg[3][3]_i_1_n_0 ;
  wire \databuf_reg_reg[3][3]_i_1_n_1 ;
  wire \databuf_reg_reg[3][3]_i_1_n_2 ;
  wire \databuf_reg_reg[3][3]_i_1_n_3 ;
  wire \databuf_reg_reg[3][3]_i_1_n_4 ;
  wire \databuf_reg_reg[3][3]_i_1_n_5 ;
  wire \databuf_reg_reg[3][3]_i_1_n_6 ;
  wire \databuf_reg_reg[3][3]_i_1_n_7 ;
  wire \databuf_reg_reg[3][7]_i_1_n_0 ;
  wire \databuf_reg_reg[3][7]_i_1_n_1 ;
  wire \databuf_reg_reg[3][7]_i_1_n_2 ;
  wire \databuf_reg_reg[3][7]_i_1_n_3 ;
  wire \databuf_reg_reg[3][7]_i_1_n_4 ;
  wire \databuf_reg_reg[3][7]_i_1_n_5 ;
  wire \databuf_reg_reg[3][7]_i_1_n_6 ;
  wire \databuf_reg_reg[3][7]_i_1_n_7 ;
  wire \databuf_reg_reg[3][8]_i_1_n_7 ;
  wire [8:0]\databuf_reg_reg[3]_31 ;
  wire [8:0]\databuf_reg_reg[4]0 ;
  wire \databuf_reg_reg[4][3]_i_1_n_0 ;
  wire \databuf_reg_reg[4][3]_i_1_n_1 ;
  wire \databuf_reg_reg[4][3]_i_1_n_2 ;
  wire \databuf_reg_reg[4][3]_i_1_n_3 ;
  wire \databuf_reg_reg[4][7]_i_1_n_0 ;
  wire \databuf_reg_reg[4][7]_i_1_n_1 ;
  wire \databuf_reg_reg[4][7]_i_1_n_2 ;
  wire \databuf_reg_reg[4][7]_i_1_n_3 ;
  wire [8:0]\databuf_reg_reg[4]_50 ;
  wire [8:0]\databuf_reg_reg[5]0 ;
  wire \databuf_reg_reg[5][3]_i_1_n_0 ;
  wire \databuf_reg_reg[5][3]_i_1_n_1 ;
  wire \databuf_reg_reg[5][3]_i_1_n_2 ;
  wire \databuf_reg_reg[5][3]_i_1_n_3 ;
  wire \databuf_reg_reg[5][7]_i_1_n_0 ;
  wire \databuf_reg_reg[5][7]_i_1_n_1 ;
  wire \databuf_reg_reg[5][7]_i_1_n_2 ;
  wire \databuf_reg_reg[5][7]_i_1_n_3 ;
  wire [8:0]\databuf_reg_reg[5]_49 ;
  wire [8:0]\databuf_reg_reg[6]0 ;
  wire \databuf_reg_reg[6][3]_i_1_n_0 ;
  wire \databuf_reg_reg[6][3]_i_1_n_1 ;
  wire \databuf_reg_reg[6][3]_i_1_n_2 ;
  wire \databuf_reg_reg[6][3]_i_1_n_3 ;
  wire \databuf_reg_reg[6][7]_i_1_n_0 ;
  wire \databuf_reg_reg[6][7]_i_1_n_1 ;
  wire \databuf_reg_reg[6][7]_i_1_n_2 ;
  wire \databuf_reg_reg[6][7]_i_1_n_3 ;
  wire [8:0]\databuf_reg_reg[6]_48 ;
  wire [8:0]\databuf_reg_reg[7]0 ;
  wire \databuf_reg_reg[7][3]_i_1_n_0 ;
  wire \databuf_reg_reg[7][3]_i_1_n_1 ;
  wire \databuf_reg_reg[7][3]_i_1_n_2 ;
  wire \databuf_reg_reg[7][3]_i_1_n_3 ;
  wire \databuf_reg_reg[7][7]_i_1_n_0 ;
  wire \databuf_reg_reg[7][7]_i_1_n_1 ;
  wire \databuf_reg_reg[7][7]_i_1_n_2 ;
  wire \databuf_reg_reg[7][7]_i_1_n_3 ;
  wire [8:0]\databuf_reg_reg[7]_47 ;
  wire \datao_reg[0] ;
  wire \datao_reg[0]_0 ;
  wire [13:0]\datao_reg[13] ;
  wire [13:0]\datao_reg[13]_0 ;
  wire [13:0]\datao_reg[13]_1 ;
  wire [13:0]\datao_reg[13]_10 ;
  wire [13:0]\datao_reg[13]_11 ;
  wire [11:0]\datao_reg[13]_12 ;
  wire [11:0]\datao_reg[13]_13 ;
  wire [11:0]\datao_reg[13]_14 ;
  wire [11:0]\datao_reg[13]_15 ;
  wire [11:0]\datao_reg[13]_16 ;
  wire [11:0]\datao_reg[13]_17 ;
  wire [13:0]\datao_reg[13]_2 ;
  wire [13:0]\datao_reg[13]_3 ;
  wire [13:0]\datao_reg[13]_4 ;
  wire [13:0]\datao_reg[13]_5 ;
  wire [13:0]\datao_reg[13]_6 ;
  wire [13:0]\datao_reg[13]_7 ;
  wire [13:0]\datao_reg[13]_8 ;
  wire [13:0]\datao_reg[13]_9 ;
  wire [3:0]\datao_reg[3] ;
  wire [3:0]\datao_reg[3]_0 ;
  wire [3:0]\datao_reg[3]_1 ;
  wire [3:0]\datao_reg[3]_2 ;
  wire [3:0]\datao_reg[3]_3 ;
  wire [3:0]\datao_reg[3]_4 ;
  wire [3:0]\datao_reg[3]_5 ;
  wire [3:0]\datao_reg[3]_6 ;
  wire [21:2]dcto_1;
  wire [21:4]dcto_2;
  wire \dcto_2[10]_i_1_n_0 ;
  wire \dcto_2[11]_i_1_n_0 ;
  wire \dcto_2[12]_i_1_n_0 ;
  wire \dcto_2[13]_i_10_n_0 ;
  wire \dcto_2[13]_i_11_n_0 ;
  wire \dcto_2[13]_i_12_n_0 ;
  wire \dcto_2[13]_i_13_n_0 ;
  wire \dcto_2[13]_i_14_n_0 ;
  wire \dcto_2[13]_i_15_n_0 ;
  wire \dcto_2[13]_i_16_n_0 ;
  wire \dcto_2[13]_i_17_n_0 ;
  wire \dcto_2[13]_i_18_n_0 ;
  wire \dcto_2[13]_i_19_n_0 ;
  wire \dcto_2[13]_i_1_n_0 ;
  wire \dcto_2[13]_i_4_n_0 ;
  wire \dcto_2[13]_i_5_n_0 ;
  wire \dcto_2[13]_i_6_n_0 ;
  wire \dcto_2[13]_i_7_n_0 ;
  wire \dcto_2[13]_i_8_n_0 ;
  wire \dcto_2[13]_i_9_n_0 ;
  wire \dcto_2[14]_i_1_n_0 ;
  wire \dcto_2[15]_i_1_n_0 ;
  wire \dcto_2[16]_i_1_n_0 ;
  wire \dcto_2[17]_i_10_n_0 ;
  wire \dcto_2[17]_i_11_n_0 ;
  wire \dcto_2[17]_i_12_n_0 ;
  wire \dcto_2[17]_i_13_n_0 ;
  wire \dcto_2[17]_i_14_n_0 ;
  wire \dcto_2[17]_i_15_n_0 ;
  wire \dcto_2[17]_i_16_n_0 ;
  wire \dcto_2[17]_i_17_n_0 ;
  wire \dcto_2[17]_i_18_n_0 ;
  wire \dcto_2[17]_i_19_n_0 ;
  wire \dcto_2[17]_i_1_n_0 ;
  wire \dcto_2[17]_i_4_n_0 ;
  wire \dcto_2[17]_i_5_n_0 ;
  wire \dcto_2[17]_i_6_n_0 ;
  wire \dcto_2[17]_i_7_n_0 ;
  wire \dcto_2[17]_i_8_n_0 ;
  wire \dcto_2[17]_i_9_n_0 ;
  wire \dcto_2[18]_i_1_n_0 ;
  wire \dcto_2[21]_i_1_n_0 ;
  wire \dcto_2[21]_i_4_n_0 ;
  wire \dcto_2[21]_i_5_n_0 ;
  wire \dcto_2[21]_i_6_n_0 ;
  wire \dcto_2[21]_i_7_n_0 ;
  wire \dcto_2[4]_i_1_n_0 ;
  wire \dcto_2[5]_i_1_n_0 ;
  wire \dcto_2[5]_i_4_n_0 ;
  wire \dcto_2[5]_i_5_n_0 ;
  wire \dcto_2[5]_i_6_n_0 ;
  wire \dcto_2[5]_i_7_n_0 ;
  wire \dcto_2[5]_i_8_n_0 ;
  wire \dcto_2[5]_i_9_n_0 ;
  wire \dcto_2[6]_i_1_n_0 ;
  wire \dcto_2[7]_i_1_n_0 ;
  wire \dcto_2[8]_i_1_n_0 ;
  wire \dcto_2[9]_i_10_n_0 ;
  wire \dcto_2[9]_i_11_n_0 ;
  wire \dcto_2[9]_i_12_n_0 ;
  wire \dcto_2[9]_i_13_n_0 ;
  wire \dcto_2[9]_i_14_n_0 ;
  wire \dcto_2[9]_i_15_n_0 ;
  wire \dcto_2[9]_i_16_n_0 ;
  wire \dcto_2[9]_i_17_n_0 ;
  wire \dcto_2[9]_i_18_n_0 ;
  wire \dcto_2[9]_i_19_n_0 ;
  wire \dcto_2[9]_i_1_n_0 ;
  wire \dcto_2[9]_i_4_n_0 ;
  wire \dcto_2[9]_i_5_n_0 ;
  wire \dcto_2[9]_i_6_n_0 ;
  wire \dcto_2[9]_i_7_n_0 ;
  wire \dcto_2[9]_i_8_n_0 ;
  wire \dcto_2[9]_i_9_n_0 ;
  wire \dcto_2_reg[13]_i_2_n_0 ;
  wire \dcto_2_reg[13]_i_2_n_1 ;
  wire \dcto_2_reg[13]_i_2_n_2 ;
  wire \dcto_2_reg[13]_i_2_n_3 ;
  wire \dcto_2_reg[13]_i_2_n_4 ;
  wire \dcto_2_reg[13]_i_2_n_5 ;
  wire \dcto_2_reg[13]_i_2_n_6 ;
  wire \dcto_2_reg[13]_i_2_n_7 ;
  wire \dcto_2_reg[13]_i_3_n_0 ;
  wire \dcto_2_reg[13]_i_3_n_1 ;
  wire \dcto_2_reg[13]_i_3_n_2 ;
  wire \dcto_2_reg[13]_i_3_n_3 ;
  wire \dcto_2_reg[13]_i_3_n_4 ;
  wire \dcto_2_reg[13]_i_3_n_5 ;
  wire \dcto_2_reg[13]_i_3_n_6 ;
  wire \dcto_2_reg[13]_i_3_n_7 ;
  wire \dcto_2_reg[17]_i_2_n_0 ;
  wire \dcto_2_reg[17]_i_2_n_1 ;
  wire \dcto_2_reg[17]_i_2_n_2 ;
  wire \dcto_2_reg[17]_i_2_n_3 ;
  wire \dcto_2_reg[17]_i_2_n_4 ;
  wire \dcto_2_reg[17]_i_2_n_5 ;
  wire \dcto_2_reg[17]_i_2_n_6 ;
  wire \dcto_2_reg[17]_i_2_n_7 ;
  wire \dcto_2_reg[17]_i_3_n_0 ;
  wire \dcto_2_reg[17]_i_3_n_1 ;
  wire \dcto_2_reg[17]_i_3_n_2 ;
  wire \dcto_2_reg[17]_i_3_n_3 ;
  wire \dcto_2_reg[17]_i_3_n_4 ;
  wire \dcto_2_reg[17]_i_3_n_5 ;
  wire \dcto_2_reg[17]_i_3_n_6 ;
  wire \dcto_2_reg[17]_i_3_n_7 ;
  wire \dcto_2_reg[21]_i_2_n_2 ;
  wire \dcto_2_reg[21]_i_2_n_7 ;
  wire \dcto_2_reg[21]_i_3_n_2 ;
  wire \dcto_2_reg[21]_i_3_n_7 ;
  wire \dcto_2_reg[5]_i_2_n_0 ;
  wire \dcto_2_reg[5]_i_2_n_1 ;
  wire \dcto_2_reg[5]_i_2_n_2 ;
  wire \dcto_2_reg[5]_i_2_n_3 ;
  wire \dcto_2_reg[5]_i_2_n_4 ;
  wire \dcto_2_reg[5]_i_2_n_5 ;
  wire \dcto_2_reg[5]_i_3_n_0 ;
  wire \dcto_2_reg[5]_i_3_n_1 ;
  wire \dcto_2_reg[5]_i_3_n_2 ;
  wire \dcto_2_reg[5]_i_3_n_3 ;
  wire \dcto_2_reg[5]_i_3_n_4 ;
  wire \dcto_2_reg[5]_i_3_n_5 ;
  wire \dcto_2_reg[9]_i_2_n_0 ;
  wire \dcto_2_reg[9]_i_2_n_1 ;
  wire \dcto_2_reg[9]_i_2_n_2 ;
  wire \dcto_2_reg[9]_i_2_n_3 ;
  wire \dcto_2_reg[9]_i_2_n_4 ;
  wire \dcto_2_reg[9]_i_2_n_5 ;
  wire \dcto_2_reg[9]_i_2_n_6 ;
  wire \dcto_2_reg[9]_i_2_n_7 ;
  wire \dcto_2_reg[9]_i_3_n_0 ;
  wire \dcto_2_reg[9]_i_3_n_1 ;
  wire \dcto_2_reg[9]_i_3_n_2 ;
  wire \dcto_2_reg[9]_i_3_n_3 ;
  wire \dcto_2_reg[9]_i_3_n_4 ;
  wire \dcto_2_reg[9]_i_3_n_5 ;
  wire \dcto_2_reg[9]_i_3_n_6 ;
  wire \dcto_2_reg[9]_i_3_n_7 ;
  wire [21:6]dcto_3;
  wire \dcto_3[10]_i_1_n_0 ;
  wire \dcto_3[11]_i_10_n_0 ;
  wire \dcto_3[11]_i_11_n_0 ;
  wire \dcto_3[11]_i_12_n_0 ;
  wire \dcto_3[11]_i_13_n_0 ;
  wire \dcto_3[11]_i_14_n_0 ;
  wire \dcto_3[11]_i_15_n_0 ;
  wire \dcto_3[11]_i_16_n_0 ;
  wire \dcto_3[11]_i_17_n_0 ;
  wire \dcto_3[11]_i_18_n_0 ;
  wire \dcto_3[11]_i_19_n_0 ;
  wire \dcto_3[11]_i_1_n_0 ;
  wire \dcto_3[11]_i_4_n_0 ;
  wire \dcto_3[11]_i_5_n_0 ;
  wire \dcto_3[11]_i_6_n_0 ;
  wire \dcto_3[11]_i_7_n_0 ;
  wire \dcto_3[11]_i_8_n_0 ;
  wire \dcto_3[11]_i_9_n_0 ;
  wire \dcto_3[12]_i_1_n_0 ;
  wire \dcto_3[13]_i_1_n_0 ;
  wire \dcto_3[14]_i_1_n_0 ;
  wire \dcto_3[15]_i_10_n_0 ;
  wire \dcto_3[15]_i_11_n_0 ;
  wire \dcto_3[15]_i_12_n_0 ;
  wire \dcto_3[15]_i_13_n_0 ;
  wire \dcto_3[15]_i_14_n_0 ;
  wire \dcto_3[15]_i_15_n_0 ;
  wire \dcto_3[15]_i_16_n_0 ;
  wire \dcto_3[15]_i_17_n_0 ;
  wire \dcto_3[15]_i_18_n_0 ;
  wire \dcto_3[15]_i_19_n_0 ;
  wire \dcto_3[15]_i_1_n_0 ;
  wire \dcto_3[15]_i_4_n_0 ;
  wire \dcto_3[15]_i_5_n_0 ;
  wire \dcto_3[15]_i_6_n_0 ;
  wire \dcto_3[15]_i_7_n_0 ;
  wire \dcto_3[15]_i_8_n_0 ;
  wire \dcto_3[15]_i_9_n_0 ;
  wire \dcto_3[16]_i_1_n_0 ;
  wire \dcto_3[17]_i_1_n_0 ;
  wire \dcto_3[18]_i_1_n_0 ;
  wire \dcto_3[19]_i_10_n_0 ;
  wire \dcto_3[19]_i_11_n_0 ;
  wire \dcto_3[19]_i_12_n_0 ;
  wire \dcto_3[19]_i_13_n_0 ;
  wire \dcto_3[19]_i_14_n_0 ;
  wire \dcto_3[19]_i_15_n_0 ;
  wire \dcto_3[19]_i_16_n_0 ;
  wire \dcto_3[19]_i_17_n_0 ;
  wire \dcto_3[19]_i_18_n_0 ;
  wire \dcto_3[19]_i_19_n_0 ;
  wire \dcto_3[19]_i_1_n_0 ;
  wire \dcto_3[19]_i_4_n_0 ;
  wire \dcto_3[19]_i_5_n_0 ;
  wire \dcto_3[19]_i_6_n_0 ;
  wire \dcto_3[19]_i_7_n_0 ;
  wire \dcto_3[19]_i_8_n_0 ;
  wire \dcto_3[19]_i_9_n_0 ;
  wire \dcto_3[20]_i_1_n_0 ;
  wire \dcto_3[21]_i_1_n_0 ;
  wire \dcto_3[21]_i_4_n_0 ;
  wire \dcto_3[21]_i_5_n_0 ;
  wire \dcto_3[21]_i_6_n_0 ;
  wire \dcto_3[21]_i_7_n_0 ;
  wire \dcto_3[6]_i_1_n_0 ;
  wire \dcto_3[7]_i_1_n_0 ;
  wire \dcto_3[7]_i_4_n_0 ;
  wire \dcto_3[7]_i_5_n_0 ;
  wire \dcto_3[7]_i_6_n_0 ;
  wire \dcto_3[7]_i_7_n_0 ;
  wire \dcto_3[7]_i_8_n_0 ;
  wire \dcto_3[7]_i_9_n_0 ;
  wire \dcto_3[8]_i_1_n_0 ;
  wire \dcto_3[9]_i_1_n_0 ;
  wire \dcto_3_reg[11]_i_2_n_0 ;
  wire \dcto_3_reg[11]_i_2_n_1 ;
  wire \dcto_3_reg[11]_i_2_n_2 ;
  wire \dcto_3_reg[11]_i_2_n_3 ;
  wire \dcto_3_reg[11]_i_2_n_4 ;
  wire \dcto_3_reg[11]_i_2_n_5 ;
  wire \dcto_3_reg[11]_i_2_n_6 ;
  wire \dcto_3_reg[11]_i_2_n_7 ;
  wire \dcto_3_reg[11]_i_3_n_0 ;
  wire \dcto_3_reg[11]_i_3_n_1 ;
  wire \dcto_3_reg[11]_i_3_n_2 ;
  wire \dcto_3_reg[11]_i_3_n_3 ;
  wire \dcto_3_reg[11]_i_3_n_4 ;
  wire \dcto_3_reg[11]_i_3_n_5 ;
  wire \dcto_3_reg[11]_i_3_n_6 ;
  wire \dcto_3_reg[11]_i_3_n_7 ;
  wire \dcto_3_reg[15]_i_2_n_0 ;
  wire \dcto_3_reg[15]_i_2_n_1 ;
  wire \dcto_3_reg[15]_i_2_n_2 ;
  wire \dcto_3_reg[15]_i_2_n_3 ;
  wire \dcto_3_reg[15]_i_2_n_4 ;
  wire \dcto_3_reg[15]_i_2_n_5 ;
  wire \dcto_3_reg[15]_i_2_n_6 ;
  wire \dcto_3_reg[15]_i_2_n_7 ;
  wire \dcto_3_reg[15]_i_3_n_0 ;
  wire \dcto_3_reg[15]_i_3_n_1 ;
  wire \dcto_3_reg[15]_i_3_n_2 ;
  wire \dcto_3_reg[15]_i_3_n_3 ;
  wire \dcto_3_reg[15]_i_3_n_4 ;
  wire \dcto_3_reg[15]_i_3_n_5 ;
  wire \dcto_3_reg[15]_i_3_n_6 ;
  wire \dcto_3_reg[15]_i_3_n_7 ;
  wire \dcto_3_reg[19]_i_2_n_0 ;
  wire \dcto_3_reg[19]_i_2_n_1 ;
  wire \dcto_3_reg[19]_i_2_n_2 ;
  wire \dcto_3_reg[19]_i_2_n_3 ;
  wire \dcto_3_reg[19]_i_2_n_4 ;
  wire \dcto_3_reg[19]_i_2_n_5 ;
  wire \dcto_3_reg[19]_i_2_n_6 ;
  wire \dcto_3_reg[19]_i_2_n_7 ;
  wire \dcto_3_reg[19]_i_3_n_0 ;
  wire \dcto_3_reg[19]_i_3_n_1 ;
  wire \dcto_3_reg[19]_i_3_n_2 ;
  wire \dcto_3_reg[19]_i_3_n_3 ;
  wire \dcto_3_reg[19]_i_3_n_4 ;
  wire \dcto_3_reg[19]_i_3_n_5 ;
  wire \dcto_3_reg[19]_i_3_n_6 ;
  wire \dcto_3_reg[19]_i_3_n_7 ;
  wire \dcto_3_reg[21]_i_2_n_2 ;
  wire \dcto_3_reg[21]_i_2_n_7 ;
  wire \dcto_3_reg[21]_i_3_n_2 ;
  wire \dcto_3_reg[21]_i_3_n_7 ;
  wire \dcto_3_reg[7]_i_2_n_0 ;
  wire \dcto_3_reg[7]_i_2_n_1 ;
  wire \dcto_3_reg[7]_i_2_n_2 ;
  wire \dcto_3_reg[7]_i_2_n_3 ;
  wire \dcto_3_reg[7]_i_2_n_4 ;
  wire \dcto_3_reg[7]_i_2_n_5 ;
  wire \dcto_3_reg[7]_i_3_n_0 ;
  wire \dcto_3_reg[7]_i_3_n_1 ;
  wire \dcto_3_reg[7]_i_3_n_2 ;
  wire \dcto_3_reg[7]_i_3_n_3 ;
  wire \dcto_3_reg[7]_i_3_n_4 ;
  wire \dcto_3_reg[7]_i_3_n_5 ;
  wire \dcto_4[10]_i_1_n_0 ;
  wire \dcto_4[11]_i_1_n_0 ;
  wire \dcto_4[12]_i_1_n_0 ;
  wire \dcto_4[13]_i_10_n_0 ;
  wire \dcto_4[13]_i_11_n_0 ;
  wire \dcto_4[13]_i_12_n_0 ;
  wire \dcto_4[13]_i_14_n_0 ;
  wire \dcto_4[13]_i_15_n_0 ;
  wire \dcto_4[13]_i_16_n_0 ;
  wire \dcto_4[13]_i_17__0_n_0 ;
  wire \dcto_4[13]_i_18_n_0 ;
  wire \dcto_4[13]_i_19_n_0 ;
  wire \dcto_4[13]_i_1_n_0 ;
  wire \dcto_4[13]_i_20_n_0 ;
  wire \dcto_4[13]_i_21_n_0 ;
  wire \dcto_4[13]_i_22_n_0 ;
  wire \dcto_4[13]_i_23_n_0 ;
  wire \dcto_4[13]_i_24_n_0 ;
  wire \dcto_4[13]_i_25_n_0 ;
  wire \dcto_4[13]_i_26_n_0 ;
  wire \dcto_4[13]_i_5_n_0 ;
  wire \dcto_4[13]_i_6_n_0 ;
  wire \dcto_4[13]_i_7_n_0 ;
  wire \dcto_4[13]_i_8_n_0 ;
  wire \dcto_4[13]_i_9_n_0 ;
  wire \dcto_4[14]_i_1_n_0 ;
  wire \dcto_4[15]_i_1_n_0 ;
  wire \dcto_4[16]_i_1_n_0 ;
  wire \dcto_4[17]_i_10_n_0 ;
  wire \dcto_4[17]_i_11_n_0 ;
  wire \dcto_4[17]_i_12_n_0 ;
  wire \dcto_4[17]_i_13_n_0 ;
  wire \dcto_4[17]_i_14_n_0 ;
  wire \dcto_4[17]_i_15_n_0 ;
  wire \dcto_4[17]_i_16_n_0 ;
  wire \dcto_4[17]_i_17_n_0 ;
  wire \dcto_4[17]_i_18_n_0 ;
  wire \dcto_4[17]_i_19_n_0 ;
  wire \dcto_4[17]_i_1_n_0 ;
  wire \dcto_4[17]_i_4_n_0 ;
  wire \dcto_4[17]_i_5_n_0 ;
  wire \dcto_4[17]_i_6_n_0 ;
  wire \dcto_4[17]_i_7_n_0 ;
  wire \dcto_4[17]_i_8_n_0 ;
  wire \dcto_4[17]_i_9_n_0 ;
  wire \dcto_4[18]_i_1_n_0 ;
  wire \dcto_4[19]_i_1_n_0 ;
  wire \dcto_4[20]_i_1_n_0 ;
  wire \dcto_4[21]_i_10_n_0 ;
  wire \dcto_4[21]_i_11_n_0 ;
  wire \dcto_4[21]_i_12_n_0 ;
  wire \dcto_4[21]_i_13_n_0 ;
  wire \dcto_4[21]_i_14_n_0 ;
  wire \dcto_4[21]_i_15_n_0 ;
  wire \dcto_4[21]_i_16_n_0 ;
  wire \dcto_4[21]_i_17_n_0 ;
  wire \dcto_4[21]_i_1_n_0 ;
  wire \dcto_4[21]_i_4_n_0 ;
  wire \dcto_4[21]_i_5_n_0 ;
  wire \dcto_4[21]_i_6_n_0 ;
  wire \dcto_4[21]_i_7_n_0 ;
  wire \dcto_4[21]_i_8_n_0 ;
  wire \dcto_4[21]_i_9_n_0 ;
  wire \dcto_4_reg[13]_i_13_n_0 ;
  wire \dcto_4_reg[13]_i_13_n_1 ;
  wire \dcto_4_reg[13]_i_13_n_2 ;
  wire \dcto_4_reg[13]_i_13_n_3 ;
  wire \dcto_4_reg[13]_i_2_n_0 ;
  wire \dcto_4_reg[13]_i_2_n_1 ;
  wire \dcto_4_reg[13]_i_2_n_2 ;
  wire \dcto_4_reg[13]_i_2_n_3 ;
  wire \dcto_4_reg[13]_i_2_n_4 ;
  wire \dcto_4_reg[13]_i_2_n_5 ;
  wire \dcto_4_reg[13]_i_2_n_6 ;
  wire \dcto_4_reg[13]_i_2_n_7 ;
  wire \dcto_4_reg[13]_i_3_n_0 ;
  wire \dcto_4_reg[13]_i_3_n_1 ;
  wire \dcto_4_reg[13]_i_3_n_2 ;
  wire \dcto_4_reg[13]_i_3_n_3 ;
  wire \dcto_4_reg[13]_i_3_n_4 ;
  wire \dcto_4_reg[13]_i_3_n_5 ;
  wire \dcto_4_reg[13]_i_3_n_6 ;
  wire \dcto_4_reg[13]_i_3_n_7 ;
  wire \dcto_4_reg[13]_i_4_n_0 ;
  wire \dcto_4_reg[13]_i_4_n_1 ;
  wire \dcto_4_reg[13]_i_4_n_2 ;
  wire \dcto_4_reg[13]_i_4_n_3 ;
  wire \dcto_4_reg[17]_i_2_n_0 ;
  wire \dcto_4_reg[17]_i_2_n_1 ;
  wire \dcto_4_reg[17]_i_2_n_2 ;
  wire \dcto_4_reg[17]_i_2_n_3 ;
  wire \dcto_4_reg[17]_i_2_n_4 ;
  wire \dcto_4_reg[17]_i_2_n_5 ;
  wire \dcto_4_reg[17]_i_2_n_6 ;
  wire \dcto_4_reg[17]_i_2_n_7 ;
  wire \dcto_4_reg[17]_i_3_n_0 ;
  wire \dcto_4_reg[17]_i_3_n_1 ;
  wire \dcto_4_reg[17]_i_3_n_2 ;
  wire \dcto_4_reg[17]_i_3_n_3 ;
  wire \dcto_4_reg[17]_i_3_n_4 ;
  wire \dcto_4_reg[17]_i_3_n_5 ;
  wire \dcto_4_reg[17]_i_3_n_6 ;
  wire \dcto_4_reg[17]_i_3_n_7 ;
  wire \dcto_4_reg[21]_i_2_n_1 ;
  wire \dcto_4_reg[21]_i_2_n_2 ;
  wire \dcto_4_reg[21]_i_2_n_3 ;
  wire \dcto_4_reg[21]_i_2_n_4 ;
  wire \dcto_4_reg[21]_i_2_n_5 ;
  wire \dcto_4_reg[21]_i_2_n_6 ;
  wire \dcto_4_reg[21]_i_2_n_7 ;
  wire \dcto_4_reg[21]_i_3_n_1 ;
  wire \dcto_4_reg[21]_i_3_n_2 ;
  wire \dcto_4_reg[21]_i_3_n_3 ;
  wire \dcto_4_reg[21]_i_3_n_4 ;
  wire \dcto_4_reg[21]_i_3_n_5 ;
  wire \dcto_4_reg[21]_i_3_n_6 ;
  wire \dcto_4_reg[21]_i_3_n_7 ;
  wire \dcto_4_reg_n_0_[10] ;
  wire \dcto_4_reg_n_0_[11] ;
  wire \dcto_4_reg_n_0_[12] ;
  wire \dcto_4_reg_n_0_[13] ;
  wire \dcto_4_reg_n_0_[14] ;
  wire \dcto_4_reg_n_0_[15] ;
  wire \dcto_4_reg_n_0_[16] ;
  wire \dcto_4_reg_n_0_[17] ;
  wire \dcto_4_reg_n_0_[18] ;
  wire \dcto_4_reg_n_0_[19] ;
  wire \dcto_4_reg_n_0_[20] ;
  wire even_not_odd;
  wire even_not_odd_d1;
  wire even_not_odd_d2;
  wire even_not_odd_d3;
  wire [14:0]even_not_odd_reg_0;
  wire [0:0]\fram1_rd_d_reg[8] ;
  wire \inpcnt_reg_reg_n_0_[0] ;
  wire \inpcnt_reg_reg_n_0_[1] ;
  wire \inpcnt_reg_reg_n_0_[2] ;
  wire [8:0]\latchbuf_reg_reg[1]_36 ;
  wire [8:0]\latchbuf_reg_reg[2]_34 ;
  wire [8:0]\latchbuf_reg_reg[3]_32 ;
  wire [7:0]\latchbuf_reg_reg[4]_30 ;
  wire [8:0]\latchbuf_reg_reg[5]_29 ;
  wire [8:0]\latchbuf_reg_reg[6]_28 ;
  wire [8:0]\latchbuf_reg_reg[7]_27 ;
  wire [7:0]mdct_data_in;
  wire memswitchwr_s;
  wire [8:8]minusOp;
  wire odv_d4_reg_c;
  wire odv_d5_reg_c;
  wire [13:0]out;
  wire p_0_in0;
  wire [5:1]p_0_in__0;
  wire [5:4]p_17_out;
  wire [2:0]plusOp;
  wire \ramwaddro_d4_reg[0]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \ramwaddro_d4_reg[1]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \ramwaddro_d4_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \ramwaddro_d4_reg[3]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \ramwaddro_d4_reg[4]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \ramwaddro_d4_reg[5]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \ramwaddro_d5_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire \ramwaddro_d5_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire \ramwaddro_d5_reg[2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire \ramwaddro_d5_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire \ramwaddro_d5_reg[4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire \ramwaddro_d5_reg[5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire ramwaddro_d5_reg_gate__0_n_0;
  wire ramwaddro_d5_reg_gate__1_n_0;
  wire ramwaddro_d5_reg_gate__2_n_0;
  wire ramwaddro_d5_reg_gate__3_n_0;
  wire ramwaddro_d5_reg_gate__4_n_0;
  wire ramwaddro_d5_reg_gate_n_0;
  wire [5:0]ramwaddro_s;
  wire ramwe1_s;
  wire ramwe_d4_reg_srl5_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0;
  wire ramwe_s;
  wire ramwe_s0;
  wire [5:0]\romeaddro_s[8]_46 ;
  wire [13:2]\romedatao_d1_reg[3]_15 ;
  wire [13:2]\romedatao_d1_reg[4]_16 ;
  wire [13:2]\romedatao_d1_reg[5]_17 ;
  wire [13:2]\romedatao_d1_reg[6]_19 ;
  wire [13:2]\romedatao_d1_reg[7]_21 ;
  wire [13:2]\romedatao_d1_reg[8]_24 ;
  wire [13:2]\romedatao_d2_reg[5]_18 ;
  wire [13:2]\romedatao_d2_reg[6]_20 ;
  wire [13:2]\romedatao_d2_reg[7]_22 ;
  wire [13:2]\romedatao_d2_reg[8]_25 ;
  wire [13:2]\romedatao_d3_reg[7]_23 ;
  wire [13:2]\romedatao_d3_reg[8]_26 ;
  wire [3:0]\romoaddro_s[0]_51 ;
  wire [3:0]\romoaddro_s[1]_52 ;
  wire [3:0]\romoaddro_s[2]_53 ;
  wire [3:0]\romoaddro_s[3]_54 ;
  wire [3:0]\romoaddro_s[4]_55 ;
  wire [3:0]\romoaddro_s[5]_56 ;
  wire [3:0]\romoaddro_s[6]_57 ;
  wire [3:0]\romoaddro_s[7]_58 ;
  wire [3:0]\romoaddro_s[8]_59 ;
  wire [13:0]\romodatao_d1_reg[4]_14 ;
  wire [13:0]\romodatao_d1_reg[5]_10 ;
  wire [13:0]\romodatao_d1_reg[6]_12 ;
  wire [13:0]\romodatao_d1_reg[7]_4 ;
  wire [13:0]\romodatao_d1_reg[8]_7 ;
  wire \romodatao_d1_reg_n_0_[3][0] ;
  wire \romodatao_d1_reg_n_0_[3][10] ;
  wire \romodatao_d1_reg_n_0_[3][11] ;
  wire \romodatao_d1_reg_n_0_[3][12] ;
  wire \romodatao_d1_reg_n_0_[3][1] ;
  wire \romodatao_d1_reg_n_0_[3][2] ;
  wire \romodatao_d1_reg_n_0_[3][3] ;
  wire \romodatao_d1_reg_n_0_[3][4] ;
  wire \romodatao_d1_reg_n_0_[3][5] ;
  wire \romodatao_d1_reg_n_0_[3][6] ;
  wire \romodatao_d1_reg_n_0_[3][7] ;
  wire \romodatao_d1_reg_n_0_[3][8] ;
  wire \romodatao_d1_reg_n_0_[3][9] ;
  wire [13:0]\romodatao_d2_reg[5]_11 ;
  wire [13:0]\romodatao_d2_reg[6]_13 ;
  wire [13:0]\romodatao_d2_reg[7]_5 ;
  wire [13:0]\romodatao_d2_reg[8]_8 ;
  wire [13:0]\romodatao_d3_reg[7]_6 ;
  wire [13:0]\romodatao_d3_reg[8]_9 ;
  wire row_reg;
  wire \row_reg[0]_i_1_n_0 ;
  wire \row_reg[1]_i_1_n_0 ;
  wire \row_reg[2]_i_1_n_0 ;
  wire \row_reg_reg_n_0_[0] ;
  wire \row_reg_reg_n_0_[1] ;
  wire \row_reg_reg_n_0_[2] ;
  wire sign;
  wire \stage2_cnt_reg[0]_i_1_n_0 ;
  wire \stage2_cnt_reg[5]_i_2_n_0 ;
  wire [0:0]stage2_cnt_reg_reg__0;
  wire [5:3]stage2_cnt_reg_reg__0__0;
  wire \stage2_cnt_reg_reg_n_0_[1] ;
  wire \stage2_cnt_reg_reg_n_0_[2] ;
  wire stage2_reg;
  wire stage2_reg_reg_n_0;
  wire wmemsel_d4_reg_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0;
  wire wmemsel_d5_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0;
  wire wmemsel_d5_reg_gate_n_0;
  wire wmemsel_reg;
  wire wmemsel_reg_i_1_n_0;
  wire wmemsel_s;
  wire [3:0]\NLW_databuf_reg_reg[0][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[0][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[1][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[1][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[2][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[2][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[3][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[3][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[4][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[4][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[5][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[5][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[6][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[6][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_databuf_reg_reg[7][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_databuf_reg_reg[7][8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_2_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_2_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_2_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_2_reg[21]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_2_reg[5]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_2_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_3_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_3_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_3_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_3_reg[21]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_3_reg[7]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_3_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_4_reg[13]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_4_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_dcto_4_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dcto_4_reg[21]_i_3_CO_UNCONNECTED ;

  design_1_JpegEnc_0_0_FinitePrecRndNrst U_FinitePrecRndNrst
       (.CLK(CLK),
        .Q({sign,\dcto_4_reg_n_0_[20] ,\dcto_4_reg_n_0_[19] ,\dcto_4_reg_n_0_[18] ,\dcto_4_reg_n_0_[17] ,\dcto_4_reg_n_0_[16] ,\dcto_4_reg_n_0_[15] ,\dcto_4_reg_n_0_[14] ,\dcto_4_reg_n_0_[13] ,\dcto_4_reg_n_0_[12] ,\dcto_4_reg_n_0_[11] ,\dcto_4_reg_n_0_[10] }),
        .RST(RST),
        .\latchbuf_reg_reg[7][10] (Q),
        .memswitchwr_s(memswitchwr_s),
        .odv_d5_reg_c(odv_d5_reg_c),
        .ramwe1_s(ramwe1_s),
        .ramwe_s(ramwe_s),
        .\stage2_cnt_reg_reg[4] (ramwe_d4_reg_srl5_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \col_2_reg[0]_i_1 
       (.I0(stage2_reg_reg_n_0),
        .I1(\col_2_reg_reg_n_0_[0] ),
        .O(\col_2_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \col_2_reg[1]_i_1 
       (.I0(\col_2_reg_reg_n_0_[0] ),
        .I1(\col_2_reg_reg_n_0_[1] ),
        .I2(stage2_reg_reg_n_0),
        .O(\col_2_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \col_2_reg[2]_i_1 
       (.I0(\col_2_reg_reg_n_0_[0] ),
        .I1(\col_2_reg_reg_n_0_[1] ),
        .I2(\col_2_reg_reg_n_0_[2] ),
        .I3(stage2_reg_reg_n_0),
        .O(\col_2_reg[2]_i_1_n_0 ));
  FDCE \col_2_reg_reg[0] 
       (.C(CLK),
        .CE(col_2_reg),
        .CLR(RST),
        .D(\col_2_reg[0]_i_1_n_0 ),
        .Q(\col_2_reg_reg_n_0_[0] ));
  FDCE \col_2_reg_reg[1] 
       (.C(CLK),
        .CE(col_2_reg),
        .CLR(RST),
        .D(\col_2_reg[1]_i_1_n_0 ),
        .Q(\col_2_reg_reg_n_0_[1] ));
  FDCE \col_2_reg_reg[2] 
       (.C(CLK),
        .CE(col_2_reg),
        .CLR(RST),
        .D(\col_2_reg[2]_i_1_n_0 ),
        .Q(\col_2_reg_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \col_reg[0]_i_1 
       (.I0(\col_reg_reg_n_0_[0] ),
        .I1(\col_reg[0]_i_2_n_0 ),
        .I2(stage2_reg_reg_n_0),
        .O(\col_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \col_reg[0]_i_2 
       (.I0(\row_reg_reg_n_0_[2] ),
        .I1(\row_reg_reg_n_0_[0] ),
        .I2(\row_reg_reg_n_0_[1] ),
        .I3(p_17_out[5]),
        .I4(p_17_out[4]),
        .O(\col_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \col_reg[1]_i_1 
       (.I0(\col_reg_reg_n_0_[0] ),
        .I1(p_17_out[4]),
        .I2(stage2_reg_reg_n_0),
        .O(\col_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF01)) 
    \col_reg[2]_i_1 
       (.I0(stage2_cnt_reg_reg__0__0[5]),
        .I1(stage2_cnt_reg_reg__0__0[3]),
        .I2(stage2_cnt_reg_reg__0__0[4]),
        .I3(stage2_reg_reg_n_0),
        .O(col_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \col_reg[2]_i_2 
       (.I0(\col_reg_reg_n_0_[0] ),
        .I1(p_17_out[4]),
        .I2(p_17_out[5]),
        .I3(stage2_reg_reg_n_0),
        .O(\col_reg[2]_i_2_n_0 ));
  FDCE \col_reg_reg[0] 
       (.C(CLK),
        .CE(col_2_reg),
        .CLR(RST),
        .D(\col_reg[0]_i_1_n_0 ),
        .Q(\col_reg_reg_n_0_[0] ));
  FDCE \col_reg_reg[1] 
       (.C(CLK),
        .CE(col_2_reg),
        .CLR(RST),
        .D(\col_reg[1]_i_1_n_0 ),
        .Q(p_17_out[4]));
  FDCE \col_reg_reg[2] 
       (.C(CLK),
        .CE(col_2_reg),
        .CLR(RST),
        .D(\col_reg[2]_i_2_n_0 ),
        .Q(p_17_out[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][3]_i_2 
       (.I0(\latchbuf_reg_reg[1]_36 [3]),
        .I1(mdct_data_in[3]),
        .O(\databuf_reg[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][3]_i_3 
       (.I0(\latchbuf_reg_reg[1]_36 [2]),
        .I1(mdct_data_in[2]),
        .O(\databuf_reg[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][3]_i_4 
       (.I0(\latchbuf_reg_reg[1]_36 [1]),
        .I1(mdct_data_in[1]),
        .O(\databuf_reg[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][3]_i_5 
       (.I0(\latchbuf_reg_reg[1]_36 [0]),
        .I1(mdct_data_in[0]),
        .O(\databuf_reg[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[0][7]_i_2__0 
       (.I0(mdct_data_in[7]),
        .I1(\latchbuf_reg_reg[1]_36 [8]),
        .O(\databuf_reg[0][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][7]_i_3 
       (.I0(\latchbuf_reg_reg[1]_36 [6]),
        .I1(mdct_data_in[6]),
        .O(\databuf_reg[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][7]_i_4 
       (.I0(\latchbuf_reg_reg[1]_36 [5]),
        .I1(mdct_data_in[5]),
        .O(\databuf_reg[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[0][7]_i_5 
       (.I0(\latchbuf_reg_reg[1]_36 [4]),
        .I1(mdct_data_in[4]),
        .O(\databuf_reg[0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[0][8]_i_2 
       (.I0(mdct_data_in[7]),
        .I1(\latchbuf_reg_reg[1]_36 [8]),
        .O(\databuf_reg[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_2 
       (.I0(\latchbuf_reg_reg[2]_34 [3]),
        .I1(\latchbuf_reg_reg[7]_27 [3]),
        .O(\databuf_reg[1][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_3 
       (.I0(\latchbuf_reg_reg[2]_34 [2]),
        .I1(\latchbuf_reg_reg[7]_27 [2]),
        .O(\databuf_reg[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_4 
       (.I0(\latchbuf_reg_reg[2]_34 [1]),
        .I1(\latchbuf_reg_reg[7]_27 [1]),
        .O(\databuf_reg[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_5 
       (.I0(\latchbuf_reg_reg[2]_34 [0]),
        .I1(\latchbuf_reg_reg[7]_27 [0]),
        .O(\databuf_reg[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_2 
       (.I0(\latchbuf_reg_reg[2]_34 [8]),
        .I1(\latchbuf_reg_reg[7]_27 [8]),
        .O(\databuf_reg[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_3 
       (.I0(\latchbuf_reg_reg[2]_34 [6]),
        .I1(\latchbuf_reg_reg[7]_27 [6]),
        .O(\databuf_reg[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_4 
       (.I0(\latchbuf_reg_reg[2]_34 [5]),
        .I1(\latchbuf_reg_reg[7]_27 [5]),
        .O(\databuf_reg[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_5 
       (.I0(\latchbuf_reg_reg[2]_34 [4]),
        .I1(\latchbuf_reg_reg[7]_27 [4]),
        .O(\databuf_reg[1][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][8]_i_2 
       (.I0(\latchbuf_reg_reg[2]_34 [8]),
        .I1(\latchbuf_reg_reg[7]_27 [8]),
        .O(\databuf_reg[1][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_2 
       (.I0(\latchbuf_reg_reg[3]_32 [3]),
        .I1(\latchbuf_reg_reg[6]_28 [3]),
        .O(\databuf_reg[2][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_3 
       (.I0(\latchbuf_reg_reg[3]_32 [2]),
        .I1(\latchbuf_reg_reg[6]_28 [2]),
        .O(\databuf_reg[2][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_4 
       (.I0(\latchbuf_reg_reg[3]_32 [1]),
        .I1(\latchbuf_reg_reg[6]_28 [1]),
        .O(\databuf_reg[2][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_5 
       (.I0(\latchbuf_reg_reg[3]_32 [0]),
        .I1(\latchbuf_reg_reg[6]_28 [0]),
        .O(\databuf_reg[2][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_2 
       (.I0(\latchbuf_reg_reg[3]_32 [8]),
        .I1(\latchbuf_reg_reg[6]_28 [8]),
        .O(\databuf_reg[2][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_3 
       (.I0(\latchbuf_reg_reg[3]_32 [6]),
        .I1(\latchbuf_reg_reg[6]_28 [6]),
        .O(\databuf_reg[2][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_4 
       (.I0(\latchbuf_reg_reg[3]_32 [5]),
        .I1(\latchbuf_reg_reg[6]_28 [5]),
        .O(\databuf_reg[2][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_5 
       (.I0(\latchbuf_reg_reg[3]_32 [4]),
        .I1(\latchbuf_reg_reg[6]_28 [4]),
        .O(\databuf_reg[2][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][8]_i_2 
       (.I0(\latchbuf_reg_reg[3]_32 [8]),
        .I1(\latchbuf_reg_reg[6]_28 [8]),
        .O(\databuf_reg[2][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_2 
       (.I0(\latchbuf_reg_reg[4]_30 [3]),
        .I1(\latchbuf_reg_reg[5]_29 [3]),
        .O(\databuf_reg[3][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_3 
       (.I0(\latchbuf_reg_reg[4]_30 [2]),
        .I1(\latchbuf_reg_reg[5]_29 [2]),
        .O(\databuf_reg[3][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_4 
       (.I0(\latchbuf_reg_reg[4]_30 [1]),
        .I1(\latchbuf_reg_reg[5]_29 [1]),
        .O(\databuf_reg[3][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_5 
       (.I0(\latchbuf_reg_reg[4]_30 [0]),
        .I1(\latchbuf_reg_reg[5]_29 [0]),
        .O(\databuf_reg[3][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_2 
       (.I0(\latchbuf_reg_reg[4]_30 [7]),
        .I1(\latchbuf_reg_reg[5]_29 [8]),
        .O(\databuf_reg[3][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_3 
       (.I0(\latchbuf_reg_reg[4]_30 [6]),
        .I1(\latchbuf_reg_reg[5]_29 [6]),
        .O(\databuf_reg[3][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_4 
       (.I0(\latchbuf_reg_reg[4]_30 [5]),
        .I1(\latchbuf_reg_reg[5]_29 [5]),
        .O(\databuf_reg[3][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_5 
       (.I0(\latchbuf_reg_reg[4]_30 [4]),
        .I1(\latchbuf_reg_reg[5]_29 [4]),
        .O(\databuf_reg[3][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][8]_i_2 
       (.I0(\latchbuf_reg_reg[4]_30 [7]),
        .I1(\latchbuf_reg_reg[5]_29 [8]),
        .O(\databuf_reg[3][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][3]_i_2 
       (.I0(mdct_data_in[3]),
        .I1(\latchbuf_reg_reg[1]_36 [3]),
        .O(\databuf_reg[4][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][3]_i_3 
       (.I0(mdct_data_in[2]),
        .I1(\latchbuf_reg_reg[1]_36 [2]),
        .O(\databuf_reg[4][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][3]_i_4 
       (.I0(mdct_data_in[1]),
        .I1(\latchbuf_reg_reg[1]_36 [1]),
        .O(\databuf_reg[4][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][3]_i_5 
       (.I0(mdct_data_in[0]),
        .I1(\latchbuf_reg_reg[1]_36 [0]),
        .O(\databuf_reg[4][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[4][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[1]_36 [8]),
        .I1(mdct_data_in[7]),
        .O(\databuf_reg[4][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][7]_i_3 
       (.I0(mdct_data_in[6]),
        .I1(\latchbuf_reg_reg[1]_36 [6]),
        .O(\databuf_reg[4][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][7]_i_4 
       (.I0(mdct_data_in[5]),
        .I1(\latchbuf_reg_reg[1]_36 [5]),
        .O(\databuf_reg[4][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[4][7]_i_5 
       (.I0(mdct_data_in[4]),
        .I1(\latchbuf_reg_reg[1]_36 [4]),
        .O(\databuf_reg[4][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[4][8]_i_2 
       (.I0(\latchbuf_reg_reg[1]_36 [8]),
        .I1(mdct_data_in[7]),
        .O(\databuf_reg[4][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_2 
       (.I0(\latchbuf_reg_reg[7]_27 [3]),
        .I1(\latchbuf_reg_reg[2]_34 [3]),
        .O(\databuf_reg[5][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_3 
       (.I0(\latchbuf_reg_reg[7]_27 [2]),
        .I1(\latchbuf_reg_reg[2]_34 [2]),
        .O(\databuf_reg[5][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_4 
       (.I0(\latchbuf_reg_reg[7]_27 [1]),
        .I1(\latchbuf_reg_reg[2]_34 [1]),
        .O(\databuf_reg[5][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_5 
       (.I0(\latchbuf_reg_reg[7]_27 [0]),
        .I1(\latchbuf_reg_reg[2]_34 [0]),
        .O(\databuf_reg[5][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[7]_27 [8]),
        .I1(\latchbuf_reg_reg[2]_34 [8]),
        .O(\databuf_reg[5][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_3 
       (.I0(\latchbuf_reg_reg[7]_27 [6]),
        .I1(\latchbuf_reg_reg[2]_34 [6]),
        .O(\databuf_reg[5][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_4 
       (.I0(\latchbuf_reg_reg[7]_27 [5]),
        .I1(\latchbuf_reg_reg[2]_34 [5]),
        .O(\databuf_reg[5][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_5 
       (.I0(\latchbuf_reg_reg[7]_27 [4]),
        .I1(\latchbuf_reg_reg[2]_34 [4]),
        .O(\databuf_reg[5][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][8]_i_2 
       (.I0(\latchbuf_reg_reg[7]_27 [8]),
        .I1(\latchbuf_reg_reg[2]_34 [8]),
        .O(\databuf_reg[5][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_2 
       (.I0(\latchbuf_reg_reg[6]_28 [3]),
        .I1(\latchbuf_reg_reg[3]_32 [3]),
        .O(\databuf_reg[6][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_3 
       (.I0(\latchbuf_reg_reg[6]_28 [2]),
        .I1(\latchbuf_reg_reg[3]_32 [2]),
        .O(\databuf_reg[6][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_4 
       (.I0(\latchbuf_reg_reg[6]_28 [1]),
        .I1(\latchbuf_reg_reg[3]_32 [1]),
        .O(\databuf_reg[6][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_5 
       (.I0(\latchbuf_reg_reg[6]_28 [0]),
        .I1(\latchbuf_reg_reg[3]_32 [0]),
        .O(\databuf_reg[6][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[6]_28 [8]),
        .I1(\latchbuf_reg_reg[3]_32 [8]),
        .O(\databuf_reg[6][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_3 
       (.I0(\latchbuf_reg_reg[6]_28 [6]),
        .I1(\latchbuf_reg_reg[3]_32 [6]),
        .O(\databuf_reg[6][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_4 
       (.I0(\latchbuf_reg_reg[6]_28 [5]),
        .I1(\latchbuf_reg_reg[3]_32 [5]),
        .O(\databuf_reg[6][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_5 
       (.I0(\latchbuf_reg_reg[6]_28 [4]),
        .I1(\latchbuf_reg_reg[3]_32 [4]),
        .O(\databuf_reg[6][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][8]_i_2 
       (.I0(\latchbuf_reg_reg[6]_28 [8]),
        .I1(\latchbuf_reg_reg[3]_32 [8]),
        .O(\databuf_reg[6][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_2 
       (.I0(\latchbuf_reg_reg[5]_29 [3]),
        .I1(\latchbuf_reg_reg[4]_30 [3]),
        .O(\databuf_reg[7][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_3 
       (.I0(\latchbuf_reg_reg[5]_29 [2]),
        .I1(\latchbuf_reg_reg[4]_30 [2]),
        .O(\databuf_reg[7][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_4 
       (.I0(\latchbuf_reg_reg[5]_29 [1]),
        .I1(\latchbuf_reg_reg[4]_30 [1]),
        .O(\databuf_reg[7][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_5 
       (.I0(\latchbuf_reg_reg[5]_29 [0]),
        .I1(\latchbuf_reg_reg[4]_30 [0]),
        .O(\databuf_reg[7][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[5]_29 [8]),
        .I1(\latchbuf_reg_reg[4]_30 [7]),
        .O(\databuf_reg[7][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_3 
       (.I0(\latchbuf_reg_reg[5]_29 [6]),
        .I1(\latchbuf_reg_reg[4]_30 [6]),
        .O(\databuf_reg[7][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_4 
       (.I0(\latchbuf_reg_reg[5]_29 [5]),
        .I1(\latchbuf_reg_reg[4]_30 [5]),
        .O(\databuf_reg[7][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_5 
       (.I0(\latchbuf_reg_reg[5]_29 [4]),
        .I1(\latchbuf_reg_reg[4]_30 [4]),
        .O(\databuf_reg[7][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][8]_i_2 
       (.I0(\latchbuf_reg_reg[5]_29 [8]),
        .I1(\latchbuf_reg_reg[4]_30 [7]),
        .O(\databuf_reg[7][8]_i_2_n_0 ));
  FDCE \databuf_reg_reg[0][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1_n_7 ),
        .Q(\databuf_reg_reg[0]_37 [0]));
  FDCE \databuf_reg_reg[0][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1_n_6 ),
        .Q(\databuf_reg_reg[0]_37 [1]));
  FDCE \databuf_reg_reg[0][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1_n_5 ),
        .Q(\databuf_reg_reg[0]_37 [2]));
  FDCE \databuf_reg_reg[0][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1_n_4 ),
        .Q(\databuf_reg_reg[0]_37 [3]));
  CARRY4 \databuf_reg_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[0][3]_i_1_n_0 ,\databuf_reg_reg[0][3]_i_1_n_1 ,\databuf_reg_reg[0][3]_i_1_n_2 ,\databuf_reg_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[1]_36 [3:0]),
        .O({\databuf_reg_reg[0][3]_i_1_n_4 ,\databuf_reg_reg[0][3]_i_1_n_5 ,\databuf_reg_reg[0][3]_i_1_n_6 ,\databuf_reg_reg[0][3]_i_1_n_7 }),
        .S({\databuf_reg[0][3]_i_2_n_0 ,\databuf_reg[0][3]_i_3_n_0 ,\databuf_reg[0][3]_i_4_n_0 ,\databuf_reg[0][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[0][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1_n_7 ),
        .Q(\databuf_reg_reg[0]_37 [4]));
  FDCE \databuf_reg_reg[0][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1_n_6 ),
        .Q(\databuf_reg_reg[0]_37 [5]));
  FDCE \databuf_reg_reg[0][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1_n_5 ),
        .Q(\databuf_reg_reg[0]_37 [6]));
  FDCE \databuf_reg_reg[0][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1_n_4 ),
        .Q(\databuf_reg_reg[0]_37 [7]));
  CARRY4 \databuf_reg_reg[0][7]_i_1 
       (.CI(\databuf_reg_reg[0][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[0][7]_i_1_n_0 ,\databuf_reg_reg[0][7]_i_1_n_1 ,\databuf_reg_reg[0][7]_i_1_n_2 ,\databuf_reg_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\latchbuf_reg_reg[1]_36 [8],\latchbuf_reg_reg[1]_36 [6:4]}),
        .O({\databuf_reg_reg[0][7]_i_1_n_4 ,\databuf_reg_reg[0][7]_i_1_n_5 ,\databuf_reg_reg[0][7]_i_1_n_6 ,\databuf_reg_reg[0][7]_i_1_n_7 }),
        .S({\databuf_reg[0][7]_i_2__0_n_0 ,\databuf_reg[0][7]_i_3_n_0 ,\databuf_reg[0][7]_i_4_n_0 ,\databuf_reg[0][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[0][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][8]_i_1_n_7 ),
        .Q(\databuf_reg_reg[0]_37 [8]));
  CARRY4 \databuf_reg_reg[0][8]_i_1 
       (.CI(\databuf_reg_reg[0][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[0][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[0][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[0][8]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\databuf_reg[0][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[1][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1_n_7 ),
        .Q(\databuf_reg_reg[1]_35 [0]));
  FDCE \databuf_reg_reg[1][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1_n_6 ),
        .Q(\databuf_reg_reg[1]_35 [1]));
  FDCE \databuf_reg_reg[1][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1_n_5 ),
        .Q(\databuf_reg_reg[1]_35 [2]));
  FDCE \databuf_reg_reg[1][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1_n_4 ),
        .Q(\databuf_reg_reg[1]_35 [3]));
  CARRY4 \databuf_reg_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[1][3]_i_1_n_0 ,\databuf_reg_reg[1][3]_i_1_n_1 ,\databuf_reg_reg[1][3]_i_1_n_2 ,\databuf_reg_reg[1][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[2]_34 [3:0]),
        .O({\databuf_reg_reg[1][3]_i_1_n_4 ,\databuf_reg_reg[1][3]_i_1_n_5 ,\databuf_reg_reg[1][3]_i_1_n_6 ,\databuf_reg_reg[1][3]_i_1_n_7 }),
        .S({\databuf_reg[1][3]_i_2_n_0 ,\databuf_reg[1][3]_i_3_n_0 ,\databuf_reg[1][3]_i_4_n_0 ,\databuf_reg[1][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[1][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1_n_7 ),
        .Q(\databuf_reg_reg[1]_35 [4]));
  FDCE \databuf_reg_reg[1][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1_n_6 ),
        .Q(\databuf_reg_reg[1]_35 [5]));
  FDCE \databuf_reg_reg[1][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1_n_5 ),
        .Q(\databuf_reg_reg[1]_35 [6]));
  FDCE \databuf_reg_reg[1][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1_n_4 ),
        .Q(\databuf_reg_reg[1]_35 [7]));
  CARRY4 \databuf_reg_reg[1][7]_i_1 
       (.CI(\databuf_reg_reg[1][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[1][7]_i_1_n_0 ,\databuf_reg_reg[1][7]_i_1_n_1 ,\databuf_reg_reg[1][7]_i_1_n_2 ,\databuf_reg_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\latchbuf_reg_reg[2]_34 [8],\latchbuf_reg_reg[2]_34 [6:4]}),
        .O({\databuf_reg_reg[1][7]_i_1_n_4 ,\databuf_reg_reg[1][7]_i_1_n_5 ,\databuf_reg_reg[1][7]_i_1_n_6 ,\databuf_reg_reg[1][7]_i_1_n_7 }),
        .S({\databuf_reg[1][7]_i_2_n_0 ,\databuf_reg[1][7]_i_3_n_0 ,\databuf_reg[1][7]_i_4_n_0 ,\databuf_reg[1][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[1][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][8]_i_1_n_7 ),
        .Q(\databuf_reg_reg[1]_35 [8]));
  CARRY4 \databuf_reg_reg[1][8]_i_1 
       (.CI(\databuf_reg_reg[1][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[1][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[1][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[1][8]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\databuf_reg[1][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[2][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1_n_7 ),
        .Q(\databuf_reg_reg[2]_33 [0]));
  FDCE \databuf_reg_reg[2][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1_n_6 ),
        .Q(\databuf_reg_reg[2]_33 [1]));
  FDCE \databuf_reg_reg[2][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1_n_5 ),
        .Q(\databuf_reg_reg[2]_33 [2]));
  FDCE \databuf_reg_reg[2][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1_n_4 ),
        .Q(\databuf_reg_reg[2]_33 [3]));
  CARRY4 \databuf_reg_reg[2][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[2][3]_i_1_n_0 ,\databuf_reg_reg[2][3]_i_1_n_1 ,\databuf_reg_reg[2][3]_i_1_n_2 ,\databuf_reg_reg[2][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[3]_32 [3:0]),
        .O({\databuf_reg_reg[2][3]_i_1_n_4 ,\databuf_reg_reg[2][3]_i_1_n_5 ,\databuf_reg_reg[2][3]_i_1_n_6 ,\databuf_reg_reg[2][3]_i_1_n_7 }),
        .S({\databuf_reg[2][3]_i_2_n_0 ,\databuf_reg[2][3]_i_3_n_0 ,\databuf_reg[2][3]_i_4_n_0 ,\databuf_reg[2][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[2][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1_n_7 ),
        .Q(\databuf_reg_reg[2]_33 [4]));
  FDCE \databuf_reg_reg[2][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1_n_6 ),
        .Q(\databuf_reg_reg[2]_33 [5]));
  FDCE \databuf_reg_reg[2][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1_n_5 ),
        .Q(\databuf_reg_reg[2]_33 [6]));
  FDCE \databuf_reg_reg[2][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1_n_4 ),
        .Q(\databuf_reg_reg[2]_33 [7]));
  CARRY4 \databuf_reg_reg[2][7]_i_1 
       (.CI(\databuf_reg_reg[2][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[2][7]_i_1_n_0 ,\databuf_reg_reg[2][7]_i_1_n_1 ,\databuf_reg_reg[2][7]_i_1_n_2 ,\databuf_reg_reg[2][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\latchbuf_reg_reg[3]_32 [8],\latchbuf_reg_reg[3]_32 [6:4]}),
        .O({\databuf_reg_reg[2][7]_i_1_n_4 ,\databuf_reg_reg[2][7]_i_1_n_5 ,\databuf_reg_reg[2][7]_i_1_n_6 ,\databuf_reg_reg[2][7]_i_1_n_7 }),
        .S({\databuf_reg[2][7]_i_2_n_0 ,\databuf_reg[2][7]_i_3_n_0 ,\databuf_reg[2][7]_i_4_n_0 ,\databuf_reg[2][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[2][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][8]_i_1_n_7 ),
        .Q(\databuf_reg_reg[2]_33 [8]));
  CARRY4 \databuf_reg_reg[2][8]_i_1 
       (.CI(\databuf_reg_reg[2][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[2][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[2][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[2][8]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\databuf_reg[2][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[3][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1_n_7 ),
        .Q(\databuf_reg_reg[3]_31 [0]));
  FDCE \databuf_reg_reg[3][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1_n_6 ),
        .Q(\databuf_reg_reg[3]_31 [1]));
  FDCE \databuf_reg_reg[3][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1_n_5 ),
        .Q(\databuf_reg_reg[3]_31 [2]));
  FDCE \databuf_reg_reg[3][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1_n_4 ),
        .Q(\databuf_reg_reg[3]_31 [3]));
  CARRY4 \databuf_reg_reg[3][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[3][3]_i_1_n_0 ,\databuf_reg_reg[3][3]_i_1_n_1 ,\databuf_reg_reg[3][3]_i_1_n_2 ,\databuf_reg_reg[3][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[4]_30 [3:0]),
        .O({\databuf_reg_reg[3][3]_i_1_n_4 ,\databuf_reg_reg[3][3]_i_1_n_5 ,\databuf_reg_reg[3][3]_i_1_n_6 ,\databuf_reg_reg[3][3]_i_1_n_7 }),
        .S({\databuf_reg[3][3]_i_2_n_0 ,\databuf_reg[3][3]_i_3_n_0 ,\databuf_reg[3][3]_i_4_n_0 ,\databuf_reg[3][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[3][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1_n_7 ),
        .Q(\databuf_reg_reg[3]_31 [4]));
  FDCE \databuf_reg_reg[3][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1_n_6 ),
        .Q(\databuf_reg_reg[3]_31 [5]));
  FDCE \databuf_reg_reg[3][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1_n_5 ),
        .Q(\databuf_reg_reg[3]_31 [6]));
  FDCE \databuf_reg_reg[3][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1_n_4 ),
        .Q(\databuf_reg_reg[3]_31 [7]));
  CARRY4 \databuf_reg_reg[3][7]_i_1 
       (.CI(\databuf_reg_reg[3][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[3][7]_i_1_n_0 ,\databuf_reg_reg[3][7]_i_1_n_1 ,\databuf_reg_reg[3][7]_i_1_n_2 ,\databuf_reg_reg[3][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[4]_30 [7:4]),
        .O({\databuf_reg_reg[3][7]_i_1_n_4 ,\databuf_reg_reg[3][7]_i_1_n_5 ,\databuf_reg_reg[3][7]_i_1_n_6 ,\databuf_reg_reg[3][7]_i_1_n_7 }),
        .S({\databuf_reg[3][7]_i_2_n_0 ,\databuf_reg[3][7]_i_3_n_0 ,\databuf_reg[3][7]_i_4_n_0 ,\databuf_reg[3][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[3][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][8]_i_1_n_7 ),
        .Q(\databuf_reg_reg[3]_31 [8]));
  CARRY4 \databuf_reg_reg[3][8]_i_1 
       (.CI(\databuf_reg_reg[3][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[3][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[3][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[3][8]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\databuf_reg[3][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[4][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [0]),
        .Q(\databuf_reg_reg[4]_50 [0]));
  FDCE \databuf_reg_reg[4][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [1]),
        .Q(\databuf_reg_reg[4]_50 [1]));
  FDCE \databuf_reg_reg[4][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [2]),
        .Q(\databuf_reg_reg[4]_50 [2]));
  FDCE \databuf_reg_reg[4][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [3]),
        .Q(\databuf_reg_reg[4]_50 [3]));
  CARRY4 \databuf_reg_reg[4][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[4][3]_i_1_n_0 ,\databuf_reg_reg[4][3]_i_1_n_1 ,\databuf_reg_reg[4][3]_i_1_n_2 ,\databuf_reg_reg[4][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[1]_36 [3:0]),
        .O(\databuf_reg_reg[4]0 [3:0]),
        .S({\databuf_reg[4][3]_i_2_n_0 ,\databuf_reg[4][3]_i_3_n_0 ,\databuf_reg[4][3]_i_4_n_0 ,\databuf_reg[4][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[4][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [4]),
        .Q(\databuf_reg_reg[4]_50 [4]));
  FDCE \databuf_reg_reg[4][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [5]),
        .Q(\databuf_reg_reg[4]_50 [5]));
  FDCE \databuf_reg_reg[4][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [6]),
        .Q(\databuf_reg_reg[4]_50 [6]));
  FDCE \databuf_reg_reg[4][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [7]),
        .Q(\databuf_reg_reg[4]_50 [7]));
  CARRY4 \databuf_reg_reg[4][7]_i_1 
       (.CI(\databuf_reg_reg[4][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[4][7]_i_1_n_0 ,\databuf_reg_reg[4][7]_i_1_n_1 ,\databuf_reg_reg[4][7]_i_1_n_2 ,\databuf_reg_reg[4][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\latchbuf_reg_reg[1]_36 [8],\latchbuf_reg_reg[1]_36 [6:4]}),
        .O(\databuf_reg_reg[4]0 [7:4]),
        .S({\databuf_reg[4][7]_i_2__0_n_0 ,\databuf_reg[4][7]_i_3_n_0 ,\databuf_reg[4][7]_i_4_n_0 ,\databuf_reg[4][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[4][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [8]),
        .Q(\databuf_reg_reg[4]_50 [8]));
  CARRY4 \databuf_reg_reg[4][8]_i_1 
       (.CI(\databuf_reg_reg[4][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[4][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[4][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[4]0 [8]}),
        .S({1'b0,1'b0,1'b0,\databuf_reg[4][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[5][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [0]),
        .Q(\databuf_reg_reg[5]_49 [0]));
  FDCE \databuf_reg_reg[5][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [1]),
        .Q(\databuf_reg_reg[5]_49 [1]));
  FDCE \databuf_reg_reg[5][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [2]),
        .Q(\databuf_reg_reg[5]_49 [2]));
  FDCE \databuf_reg_reg[5][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [3]),
        .Q(\databuf_reg_reg[5]_49 [3]));
  CARRY4 \databuf_reg_reg[5][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[5][3]_i_1_n_0 ,\databuf_reg_reg[5][3]_i_1_n_1 ,\databuf_reg_reg[5][3]_i_1_n_2 ,\databuf_reg_reg[5][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[2]_34 [3:0]),
        .O(\databuf_reg_reg[5]0 [3:0]),
        .S({\databuf_reg[5][3]_i_2_n_0 ,\databuf_reg[5][3]_i_3_n_0 ,\databuf_reg[5][3]_i_4_n_0 ,\databuf_reg[5][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[5][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [4]),
        .Q(\databuf_reg_reg[5]_49 [4]));
  FDCE \databuf_reg_reg[5][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [5]),
        .Q(\databuf_reg_reg[5]_49 [5]));
  FDCE \databuf_reg_reg[5][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [6]),
        .Q(\databuf_reg_reg[5]_49 [6]));
  FDCE \databuf_reg_reg[5][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [7]),
        .Q(\databuf_reg_reg[5]_49 [7]));
  CARRY4 \databuf_reg_reg[5][7]_i_1 
       (.CI(\databuf_reg_reg[5][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[5][7]_i_1_n_0 ,\databuf_reg_reg[5][7]_i_1_n_1 ,\databuf_reg_reg[5][7]_i_1_n_2 ,\databuf_reg_reg[5][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\latchbuf_reg_reg[2]_34 [8],\latchbuf_reg_reg[2]_34 [6:4]}),
        .O(\databuf_reg_reg[5]0 [7:4]),
        .S({\databuf_reg[5][7]_i_2__0_n_0 ,\databuf_reg[5][7]_i_3_n_0 ,\databuf_reg[5][7]_i_4_n_0 ,\databuf_reg[5][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[5][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [8]),
        .Q(\databuf_reg_reg[5]_49 [8]));
  CARRY4 \databuf_reg_reg[5][8]_i_1 
       (.CI(\databuf_reg_reg[5][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[5][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[5][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[5]0 [8]}),
        .S({1'b0,1'b0,1'b0,\databuf_reg[5][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[6][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [0]),
        .Q(\databuf_reg_reg[6]_48 [0]));
  FDCE \databuf_reg_reg[6][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [1]),
        .Q(\databuf_reg_reg[6]_48 [1]));
  FDCE \databuf_reg_reg[6][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [2]),
        .Q(\databuf_reg_reg[6]_48 [2]));
  FDCE \databuf_reg_reg[6][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [3]),
        .Q(\databuf_reg_reg[6]_48 [3]));
  CARRY4 \databuf_reg_reg[6][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[6][3]_i_1_n_0 ,\databuf_reg_reg[6][3]_i_1_n_1 ,\databuf_reg_reg[6][3]_i_1_n_2 ,\databuf_reg_reg[6][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[3]_32 [3:0]),
        .O(\databuf_reg_reg[6]0 [3:0]),
        .S({\databuf_reg[6][3]_i_2_n_0 ,\databuf_reg[6][3]_i_3_n_0 ,\databuf_reg[6][3]_i_4_n_0 ,\databuf_reg[6][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[6][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [4]),
        .Q(\databuf_reg_reg[6]_48 [4]));
  FDCE \databuf_reg_reg[6][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [5]),
        .Q(\databuf_reg_reg[6]_48 [5]));
  FDCE \databuf_reg_reg[6][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [6]),
        .Q(\databuf_reg_reg[6]_48 [6]));
  FDCE \databuf_reg_reg[6][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [7]),
        .Q(\databuf_reg_reg[6]_48 [7]));
  CARRY4 \databuf_reg_reg[6][7]_i_1 
       (.CI(\databuf_reg_reg[6][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[6][7]_i_1_n_0 ,\databuf_reg_reg[6][7]_i_1_n_1 ,\databuf_reg_reg[6][7]_i_1_n_2 ,\databuf_reg_reg[6][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\latchbuf_reg_reg[3]_32 [8],\latchbuf_reg_reg[3]_32 [6:4]}),
        .O(\databuf_reg_reg[6]0 [7:4]),
        .S({\databuf_reg[6][7]_i_2__0_n_0 ,\databuf_reg[6][7]_i_3_n_0 ,\databuf_reg[6][7]_i_4_n_0 ,\databuf_reg[6][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[6][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [8]),
        .Q(\databuf_reg_reg[6]_48 [8]));
  CARRY4 \databuf_reg_reg[6][8]_i_1 
       (.CI(\databuf_reg_reg[6][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[6][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[6][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[6]0 [8]}),
        .S({1'b0,1'b0,1'b0,\databuf_reg[6][8]_i_2_n_0 }));
  FDCE \databuf_reg_reg[7][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [0]),
        .Q(\databuf_reg_reg[7]_47 [0]));
  FDCE \databuf_reg_reg[7][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [1]),
        .Q(\databuf_reg_reg[7]_47 [1]));
  FDCE \databuf_reg_reg[7][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [2]),
        .Q(\databuf_reg_reg[7]_47 [2]));
  FDCE \databuf_reg_reg[7][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [3]),
        .Q(\databuf_reg_reg[7]_47 [3]));
  CARRY4 \databuf_reg_reg[7][3]_i_1 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[7][3]_i_1_n_0 ,\databuf_reg_reg[7][3]_i_1_n_1 ,\databuf_reg_reg[7][3]_i_1_n_2 ,\databuf_reg_reg[7][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[4]_30 [3:0]),
        .O(\databuf_reg_reg[7]0 [3:0]),
        .S({\databuf_reg[7][3]_i_2_n_0 ,\databuf_reg[7][3]_i_3_n_0 ,\databuf_reg[7][3]_i_4_n_0 ,\databuf_reg[7][3]_i_5_n_0 }));
  FDCE \databuf_reg_reg[7][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [4]),
        .Q(\databuf_reg_reg[7]_47 [4]));
  FDCE \databuf_reg_reg[7][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [5]),
        .Q(\databuf_reg_reg[7]_47 [5]));
  FDCE \databuf_reg_reg[7][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [6]),
        .Q(\databuf_reg_reg[7]_47 [6]));
  FDCE \databuf_reg_reg[7][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [7]),
        .Q(\databuf_reg_reg[7]_47 [7]));
  CARRY4 \databuf_reg_reg[7][7]_i_1 
       (.CI(\databuf_reg_reg[7][3]_i_1_n_0 ),
        .CO({\databuf_reg_reg[7][7]_i_1_n_0 ,\databuf_reg_reg[7][7]_i_1_n_1 ,\databuf_reg_reg[7][7]_i_1_n_2 ,\databuf_reg_reg[7][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[4]_30 [7:4]),
        .O(\databuf_reg_reg[7]0 [7:4]),
        .S({\databuf_reg[7][7]_i_2__0_n_0 ,\databuf_reg[7][7]_i_3_n_0 ,\databuf_reg[7][7]_i_4_n_0 ,\databuf_reg[7][7]_i_5_n_0 }));
  FDCE \databuf_reg_reg[7][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [8]),
        .Q(\databuf_reg_reg[7]_47 [8]));
  CARRY4 \databuf_reg_reg[7][8]_i_1 
       (.CI(\databuf_reg_reg[7][7]_i_1_n_0 ),
        .CO(\NLW_databuf_reg_reg[7][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_databuf_reg_reg[7][8]_i_1_O_UNCONNECTED [3:1],\databuf_reg_reg[7]0 [8]}),
        .S({1'b0,1'b0,1'b0,\databuf_reg[7][8]_i_2_n_0 }));
  FDCE \dcto_1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[8]),
        .Q(dcto_1[10]));
  FDCE \dcto_1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[9]),
        .Q(dcto_1[11]));
  FDCE \dcto_1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[10]),
        .Q(dcto_1[12]));
  FDCE \dcto_1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[11]),
        .Q(dcto_1[13]));
  FDCE \dcto_1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[12]),
        .Q(dcto_1[14]));
  FDCE \dcto_1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[13]),
        .Q(dcto_1[15]));
  FDCE \dcto_1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[14]),
        .Q(dcto_1[21]));
  FDCE \dcto_1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[0]),
        .Q(dcto_1[2]));
  FDCE \dcto_1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[1]),
        .Q(dcto_1[3]));
  FDCE \dcto_1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[2]),
        .Q(dcto_1[4]));
  FDCE \dcto_1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[3]),
        .Q(dcto_1[5]));
  FDCE \dcto_1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[4]),
        .Q(dcto_1[6]));
  FDCE \dcto_1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[5]),
        .Q(dcto_1[7]));
  FDCE \dcto_1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[6]),
        .Q(dcto_1[8]));
  FDCE \dcto_1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[7]),
        .Q(dcto_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[10]_i_1 
       (.I0(\dcto_2_reg[13]_i_2_n_7 ),
        .I1(\dcto_2_reg[13]_i_3_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[11]_i_1 
       (.I0(\dcto_2_reg[13]_i_2_n_6 ),
        .I1(\dcto_2_reg[13]_i_3_n_6 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[12]_i_1 
       (.I0(\dcto_2_reg[13]_i_2_n_5 ),
        .I1(\dcto_2_reg[13]_i_3_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[13]_i_1 
       (.I0(\dcto_2_reg[13]_i_2_n_4 ),
        .I1(\dcto_2_reg[13]_i_3_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[13]_i_1_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_10 
       (.I0(\romodatao_d1_reg_n_0_[3][8] ),
        .I1(\romodatao_d1_reg[4]_14 [7]),
        .I2(dcto_1[11]),
        .I3(\dcto_2[13]_i_6_n_0 ),
        .O(\dcto_2[13]_i_10_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_11 
       (.I0(\romodatao_d1_reg_n_0_[3][7] ),
        .I1(\romodatao_d1_reg[4]_14 [6]),
        .I2(dcto_1[10]),
        .I3(\dcto_2[13]_i_7_n_0 ),
        .O(\dcto_2[13]_i_11_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_12 
       (.I0(\romedatao_d1_reg[3]_15 [9]),
        .I1(\romedatao_d1_reg[4]_16 [8]),
        .I2(dcto_1[12]),
        .O(\dcto_2[13]_i_12_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_13 
       (.I0(\romedatao_d1_reg[3]_15 [8]),
        .I1(\romedatao_d1_reg[4]_16 [7]),
        .I2(dcto_1[11]),
        .O(\dcto_2[13]_i_13_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_14 
       (.I0(\romedatao_d1_reg[3]_15 [7]),
        .I1(\romedatao_d1_reg[4]_16 [6]),
        .I2(dcto_1[10]),
        .O(\dcto_2[13]_i_14_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_15 
       (.I0(\romedatao_d1_reg[3]_15 [6]),
        .I1(\romedatao_d1_reg[4]_16 [5]),
        .I2(dcto_1[9]),
        .O(\dcto_2[13]_i_15_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_16 
       (.I0(\romedatao_d1_reg[3]_15 [10]),
        .I1(\romedatao_d1_reg[4]_16 [9]),
        .I2(dcto_1[13]),
        .I3(\dcto_2[13]_i_12_n_0 ),
        .O(\dcto_2[13]_i_16_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_17 
       (.I0(\romedatao_d1_reg[3]_15 [9]),
        .I1(\romedatao_d1_reg[4]_16 [8]),
        .I2(dcto_1[12]),
        .I3(\dcto_2[13]_i_13_n_0 ),
        .O(\dcto_2[13]_i_17_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_18 
       (.I0(\romedatao_d1_reg[3]_15 [8]),
        .I1(\romedatao_d1_reg[4]_16 [7]),
        .I2(dcto_1[11]),
        .I3(\dcto_2[13]_i_14_n_0 ),
        .O(\dcto_2[13]_i_18_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_19 
       (.I0(\romedatao_d1_reg[3]_15 [7]),
        .I1(\romedatao_d1_reg[4]_16 [6]),
        .I2(dcto_1[10]),
        .I3(\dcto_2[13]_i_15_n_0 ),
        .O(\dcto_2[13]_i_19_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_4 
       (.I0(\romodatao_d1_reg_n_0_[3][9] ),
        .I1(\romodatao_d1_reg[4]_14 [8]),
        .I2(dcto_1[12]),
        .O(\dcto_2[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_5 
       (.I0(\romodatao_d1_reg_n_0_[3][8] ),
        .I1(\romodatao_d1_reg[4]_14 [7]),
        .I2(dcto_1[11]),
        .O(\dcto_2[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_6 
       (.I0(\romodatao_d1_reg_n_0_[3][7] ),
        .I1(\romodatao_d1_reg[4]_14 [6]),
        .I2(dcto_1[10]),
        .O(\dcto_2[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_7 
       (.I0(\romodatao_d1_reg_n_0_[3][6] ),
        .I1(\romodatao_d1_reg[4]_14 [5]),
        .I2(dcto_1[9]),
        .O(\dcto_2[13]_i_7_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_8 
       (.I0(\romodatao_d1_reg_n_0_[3][10] ),
        .I1(\romodatao_d1_reg[4]_14 [9]),
        .I2(dcto_1[13]),
        .I3(\dcto_2[13]_i_4_n_0 ),
        .O(\dcto_2[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_9 
       (.I0(\romodatao_d1_reg_n_0_[3][9] ),
        .I1(\romodatao_d1_reg[4]_14 [8]),
        .I2(dcto_1[12]),
        .I3(\dcto_2[13]_i_5_n_0 ),
        .O(\dcto_2[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[14]_i_1 
       (.I0(\dcto_2_reg[17]_i_2_n_7 ),
        .I1(\dcto_2_reg[17]_i_3_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[15]_i_1 
       (.I0(\dcto_2_reg[17]_i_2_n_6 ),
        .I1(\dcto_2_reg[17]_i_3_n_6 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[16]_i_1 
       (.I0(\dcto_2_reg[17]_i_2_n_5 ),
        .I1(\dcto_2_reg[17]_i_3_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[17]_i_1 
       (.I0(\dcto_2_reg[17]_i_2_n_4 ),
        .I1(\dcto_2_reg[17]_i_3_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_10 
       (.I0(\dcto_2[17]_i_6_n_0 ),
        .I1(\romodatao_d1_reg[4]_14 [11]),
        .I2(\romodatao_d1_reg_n_0_[3][12] ),
        .I3(dcto_1[15]),
        .O(\dcto_2[17]_i_10_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_11 
       (.I0(\romodatao_d1_reg_n_0_[3][11] ),
        .I1(\romodatao_d1_reg[4]_14 [10]),
        .I2(dcto_1[14]),
        .I3(\dcto_2[17]_i_7_n_0 ),
        .O(\dcto_2[17]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_2[17]_i_12 
       (.I0(dcto_1[21]),
        .I1(\romedatao_d1_reg[3]_15 [13]),
        .I2(\romedatao_d1_reg[4]_16 [12]),
        .O(\dcto_2[17]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[17]_i_13 
       (.I0(\romedatao_d1_reg[3]_15 [13]),
        .I1(\romedatao_d1_reg[4]_16 [12]),
        .I2(dcto_1[21]),
        .O(\dcto_2[17]_i_13_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_14 
       (.I0(\romedatao_d1_reg[3]_15 [11]),
        .I1(\romedatao_d1_reg[4]_16 [10]),
        .I2(dcto_1[14]),
        .O(\dcto_2[17]_i_14_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_15 
       (.I0(\romedatao_d1_reg[3]_15 [10]),
        .I1(\romedatao_d1_reg[4]_16 [9]),
        .I2(dcto_1[13]),
        .O(\dcto_2[17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h63C6)) 
    \dcto_2[17]_i_16 
       (.I0(dcto_1[21]),
        .I1(\romedatao_d1_reg[4]_16 [13]),
        .I2(\romedatao_d1_reg[4]_16 [12]),
        .I3(\romedatao_d1_reg[3]_15 [13]),
        .O(\dcto_2[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_2[17]_i_17 
       (.I0(dcto_1[21]),
        .I1(\romedatao_d1_reg[4]_16 [12]),
        .I2(\romedatao_d1_reg[3]_15 [13]),
        .I3(dcto_1[15]),
        .I4(\romedatao_d1_reg[4]_16 [11]),
        .I5(\romedatao_d1_reg[3]_15 [12]),
        .O(\dcto_2[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_18 
       (.I0(\dcto_2[17]_i_14_n_0 ),
        .I1(\romedatao_d1_reg[4]_16 [11]),
        .I2(\romedatao_d1_reg[3]_15 [12]),
        .I3(dcto_1[15]),
        .O(\dcto_2[17]_i_18_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_19 
       (.I0(\romedatao_d1_reg[3]_15 [11]),
        .I1(\romedatao_d1_reg[4]_16 [10]),
        .I2(dcto_1[14]),
        .I3(\dcto_2[17]_i_15_n_0 ),
        .O(\dcto_2[17]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_2[17]_i_4 
       (.I0(dcto_1[21]),
        .I1(p_0_in0),
        .I2(\romodatao_d1_reg[4]_14 [12]),
        .O(\dcto_2[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[17]_i_5 
       (.I0(p_0_in0),
        .I1(\romodatao_d1_reg[4]_14 [12]),
        .I2(dcto_1[21]),
        .O(\dcto_2[17]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_6 
       (.I0(\romodatao_d1_reg_n_0_[3][11] ),
        .I1(\romodatao_d1_reg[4]_14 [10]),
        .I2(dcto_1[14]),
        .O(\dcto_2[17]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_7 
       (.I0(\romodatao_d1_reg_n_0_[3][10] ),
        .I1(\romodatao_d1_reg[4]_14 [9]),
        .I2(dcto_1[13]),
        .O(\dcto_2[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h63C6)) 
    \dcto_2[17]_i_8 
       (.I0(dcto_1[21]),
        .I1(\romodatao_d1_reg[4]_14 [13]),
        .I2(\romodatao_d1_reg[4]_14 [12]),
        .I3(p_0_in0),
        .O(\dcto_2[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_2[17]_i_9 
       (.I0(dcto_1[21]),
        .I1(\romodatao_d1_reg[4]_14 [12]),
        .I2(p_0_in0),
        .I3(dcto_1[15]),
        .I4(\romodatao_d1_reg[4]_14 [11]),
        .I5(\romodatao_d1_reg_n_0_[3][12] ),
        .O(\dcto_2[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[18]_i_1 
       (.I0(\dcto_2_reg[21]_i_2_n_7 ),
        .I1(\dcto_2_reg[21]_i_3_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_2[21]_i_1 
       (.I0(\dcto_2_reg[21]_i_2_n_2 ),
        .I1(\dcto_2_reg[21]_i_3_n_2 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_2[21]_i_4 
       (.I0(\romodatao_d1_reg[4]_14 [13]),
        .I1(dcto_1[21]),
        .I2(p_0_in0),
        .I3(\romodatao_d1_reg[4]_14 [12]),
        .O(\dcto_2[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_2[21]_i_5 
       (.I0(\romodatao_d1_reg[4]_14 [12]),
        .I1(p_0_in0),
        .I2(\romodatao_d1_reg[4]_14 [13]),
        .I3(dcto_1[21]),
        .O(\dcto_2[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_2[21]_i_6 
       (.I0(\romedatao_d1_reg[4]_16 [13]),
        .I1(dcto_1[21]),
        .I2(\romedatao_d1_reg[3]_15 [13]),
        .I3(\romedatao_d1_reg[4]_16 [12]),
        .O(\dcto_2[21]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_2[21]_i_7 
       (.I0(\romedatao_d1_reg[4]_16 [12]),
        .I1(\romedatao_d1_reg[3]_15 [13]),
        .I2(\romedatao_d1_reg[4]_16 [13]),
        .I3(dcto_1[21]),
        .O(\dcto_2[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[4]_i_1 
       (.I0(\dcto_2_reg[5]_i_2_n_5 ),
        .I1(\dcto_2_reg[5]_i_3_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[5]_i_1 
       (.I0(\dcto_2_reg[5]_i_2_n_4 ),
        .I1(\dcto_2_reg[5]_i_3_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[5]_i_4 
       (.I0(dcto_1[5]),
        .I1(\romodatao_d1_reg_n_0_[3][2] ),
        .I2(\romodatao_d1_reg[4]_14 [1]),
        .O(\dcto_2[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_2[5]_i_5 
       (.I0(\romodatao_d1_reg_n_0_[3][2] ),
        .I1(\romodatao_d1_reg[4]_14 [1]),
        .I2(dcto_1[5]),
        .I3(\romodatao_d1_reg[4]_14 [0]),
        .I4(\romodatao_d1_reg_n_0_[3][1] ),
        .O(\dcto_2[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[5]_i_6 
       (.I0(\romodatao_d1_reg_n_0_[3][1] ),
        .I1(\romodatao_d1_reg[4]_14 [0]),
        .I2(dcto_1[4]),
        .O(\dcto_2[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_2[5]_i_7 
       (.I0(dcto_1[3]),
        .I1(\romodatao_d1_reg_n_0_[3][0] ),
        .O(\dcto_2[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_2[5]_i_8 
       (.I0(dcto_1[5]),
        .I1(\romedatao_d1_reg[3]_15 [2]),
        .O(\dcto_2[5]_i_8_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_2[5]_i_9 
       (.I0(\romedatao_d1_reg[3]_15 [2]),
        .I1(dcto_1[5]),
        .O(\dcto_2[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[6]_i_1 
       (.I0(\dcto_2_reg[9]_i_2_n_7 ),
        .I1(\dcto_2_reg[9]_i_3_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[7]_i_1 
       (.I0(\dcto_2_reg[9]_i_2_n_6 ),
        .I1(\dcto_2_reg[9]_i_3_n_6 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[8]_i_1 
       (.I0(\dcto_2_reg[9]_i_2_n_5 ),
        .I1(\dcto_2_reg[9]_i_3_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[9]_i_1 
       (.I0(\dcto_2_reg[9]_i_2_n_4 ),
        .I1(\dcto_2_reg[9]_i_3_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[9]_i_1_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_10 
       (.I0(\romodatao_d1_reg_n_0_[3][4] ),
        .I1(\romodatao_d1_reg[4]_14 [3]),
        .I2(dcto_1[7]),
        .I3(\dcto_2[9]_i_6_n_0 ),
        .O(\dcto_2[9]_i_10_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_11 
       (.I0(\romodatao_d1_reg_n_0_[3][3] ),
        .I1(\romodatao_d1_reg[4]_14 [2]),
        .I2(dcto_1[6]),
        .I3(\dcto_2[9]_i_7_n_0 ),
        .O(\dcto_2[9]_i_11_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_12 
       (.I0(\romedatao_d1_reg[3]_15 [5]),
        .I1(\romedatao_d1_reg[4]_16 [4]),
        .I2(dcto_1[8]),
        .O(\dcto_2[9]_i_12_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_13 
       (.I0(\romedatao_d1_reg[3]_15 [4]),
        .I1(\romedatao_d1_reg[4]_16 [3]),
        .I2(dcto_1[7]),
        .O(\dcto_2[9]_i_13_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_14 
       (.I0(\romedatao_d1_reg[3]_15 [3]),
        .I1(\romedatao_d1_reg[4]_16 [2]),
        .I2(dcto_1[6]),
        .O(\dcto_2[9]_i_14_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_2[9]_i_15 
       (.I0(\romedatao_d1_reg[3]_15 [2]),
        .I1(dcto_1[5]),
        .O(\dcto_2[9]_i_15_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_16 
       (.I0(\romedatao_d1_reg[3]_15 [6]),
        .I1(\romedatao_d1_reg[4]_16 [5]),
        .I2(dcto_1[9]),
        .I3(\dcto_2[9]_i_12_n_0 ),
        .O(\dcto_2[9]_i_16_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_17 
       (.I0(\romedatao_d1_reg[3]_15 [5]),
        .I1(\romedatao_d1_reg[4]_16 [4]),
        .I2(dcto_1[8]),
        .I3(\dcto_2[9]_i_13_n_0 ),
        .O(\dcto_2[9]_i_17_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_18 
       (.I0(\romedatao_d1_reg[3]_15 [4]),
        .I1(\romedatao_d1_reg[4]_16 [3]),
        .I2(dcto_1[7]),
        .I3(\dcto_2[9]_i_14_n_0 ),
        .O(\dcto_2[9]_i_18_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_19 
       (.I0(\romedatao_d1_reg[3]_15 [3]),
        .I1(\romedatao_d1_reg[4]_16 [2]),
        .I2(dcto_1[6]),
        .I3(\dcto_2[9]_i_15_n_0 ),
        .O(\dcto_2[9]_i_19_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_4 
       (.I0(\romodatao_d1_reg_n_0_[3][5] ),
        .I1(\romodatao_d1_reg[4]_14 [4]),
        .I2(dcto_1[8]),
        .O(\dcto_2[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_5 
       (.I0(\romodatao_d1_reg_n_0_[3][4] ),
        .I1(\romodatao_d1_reg[4]_14 [3]),
        .I2(dcto_1[7]),
        .O(\dcto_2[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_6 
       (.I0(\romodatao_d1_reg_n_0_[3][3] ),
        .I1(\romodatao_d1_reg[4]_14 [2]),
        .I2(dcto_1[6]),
        .O(\dcto_2[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_7 
       (.I0(\romodatao_d1_reg_n_0_[3][2] ),
        .I1(\romodatao_d1_reg[4]_14 [1]),
        .I2(dcto_1[5]),
        .O(\dcto_2[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_8 
       (.I0(\romodatao_d1_reg_n_0_[3][6] ),
        .I1(\romodatao_d1_reg[4]_14 [5]),
        .I2(dcto_1[9]),
        .I3(\dcto_2[9]_i_4_n_0 ),
        .O(\dcto_2[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_9 
       (.I0(\romodatao_d1_reg_n_0_[3][5] ),
        .I1(\romodatao_d1_reg[4]_14 [4]),
        .I2(dcto_1[8]),
        .I3(\dcto_2[9]_i_5_n_0 ),
        .O(\dcto_2[9]_i_9_n_0 ));
  FDCE \dcto_2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[10]_i_1_n_0 ),
        .Q(dcto_2[10]));
  FDCE \dcto_2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[11]_i_1_n_0 ),
        .Q(dcto_2[11]));
  FDCE \dcto_2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[12]_i_1_n_0 ),
        .Q(dcto_2[12]));
  FDCE \dcto_2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[13]_i_1_n_0 ),
        .Q(dcto_2[13]));
  CARRY4 \dcto_2_reg[13]_i_2 
       (.CI(\dcto_2_reg[9]_i_2_n_0 ),
        .CO({\dcto_2_reg[13]_i_2_n_0 ,\dcto_2_reg[13]_i_2_n_1 ,\dcto_2_reg[13]_i_2_n_2 ,\dcto_2_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[13]_i_4_n_0 ,\dcto_2[13]_i_5_n_0 ,\dcto_2[13]_i_6_n_0 ,\dcto_2[13]_i_7_n_0 }),
        .O({\dcto_2_reg[13]_i_2_n_4 ,\dcto_2_reg[13]_i_2_n_5 ,\dcto_2_reg[13]_i_2_n_6 ,\dcto_2_reg[13]_i_2_n_7 }),
        .S({\dcto_2[13]_i_8_n_0 ,\dcto_2[13]_i_9_n_0 ,\dcto_2[13]_i_10_n_0 ,\dcto_2[13]_i_11_n_0 }));
  CARRY4 \dcto_2_reg[13]_i_3 
       (.CI(\dcto_2_reg[9]_i_3_n_0 ),
        .CO({\dcto_2_reg[13]_i_3_n_0 ,\dcto_2_reg[13]_i_3_n_1 ,\dcto_2_reg[13]_i_3_n_2 ,\dcto_2_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[13]_i_12_n_0 ,\dcto_2[13]_i_13_n_0 ,\dcto_2[13]_i_14_n_0 ,\dcto_2[13]_i_15_n_0 }),
        .O({\dcto_2_reg[13]_i_3_n_4 ,\dcto_2_reg[13]_i_3_n_5 ,\dcto_2_reg[13]_i_3_n_6 ,\dcto_2_reg[13]_i_3_n_7 }),
        .S({\dcto_2[13]_i_16_n_0 ,\dcto_2[13]_i_17_n_0 ,\dcto_2[13]_i_18_n_0 ,\dcto_2[13]_i_19_n_0 }));
  FDCE \dcto_2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[14]_i_1_n_0 ),
        .Q(dcto_2[14]));
  FDCE \dcto_2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[15]_i_1_n_0 ),
        .Q(dcto_2[15]));
  FDCE \dcto_2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[16]_i_1_n_0 ),
        .Q(dcto_2[16]));
  FDCE \dcto_2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[17]_i_1_n_0 ),
        .Q(dcto_2[17]));
  CARRY4 \dcto_2_reg[17]_i_2 
       (.CI(\dcto_2_reg[13]_i_2_n_0 ),
        .CO({\dcto_2_reg[17]_i_2_n_0 ,\dcto_2_reg[17]_i_2_n_1 ,\dcto_2_reg[17]_i_2_n_2 ,\dcto_2_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[17]_i_4_n_0 ,\dcto_2[17]_i_5_n_0 ,\dcto_2[17]_i_6_n_0 ,\dcto_2[17]_i_7_n_0 }),
        .O({\dcto_2_reg[17]_i_2_n_4 ,\dcto_2_reg[17]_i_2_n_5 ,\dcto_2_reg[17]_i_2_n_6 ,\dcto_2_reg[17]_i_2_n_7 }),
        .S({\dcto_2[17]_i_8_n_0 ,\dcto_2[17]_i_9_n_0 ,\dcto_2[17]_i_10_n_0 ,\dcto_2[17]_i_11_n_0 }));
  CARRY4 \dcto_2_reg[17]_i_3 
       (.CI(\dcto_2_reg[13]_i_3_n_0 ),
        .CO({\dcto_2_reg[17]_i_3_n_0 ,\dcto_2_reg[17]_i_3_n_1 ,\dcto_2_reg[17]_i_3_n_2 ,\dcto_2_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[17]_i_12_n_0 ,\dcto_2[17]_i_13_n_0 ,\dcto_2[17]_i_14_n_0 ,\dcto_2[17]_i_15_n_0 }),
        .O({\dcto_2_reg[17]_i_3_n_4 ,\dcto_2_reg[17]_i_3_n_5 ,\dcto_2_reg[17]_i_3_n_6 ,\dcto_2_reg[17]_i_3_n_7 }),
        .S({\dcto_2[17]_i_16_n_0 ,\dcto_2[17]_i_17_n_0 ,\dcto_2[17]_i_18_n_0 ,\dcto_2[17]_i_19_n_0 }));
  FDCE \dcto_2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[18]_i_1_n_0 ),
        .Q(dcto_2[18]));
  FDCE \dcto_2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[21]_i_1_n_0 ),
        .Q(dcto_2[21]));
  CARRY4 \dcto_2_reg[21]_i_2 
       (.CI(\dcto_2_reg[17]_i_2_n_0 ),
        .CO({\NLW_dcto_2_reg[21]_i_2_CO_UNCONNECTED [3:2],\dcto_2_reg[21]_i_2_n_2 ,\NLW_dcto_2_reg[21]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_2[21]_i_4_n_0 }),
        .O({\NLW_dcto_2_reg[21]_i_2_O_UNCONNECTED [3:1],\dcto_2_reg[21]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_2[21]_i_5_n_0 }));
  CARRY4 \dcto_2_reg[21]_i_3 
       (.CI(\dcto_2_reg[17]_i_3_n_0 ),
        .CO({\NLW_dcto_2_reg[21]_i_3_CO_UNCONNECTED [3:2],\dcto_2_reg[21]_i_3_n_2 ,\NLW_dcto_2_reg[21]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_2[21]_i_6_n_0 }),
        .O({\NLW_dcto_2_reg[21]_i_3_O_UNCONNECTED [3:1],\dcto_2_reg[21]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_2[21]_i_7_n_0 }));
  FDCE \dcto_2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[4]_i_1_n_0 ),
        .Q(dcto_2[4]));
  FDCE \dcto_2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[5]_i_1_n_0 ),
        .Q(dcto_2[5]));
  CARRY4 \dcto_2_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\dcto_2_reg[5]_i_2_n_0 ,\dcto_2_reg[5]_i_2_n_1 ,\dcto_2_reg[5]_i_2_n_2 ,\dcto_2_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[5]_i_4_n_0 ,dcto_1[4:3],1'b0}),
        .O({\dcto_2_reg[5]_i_2_n_4 ,\dcto_2_reg[5]_i_2_n_5 ,\NLW_dcto_2_reg[5]_i_2_O_UNCONNECTED [1:0]}),
        .S({\dcto_2[5]_i_5_n_0 ,\dcto_2[5]_i_6_n_0 ,\dcto_2[5]_i_7_n_0 ,dcto_1[2]}));
  CARRY4 \dcto_2_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\dcto_2_reg[5]_i_3_n_0 ,\dcto_2_reg[5]_i_3_n_1 ,\dcto_2_reg[5]_i_3_n_2 ,\dcto_2_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[5]_i_8_n_0 ,1'b0,dcto_1[3],1'b0}),
        .O({\dcto_2_reg[5]_i_3_n_4 ,\dcto_2_reg[5]_i_3_n_5 ,\NLW_dcto_2_reg[5]_i_3_O_UNCONNECTED [1:0]}),
        .S({\dcto_2[5]_i_9_n_0 ,dcto_1[4:2]}));
  FDCE \dcto_2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[6]_i_1_n_0 ),
        .Q(dcto_2[6]));
  FDCE \dcto_2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[7]_i_1_n_0 ),
        .Q(dcto_2[7]));
  FDCE \dcto_2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[8]_i_1_n_0 ),
        .Q(dcto_2[8]));
  FDCE \dcto_2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[9]_i_1_n_0 ),
        .Q(dcto_2[9]));
  CARRY4 \dcto_2_reg[9]_i_2 
       (.CI(\dcto_2_reg[5]_i_2_n_0 ),
        .CO({\dcto_2_reg[9]_i_2_n_0 ,\dcto_2_reg[9]_i_2_n_1 ,\dcto_2_reg[9]_i_2_n_2 ,\dcto_2_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[9]_i_4_n_0 ,\dcto_2[9]_i_5_n_0 ,\dcto_2[9]_i_6_n_0 ,\dcto_2[9]_i_7_n_0 }),
        .O({\dcto_2_reg[9]_i_2_n_4 ,\dcto_2_reg[9]_i_2_n_5 ,\dcto_2_reg[9]_i_2_n_6 ,\dcto_2_reg[9]_i_2_n_7 }),
        .S({\dcto_2[9]_i_8_n_0 ,\dcto_2[9]_i_9_n_0 ,\dcto_2[9]_i_10_n_0 ,\dcto_2[9]_i_11_n_0 }));
  CARRY4 \dcto_2_reg[9]_i_3 
       (.CI(\dcto_2_reg[5]_i_3_n_0 ),
        .CO({\dcto_2_reg[9]_i_3_n_0 ,\dcto_2_reg[9]_i_3_n_1 ,\dcto_2_reg[9]_i_3_n_2 ,\dcto_2_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[9]_i_12_n_0 ,\dcto_2[9]_i_13_n_0 ,\dcto_2[9]_i_14_n_0 ,\dcto_2[9]_i_15_n_0 }),
        .O({\dcto_2_reg[9]_i_3_n_4 ,\dcto_2_reg[9]_i_3_n_5 ,\dcto_2_reg[9]_i_3_n_6 ,\dcto_2_reg[9]_i_3_n_7 }),
        .S({\dcto_2[9]_i_16_n_0 ,\dcto_2[9]_i_17_n_0 ,\dcto_2[9]_i_18_n_0 ,\dcto_2[9]_i_19_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[10]_i_1 
       (.I0(\dcto_3_reg[11]_i_2_n_5 ),
        .I1(\dcto_3_reg[11]_i_3_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[11]_i_1 
       (.I0(\dcto_3_reg[11]_i_2_n_4 ),
        .I1(\dcto_3_reg[11]_i_3_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[11]_i_1_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_10 
       (.I0(\romodatao_d2_reg[5]_11 [4]),
        .I1(\romodatao_d2_reg[6]_13 [3]),
        .I2(dcto_2[9]),
        .I3(\dcto_3[11]_i_6_n_0 ),
        .O(\dcto_3[11]_i_10_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_11 
       (.I0(\romodatao_d2_reg[5]_11 [3]),
        .I1(\romodatao_d2_reg[6]_13 [2]),
        .I2(dcto_2[8]),
        .I3(\dcto_3[11]_i_7_n_0 ),
        .O(\dcto_3[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_12 
       (.I0(\romedatao_d2_reg[5]_18 [5]),
        .I1(\romedatao_d2_reg[6]_20 [4]),
        .I2(dcto_2[10]),
        .O(\dcto_3[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_13 
       (.I0(\romedatao_d2_reg[5]_18 [4]),
        .I1(\romedatao_d2_reg[6]_20 [3]),
        .I2(dcto_2[9]),
        .O(\dcto_3[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_14 
       (.I0(\romedatao_d2_reg[5]_18 [3]),
        .I1(\romedatao_d2_reg[6]_20 [2]),
        .I2(dcto_2[8]),
        .O(\dcto_3[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_3[11]_i_15 
       (.I0(\romedatao_d2_reg[5]_18 [2]),
        .I1(dcto_2[7]),
        .O(\dcto_3[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_16 
       (.I0(\romedatao_d2_reg[5]_18 [6]),
        .I1(\romedatao_d2_reg[6]_20 [5]),
        .I2(dcto_2[11]),
        .I3(\dcto_3[11]_i_12_n_0 ),
        .O(\dcto_3[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_17 
       (.I0(\romedatao_d2_reg[5]_18 [5]),
        .I1(\romedatao_d2_reg[6]_20 [4]),
        .I2(dcto_2[10]),
        .I3(\dcto_3[11]_i_13_n_0 ),
        .O(\dcto_3[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_18 
       (.I0(\romedatao_d2_reg[5]_18 [4]),
        .I1(\romedatao_d2_reg[6]_20 [3]),
        .I2(dcto_2[9]),
        .I3(\dcto_3[11]_i_14_n_0 ),
        .O(\dcto_3[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_19 
       (.I0(\romedatao_d2_reg[5]_18 [3]),
        .I1(\romedatao_d2_reg[6]_20 [2]),
        .I2(dcto_2[8]),
        .I3(\dcto_3[11]_i_15_n_0 ),
        .O(\dcto_3[11]_i_19_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_4 
       (.I0(\romodatao_d2_reg[5]_11 [5]),
        .I1(\romodatao_d2_reg[6]_13 [4]),
        .I2(dcto_2[10]),
        .O(\dcto_3[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_5 
       (.I0(\romodatao_d2_reg[5]_11 [4]),
        .I1(\romodatao_d2_reg[6]_13 [3]),
        .I2(dcto_2[9]),
        .O(\dcto_3[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_6 
       (.I0(\romodatao_d2_reg[5]_11 [3]),
        .I1(\romodatao_d2_reg[6]_13 [2]),
        .I2(dcto_2[8]),
        .O(\dcto_3[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_7 
       (.I0(\romodatao_d2_reg[5]_11 [2]),
        .I1(\romodatao_d2_reg[6]_13 [1]),
        .I2(dcto_2[7]),
        .O(\dcto_3[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_8 
       (.I0(\romodatao_d2_reg[5]_11 [6]),
        .I1(\romodatao_d2_reg[6]_13 [5]),
        .I2(dcto_2[11]),
        .I3(\dcto_3[11]_i_4_n_0 ),
        .O(\dcto_3[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_9 
       (.I0(\romodatao_d2_reg[5]_11 [5]),
        .I1(\romodatao_d2_reg[6]_13 [4]),
        .I2(dcto_2[10]),
        .I3(\dcto_3[11]_i_5_n_0 ),
        .O(\dcto_3[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[12]_i_1 
       (.I0(\dcto_3_reg[15]_i_2_n_7 ),
        .I1(\dcto_3_reg[15]_i_3_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[13]_i_1 
       (.I0(\dcto_3_reg[15]_i_2_n_6 ),
        .I1(\dcto_3_reg[15]_i_3_n_6 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[14]_i_1 
       (.I0(\dcto_3_reg[15]_i_2_n_5 ),
        .I1(\dcto_3_reg[15]_i_3_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[15]_i_1 
       (.I0(\dcto_3_reg[15]_i_2_n_4 ),
        .I1(\dcto_3_reg[15]_i_3_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[15]_i_1_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_10 
       (.I0(\romodatao_d2_reg[5]_11 [8]),
        .I1(\romodatao_d2_reg[6]_13 [7]),
        .I2(dcto_2[13]),
        .I3(\dcto_3[15]_i_6_n_0 ),
        .O(\dcto_3[15]_i_10_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_11 
       (.I0(\romodatao_d2_reg[5]_11 [7]),
        .I1(\romodatao_d2_reg[6]_13 [6]),
        .I2(dcto_2[12]),
        .I3(\dcto_3[15]_i_7_n_0 ),
        .O(\dcto_3[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_12 
       (.I0(\romedatao_d2_reg[5]_18 [9]),
        .I1(\romedatao_d2_reg[6]_20 [8]),
        .I2(dcto_2[14]),
        .O(\dcto_3[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_13 
       (.I0(\romedatao_d2_reg[5]_18 [8]),
        .I1(\romedatao_d2_reg[6]_20 [7]),
        .I2(dcto_2[13]),
        .O(\dcto_3[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_14 
       (.I0(\romedatao_d2_reg[5]_18 [7]),
        .I1(\romedatao_d2_reg[6]_20 [6]),
        .I2(dcto_2[12]),
        .O(\dcto_3[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_15 
       (.I0(\romedatao_d2_reg[5]_18 [6]),
        .I1(\romedatao_d2_reg[6]_20 [5]),
        .I2(dcto_2[11]),
        .O(\dcto_3[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_16 
       (.I0(\romedatao_d2_reg[5]_18 [10]),
        .I1(\romedatao_d2_reg[6]_20 [9]),
        .I2(dcto_2[15]),
        .I3(\dcto_3[15]_i_12_n_0 ),
        .O(\dcto_3[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_17 
       (.I0(\romedatao_d2_reg[5]_18 [9]),
        .I1(\romedatao_d2_reg[6]_20 [8]),
        .I2(dcto_2[14]),
        .I3(\dcto_3[15]_i_13_n_0 ),
        .O(\dcto_3[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_18 
       (.I0(\romedatao_d2_reg[5]_18 [8]),
        .I1(\romedatao_d2_reg[6]_20 [7]),
        .I2(dcto_2[13]),
        .I3(\dcto_3[15]_i_14_n_0 ),
        .O(\dcto_3[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_19 
       (.I0(\romedatao_d2_reg[5]_18 [7]),
        .I1(\romedatao_d2_reg[6]_20 [6]),
        .I2(dcto_2[12]),
        .I3(\dcto_3[15]_i_15_n_0 ),
        .O(\dcto_3[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_4 
       (.I0(\romodatao_d2_reg[5]_11 [9]),
        .I1(\romodatao_d2_reg[6]_13 [8]),
        .I2(dcto_2[14]),
        .O(\dcto_3[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_5 
       (.I0(\romodatao_d2_reg[5]_11 [8]),
        .I1(\romodatao_d2_reg[6]_13 [7]),
        .I2(dcto_2[13]),
        .O(\dcto_3[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_6 
       (.I0(\romodatao_d2_reg[5]_11 [7]),
        .I1(\romodatao_d2_reg[6]_13 [6]),
        .I2(dcto_2[12]),
        .O(\dcto_3[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_7 
       (.I0(\romodatao_d2_reg[5]_11 [6]),
        .I1(\romodatao_d2_reg[6]_13 [5]),
        .I2(dcto_2[11]),
        .O(\dcto_3[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_8 
       (.I0(\romodatao_d2_reg[5]_11 [10]),
        .I1(\romodatao_d2_reg[6]_13 [9]),
        .I2(dcto_2[15]),
        .I3(\dcto_3[15]_i_4_n_0 ),
        .O(\dcto_3[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_9 
       (.I0(\romodatao_d2_reg[5]_11 [9]),
        .I1(\romodatao_d2_reg[6]_13 [8]),
        .I2(dcto_2[14]),
        .I3(\dcto_3[15]_i_5_n_0 ),
        .O(\dcto_3[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[16]_i_1 
       (.I0(\dcto_3_reg[19]_i_2_n_7 ),
        .I1(\dcto_3_reg[19]_i_3_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[17]_i_1 
       (.I0(\dcto_3_reg[19]_i_2_n_6 ),
        .I1(\dcto_3_reg[19]_i_3_n_6 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[18]_i_1 
       (.I0(\dcto_3_reg[19]_i_2_n_5 ),
        .I1(\dcto_3_reg[19]_i_3_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[19]_i_1 
       (.I0(\dcto_3_reg[19]_i_2_n_4 ),
        .I1(\dcto_3_reg[19]_i_3_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_10 
       (.I0(\dcto_3[19]_i_6_n_0 ),
        .I1(\romodatao_d2_reg[6]_13 [11]),
        .I2(\romodatao_d2_reg[5]_11 [12]),
        .I3(dcto_2[17]),
        .O(\dcto_3[19]_i_10_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_11 
       (.I0(\romodatao_d2_reg[5]_11 [11]),
        .I1(\romodatao_d2_reg[6]_13 [10]),
        .I2(dcto_2[16]),
        .I3(\dcto_3[19]_i_7_n_0 ),
        .O(\dcto_3[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_3[19]_i_12 
       (.I0(dcto_2[18]),
        .I1(\romedatao_d2_reg[5]_18 [13]),
        .I2(\romedatao_d2_reg[6]_20 [12]),
        .O(\dcto_3[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[19]_i_13 
       (.I0(\romedatao_d2_reg[5]_18 [13]),
        .I1(\romedatao_d2_reg[6]_20 [12]),
        .I2(dcto_2[18]),
        .O(\dcto_3[19]_i_13_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_14 
       (.I0(\romedatao_d2_reg[5]_18 [11]),
        .I1(\romedatao_d2_reg[6]_20 [10]),
        .I2(dcto_2[16]),
        .O(\dcto_3[19]_i_14_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_15 
       (.I0(\romedatao_d2_reg[5]_18 [10]),
        .I1(\romedatao_d2_reg[6]_20 [9]),
        .I2(dcto_2[15]),
        .O(\dcto_3[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \dcto_3[19]_i_16 
       (.I0(dcto_2[18]),
        .I1(dcto_2[21]),
        .I2(\romedatao_d2_reg[6]_20 [13]),
        .I3(\romedatao_d2_reg[6]_20 [12]),
        .I4(\romedatao_d2_reg[5]_18 [13]),
        .O(\dcto_3[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_3[19]_i_17 
       (.I0(dcto_2[18]),
        .I1(\romedatao_d2_reg[6]_20 [12]),
        .I2(\romedatao_d2_reg[5]_18 [13]),
        .I3(dcto_2[17]),
        .I4(\romedatao_d2_reg[6]_20 [11]),
        .I5(\romedatao_d2_reg[5]_18 [12]),
        .O(\dcto_3[19]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_18 
       (.I0(\dcto_3[19]_i_14_n_0 ),
        .I1(\romedatao_d2_reg[6]_20 [11]),
        .I2(\romedatao_d2_reg[5]_18 [12]),
        .I3(dcto_2[17]),
        .O(\dcto_3[19]_i_18_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_19 
       (.I0(\romedatao_d2_reg[5]_18 [11]),
        .I1(\romedatao_d2_reg[6]_20 [10]),
        .I2(dcto_2[16]),
        .I3(\dcto_3[19]_i_15_n_0 ),
        .O(\dcto_3[19]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_3[19]_i_4 
       (.I0(dcto_2[18]),
        .I1(\romodatao_d2_reg[5]_11 [13]),
        .I2(\romodatao_d2_reg[6]_13 [12]),
        .O(\dcto_3[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[19]_i_5 
       (.I0(\romodatao_d2_reg[5]_11 [13]),
        .I1(\romodatao_d2_reg[6]_13 [12]),
        .I2(dcto_2[18]),
        .O(\dcto_3[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_6 
       (.I0(\romodatao_d2_reg[5]_11 [11]),
        .I1(\romodatao_d2_reg[6]_13 [10]),
        .I2(dcto_2[16]),
        .O(\dcto_3[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_7 
       (.I0(\romodatao_d2_reg[5]_11 [10]),
        .I1(\romodatao_d2_reg[6]_13 [9]),
        .I2(dcto_2[15]),
        .O(\dcto_3[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \dcto_3[19]_i_8 
       (.I0(dcto_2[18]),
        .I1(dcto_2[21]),
        .I2(\romodatao_d2_reg[6]_13 [13]),
        .I3(\romodatao_d2_reg[6]_13 [12]),
        .I4(\romodatao_d2_reg[5]_11 [13]),
        .O(\dcto_3[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_3[19]_i_9 
       (.I0(dcto_2[18]),
        .I1(\romodatao_d2_reg[6]_13 [12]),
        .I2(\romodatao_d2_reg[5]_11 [13]),
        .I3(dcto_2[17]),
        .I4(\romodatao_d2_reg[6]_13 [11]),
        .I5(\romodatao_d2_reg[5]_11 [12]),
        .O(\dcto_3[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[20]_i_1 
       (.I0(\dcto_3_reg[21]_i_2_n_7 ),
        .I1(\dcto_3_reg[21]_i_3_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_3[21]_i_1 
       (.I0(\dcto_3_reg[21]_i_2_n_2 ),
        .I1(\dcto_3_reg[21]_i_3_n_2 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_3[21]_i_4 
       (.I0(\romodatao_d2_reg[6]_13 [13]),
        .I1(dcto_2[21]),
        .I2(\romodatao_d2_reg[5]_11 [13]),
        .I3(\romodatao_d2_reg[6]_13 [12]),
        .O(\dcto_3[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_3[21]_i_5 
       (.I0(\romodatao_d2_reg[6]_13 [12]),
        .I1(\romodatao_d2_reg[5]_11 [13]),
        .I2(\romodatao_d2_reg[6]_13 [13]),
        .I3(dcto_2[21]),
        .O(\dcto_3[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_3[21]_i_6 
       (.I0(\romedatao_d2_reg[6]_20 [13]),
        .I1(dcto_2[21]),
        .I2(\romedatao_d2_reg[5]_18 [13]),
        .I3(\romedatao_d2_reg[6]_20 [12]),
        .O(\dcto_3[21]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_3[21]_i_7 
       (.I0(\romedatao_d2_reg[6]_20 [12]),
        .I1(\romedatao_d2_reg[5]_18 [13]),
        .I2(\romedatao_d2_reg[6]_20 [13]),
        .I3(dcto_2[21]),
        .O(\dcto_3[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[6]_i_1 
       (.I0(\dcto_3_reg[7]_i_2_n_5 ),
        .I1(\dcto_3_reg[7]_i_3_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[7]_i_1 
       (.I0(\dcto_3_reg[7]_i_2_n_4 ),
        .I1(\dcto_3_reg[7]_i_3_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[7]_i_4 
       (.I0(dcto_2[7]),
        .I1(\romodatao_d2_reg[5]_11 [2]),
        .I2(\romodatao_d2_reg[6]_13 [1]),
        .O(\dcto_3[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_3[7]_i_5 
       (.I0(\romodatao_d2_reg[5]_11 [2]),
        .I1(\romodatao_d2_reg[6]_13 [1]),
        .I2(dcto_2[7]),
        .I3(\romodatao_d2_reg[6]_13 [0]),
        .I4(\romodatao_d2_reg[5]_11 [1]),
        .O(\dcto_3[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[7]_i_6 
       (.I0(\romodatao_d2_reg[5]_11 [1]),
        .I1(\romodatao_d2_reg[6]_13 [0]),
        .I2(dcto_2[6]),
        .O(\dcto_3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_3[7]_i_7 
       (.I0(dcto_2[5]),
        .I1(\romodatao_d2_reg[5]_11 [0]),
        .O(\dcto_3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_3[7]_i_8 
       (.I0(dcto_2[7]),
        .I1(\romedatao_d2_reg[5]_18 [2]),
        .O(\dcto_3[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_3[7]_i_9 
       (.I0(\romedatao_d2_reg[5]_18 [2]),
        .I1(dcto_2[7]),
        .O(\dcto_3[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[8]_i_1 
       (.I0(\dcto_3_reg[11]_i_2_n_7 ),
        .I1(\dcto_3_reg[11]_i_3_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[9]_i_1 
       (.I0(\dcto_3_reg[11]_i_2_n_6 ),
        .I1(\dcto_3_reg[11]_i_3_n_6 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[9]_i_1_n_0 ));
  FDCE \dcto_3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[10]_i_1_n_0 ),
        .Q(dcto_3[10]));
  FDCE \dcto_3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[11]_i_1_n_0 ),
        .Q(dcto_3[11]));
  CARRY4 \dcto_3_reg[11]_i_2 
       (.CI(\dcto_3_reg[7]_i_2_n_0 ),
        .CO({\dcto_3_reg[11]_i_2_n_0 ,\dcto_3_reg[11]_i_2_n_1 ,\dcto_3_reg[11]_i_2_n_2 ,\dcto_3_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[11]_i_4_n_0 ,\dcto_3[11]_i_5_n_0 ,\dcto_3[11]_i_6_n_0 ,\dcto_3[11]_i_7_n_0 }),
        .O({\dcto_3_reg[11]_i_2_n_4 ,\dcto_3_reg[11]_i_2_n_5 ,\dcto_3_reg[11]_i_2_n_6 ,\dcto_3_reg[11]_i_2_n_7 }),
        .S({\dcto_3[11]_i_8_n_0 ,\dcto_3[11]_i_9_n_0 ,\dcto_3[11]_i_10_n_0 ,\dcto_3[11]_i_11_n_0 }));
  CARRY4 \dcto_3_reg[11]_i_3 
       (.CI(\dcto_3_reg[7]_i_3_n_0 ),
        .CO({\dcto_3_reg[11]_i_3_n_0 ,\dcto_3_reg[11]_i_3_n_1 ,\dcto_3_reg[11]_i_3_n_2 ,\dcto_3_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[11]_i_12_n_0 ,\dcto_3[11]_i_13_n_0 ,\dcto_3[11]_i_14_n_0 ,\dcto_3[11]_i_15_n_0 }),
        .O({\dcto_3_reg[11]_i_3_n_4 ,\dcto_3_reg[11]_i_3_n_5 ,\dcto_3_reg[11]_i_3_n_6 ,\dcto_3_reg[11]_i_3_n_7 }),
        .S({\dcto_3[11]_i_16_n_0 ,\dcto_3[11]_i_17_n_0 ,\dcto_3[11]_i_18_n_0 ,\dcto_3[11]_i_19_n_0 }));
  FDCE \dcto_3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[12]_i_1_n_0 ),
        .Q(dcto_3[12]));
  FDCE \dcto_3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[13]_i_1_n_0 ),
        .Q(dcto_3[13]));
  FDCE \dcto_3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[14]_i_1_n_0 ),
        .Q(dcto_3[14]));
  FDCE \dcto_3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[15]_i_1_n_0 ),
        .Q(dcto_3[15]));
  CARRY4 \dcto_3_reg[15]_i_2 
       (.CI(\dcto_3_reg[11]_i_2_n_0 ),
        .CO({\dcto_3_reg[15]_i_2_n_0 ,\dcto_3_reg[15]_i_2_n_1 ,\dcto_3_reg[15]_i_2_n_2 ,\dcto_3_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[15]_i_4_n_0 ,\dcto_3[15]_i_5_n_0 ,\dcto_3[15]_i_6_n_0 ,\dcto_3[15]_i_7_n_0 }),
        .O({\dcto_3_reg[15]_i_2_n_4 ,\dcto_3_reg[15]_i_2_n_5 ,\dcto_3_reg[15]_i_2_n_6 ,\dcto_3_reg[15]_i_2_n_7 }),
        .S({\dcto_3[15]_i_8_n_0 ,\dcto_3[15]_i_9_n_0 ,\dcto_3[15]_i_10_n_0 ,\dcto_3[15]_i_11_n_0 }));
  CARRY4 \dcto_3_reg[15]_i_3 
       (.CI(\dcto_3_reg[11]_i_3_n_0 ),
        .CO({\dcto_3_reg[15]_i_3_n_0 ,\dcto_3_reg[15]_i_3_n_1 ,\dcto_3_reg[15]_i_3_n_2 ,\dcto_3_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[15]_i_12_n_0 ,\dcto_3[15]_i_13_n_0 ,\dcto_3[15]_i_14_n_0 ,\dcto_3[15]_i_15_n_0 }),
        .O({\dcto_3_reg[15]_i_3_n_4 ,\dcto_3_reg[15]_i_3_n_5 ,\dcto_3_reg[15]_i_3_n_6 ,\dcto_3_reg[15]_i_3_n_7 }),
        .S({\dcto_3[15]_i_16_n_0 ,\dcto_3[15]_i_17_n_0 ,\dcto_3[15]_i_18_n_0 ,\dcto_3[15]_i_19_n_0 }));
  FDCE \dcto_3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[16]_i_1_n_0 ),
        .Q(dcto_3[16]));
  FDCE \dcto_3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[17]_i_1_n_0 ),
        .Q(dcto_3[17]));
  FDCE \dcto_3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[18]_i_1_n_0 ),
        .Q(dcto_3[18]));
  FDCE \dcto_3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[19]_i_1_n_0 ),
        .Q(dcto_3[19]));
  CARRY4 \dcto_3_reg[19]_i_2 
       (.CI(\dcto_3_reg[15]_i_2_n_0 ),
        .CO({\dcto_3_reg[19]_i_2_n_0 ,\dcto_3_reg[19]_i_2_n_1 ,\dcto_3_reg[19]_i_2_n_2 ,\dcto_3_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[19]_i_4_n_0 ,\dcto_3[19]_i_5_n_0 ,\dcto_3[19]_i_6_n_0 ,\dcto_3[19]_i_7_n_0 }),
        .O({\dcto_3_reg[19]_i_2_n_4 ,\dcto_3_reg[19]_i_2_n_5 ,\dcto_3_reg[19]_i_2_n_6 ,\dcto_3_reg[19]_i_2_n_7 }),
        .S({\dcto_3[19]_i_8_n_0 ,\dcto_3[19]_i_9_n_0 ,\dcto_3[19]_i_10_n_0 ,\dcto_3[19]_i_11_n_0 }));
  CARRY4 \dcto_3_reg[19]_i_3 
       (.CI(\dcto_3_reg[15]_i_3_n_0 ),
        .CO({\dcto_3_reg[19]_i_3_n_0 ,\dcto_3_reg[19]_i_3_n_1 ,\dcto_3_reg[19]_i_3_n_2 ,\dcto_3_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[19]_i_12_n_0 ,\dcto_3[19]_i_13_n_0 ,\dcto_3[19]_i_14_n_0 ,\dcto_3[19]_i_15_n_0 }),
        .O({\dcto_3_reg[19]_i_3_n_4 ,\dcto_3_reg[19]_i_3_n_5 ,\dcto_3_reg[19]_i_3_n_6 ,\dcto_3_reg[19]_i_3_n_7 }),
        .S({\dcto_3[19]_i_16_n_0 ,\dcto_3[19]_i_17_n_0 ,\dcto_3[19]_i_18_n_0 ,\dcto_3[19]_i_19_n_0 }));
  FDCE \dcto_3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[20]_i_1_n_0 ),
        .Q(dcto_3[20]));
  FDCE \dcto_3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[21]_i_1_n_0 ),
        .Q(dcto_3[21]));
  CARRY4 \dcto_3_reg[21]_i_2 
       (.CI(\dcto_3_reg[19]_i_2_n_0 ),
        .CO({\NLW_dcto_3_reg[21]_i_2_CO_UNCONNECTED [3:2],\dcto_3_reg[21]_i_2_n_2 ,\NLW_dcto_3_reg[21]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_3[21]_i_4_n_0 }),
        .O({\NLW_dcto_3_reg[21]_i_2_O_UNCONNECTED [3:1],\dcto_3_reg[21]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_3[21]_i_5_n_0 }));
  CARRY4 \dcto_3_reg[21]_i_3 
       (.CI(\dcto_3_reg[19]_i_3_n_0 ),
        .CO({\NLW_dcto_3_reg[21]_i_3_CO_UNCONNECTED [3:2],\dcto_3_reg[21]_i_3_n_2 ,\NLW_dcto_3_reg[21]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_3[21]_i_6_n_0 }),
        .O({\NLW_dcto_3_reg[21]_i_3_O_UNCONNECTED [3:1],\dcto_3_reg[21]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_3[21]_i_7_n_0 }));
  FDCE \dcto_3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[6]_i_1_n_0 ),
        .Q(dcto_3[6]));
  FDCE \dcto_3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[7]_i_1_n_0 ),
        .Q(dcto_3[7]));
  CARRY4 \dcto_3_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\dcto_3_reg[7]_i_2_n_0 ,\dcto_3_reg[7]_i_2_n_1 ,\dcto_3_reg[7]_i_2_n_2 ,\dcto_3_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[7]_i_4_n_0 ,dcto_2[6:5],1'b0}),
        .O({\dcto_3_reg[7]_i_2_n_4 ,\dcto_3_reg[7]_i_2_n_5 ,\NLW_dcto_3_reg[7]_i_2_O_UNCONNECTED [1:0]}),
        .S({\dcto_3[7]_i_5_n_0 ,\dcto_3[7]_i_6_n_0 ,\dcto_3[7]_i_7_n_0 ,dcto_2[4]}));
  CARRY4 \dcto_3_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\dcto_3_reg[7]_i_3_n_0 ,\dcto_3_reg[7]_i_3_n_1 ,\dcto_3_reg[7]_i_3_n_2 ,\dcto_3_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[7]_i_8_n_0 ,1'b0,dcto_2[5],1'b0}),
        .O({\dcto_3_reg[7]_i_3_n_4 ,\dcto_3_reg[7]_i_3_n_5 ,\NLW_dcto_3_reg[7]_i_3_O_UNCONNECTED [1:0]}),
        .S({\dcto_3[7]_i_9_n_0 ,dcto_2[6:4]}));
  FDCE \dcto_3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[8]_i_1_n_0 ),
        .Q(dcto_3[8]));
  FDCE \dcto_3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[9]_i_1_n_0 ),
        .Q(dcto_3[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[10]_i_1 
       (.I0(\dcto_4_reg[13]_i_2_n_7 ),
        .I1(\dcto_4_reg[13]_i_3_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[11]_i_1 
       (.I0(\dcto_4_reg[13]_i_2_n_6 ),
        .I1(\dcto_4_reg[13]_i_3_n_6 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[12]_i_1 
       (.I0(\dcto_4_reg[13]_i_2_n_5 ),
        .I1(\dcto_4_reg[13]_i_3_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[13]_i_1 
       (.I0(\dcto_4_reg[13]_i_2_n_4 ),
        .I1(\dcto_4_reg[13]_i_3_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[13]_i_1_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_10 
       (.I0(\romodatao_d3_reg[8]_9 [4]),
        .I1(\romodatao_d3_reg[7]_6 [5]),
        .I2(dcto_3[12]),
        .I3(\dcto_4[13]_i_6_n_0 ),
        .O(\dcto_4[13]_i_10_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_11 
       (.I0(\romodatao_d3_reg[8]_9 [3]),
        .I1(\romodatao_d3_reg[7]_6 [4]),
        .I2(dcto_3[11]),
        .I3(\dcto_4[13]_i_7_n_0 ),
        .O(\dcto_4[13]_i_11_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_12 
       (.I0(\romodatao_d3_reg[8]_9 [2]),
        .I1(\romodatao_d3_reg[7]_6 [3]),
        .I2(dcto_3[10]),
        .I3(\dcto_4[13]_i_8_n_0 ),
        .O(\dcto_4[13]_i_12_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_14 
       (.I0(\romedatao_d3_reg[8]_26 [4]),
        .I1(\romedatao_d3_reg[7]_23 [5]),
        .I2(dcto_3[12]),
        .O(\dcto_4[13]_i_14_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_15 
       (.I0(\romedatao_d3_reg[8]_26 [3]),
        .I1(\romedatao_d3_reg[7]_23 [4]),
        .I2(dcto_3[11]),
        .O(\dcto_4[13]_i_15_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_16 
       (.I0(\romedatao_d3_reg[8]_26 [2]),
        .I1(\romedatao_d3_reg[7]_23 [3]),
        .I2(dcto_3[10]),
        .O(\dcto_4[13]_i_16_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dcto_4[13]_i_17__0 
       (.I0(\romedatao_d3_reg[7]_23 [2]),
        .I1(dcto_3[9]),
        .O(\dcto_4[13]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_18 
       (.I0(\romedatao_d3_reg[8]_26 [5]),
        .I1(\romedatao_d3_reg[7]_23 [6]),
        .I2(dcto_3[13]),
        .I3(\dcto_4[13]_i_14_n_0 ),
        .O(\dcto_4[13]_i_18_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_19 
       (.I0(\romedatao_d3_reg[8]_26 [4]),
        .I1(\romedatao_d3_reg[7]_23 [5]),
        .I2(dcto_3[12]),
        .I3(\dcto_4[13]_i_15_n_0 ),
        .O(\dcto_4[13]_i_19_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_20 
       (.I0(\romedatao_d3_reg[8]_26 [3]),
        .I1(\romedatao_d3_reg[7]_23 [4]),
        .I2(dcto_3[11]),
        .I3(\dcto_4[13]_i_16_n_0 ),
        .O(\dcto_4[13]_i_20_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_21 
       (.I0(\romedatao_d3_reg[8]_26 [2]),
        .I1(\romedatao_d3_reg[7]_23 [3]),
        .I2(dcto_3[10]),
        .I3(\dcto_4[13]_i_17__0_n_0 ),
        .O(\dcto_4[13]_i_21_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dcto_4[13]_i_22 
       (.I0(\romodatao_d3_reg[7]_6 [1]),
        .I1(\romodatao_d3_reg[8]_9 [0]),
        .O(\dcto_4[13]_i_22_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_23 
       (.I0(\romodatao_d3_reg[8]_9 [1]),
        .I1(\romodatao_d3_reg[7]_6 [2]),
        .I2(dcto_3[9]),
        .I3(\dcto_4[13]_i_22_n_0 ),
        .O(\dcto_4[13]_i_23_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_4[13]_i_24 
       (.I0(\romodatao_d3_reg[7]_6 [1]),
        .I1(\romodatao_d3_reg[8]_9 [0]),
        .I2(dcto_3[8]),
        .O(\dcto_4[13]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_4[13]_i_25 
       (.I0(dcto_3[7]),
        .I1(\romodatao_d3_reg[7]_6 [0]),
        .O(\dcto_4[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_4[13]_i_26 
       (.I0(\romedatao_d3_reg[7]_23 [2]),
        .I1(dcto_3[9]),
        .O(\dcto_4[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_5 
       (.I0(\romodatao_d3_reg[8]_9 [4]),
        .I1(\romodatao_d3_reg[7]_6 [5]),
        .I2(dcto_3[12]),
        .O(\dcto_4[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_6 
       (.I0(\romodatao_d3_reg[8]_9 [3]),
        .I1(\romodatao_d3_reg[7]_6 [4]),
        .I2(dcto_3[11]),
        .O(\dcto_4[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_7 
       (.I0(\romodatao_d3_reg[8]_9 [2]),
        .I1(\romodatao_d3_reg[7]_6 [3]),
        .I2(dcto_3[10]),
        .O(\dcto_4[13]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[13]_i_8 
       (.I0(\romodatao_d3_reg[8]_9 [1]),
        .I1(\romodatao_d3_reg[7]_6 [2]),
        .I2(dcto_3[9]),
        .O(\dcto_4[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[13]_i_9 
       (.I0(\romodatao_d3_reg[8]_9 [5]),
        .I1(\romodatao_d3_reg[7]_6 [6]),
        .I2(dcto_3[13]),
        .I3(\dcto_4[13]_i_5_n_0 ),
        .O(\dcto_4[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[14]_i_1 
       (.I0(\dcto_4_reg[17]_i_2_n_7 ),
        .I1(\dcto_4_reg[17]_i_3_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[15]_i_1 
       (.I0(\dcto_4_reg[17]_i_2_n_6 ),
        .I1(\dcto_4_reg[17]_i_3_n_6 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[16]_i_1 
       (.I0(\dcto_4_reg[17]_i_2_n_5 ),
        .I1(\dcto_4_reg[17]_i_3_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[17]_i_1 
       (.I0(\dcto_4_reg[17]_i_2_n_4 ),
        .I1(\dcto_4_reg[17]_i_3_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[17]_i_1_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_10 
       (.I0(\romodatao_d3_reg[8]_9 [7]),
        .I1(\romodatao_d3_reg[7]_6 [8]),
        .I2(dcto_3[15]),
        .I3(\dcto_4[17]_i_6_n_0 ),
        .O(\dcto_4[17]_i_10_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_11 
       (.I0(\romodatao_d3_reg[8]_9 [6]),
        .I1(\romodatao_d3_reg[7]_6 [7]),
        .I2(dcto_3[14]),
        .I3(\dcto_4[17]_i_7_n_0 ),
        .O(\dcto_4[17]_i_11_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_12 
       (.I0(\romedatao_d3_reg[8]_26 [8]),
        .I1(\romedatao_d3_reg[7]_23 [9]),
        .I2(dcto_3[16]),
        .O(\dcto_4[17]_i_12_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_13 
       (.I0(\romedatao_d3_reg[8]_26 [7]),
        .I1(\romedatao_d3_reg[7]_23 [8]),
        .I2(dcto_3[15]),
        .O(\dcto_4[17]_i_13_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_14 
       (.I0(\romedatao_d3_reg[8]_26 [6]),
        .I1(\romedatao_d3_reg[7]_23 [7]),
        .I2(dcto_3[14]),
        .O(\dcto_4[17]_i_14_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_15 
       (.I0(\romedatao_d3_reg[8]_26 [5]),
        .I1(\romedatao_d3_reg[7]_23 [6]),
        .I2(dcto_3[13]),
        .O(\dcto_4[17]_i_15_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_16 
       (.I0(\romedatao_d3_reg[8]_26 [9]),
        .I1(\romedatao_d3_reg[7]_23 [10]),
        .I2(dcto_3[17]),
        .I3(\dcto_4[17]_i_12_n_0 ),
        .O(\dcto_4[17]_i_16_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_17 
       (.I0(\romedatao_d3_reg[8]_26 [8]),
        .I1(\romedatao_d3_reg[7]_23 [9]),
        .I2(dcto_3[16]),
        .I3(\dcto_4[17]_i_13_n_0 ),
        .O(\dcto_4[17]_i_17_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_18 
       (.I0(\romedatao_d3_reg[8]_26 [7]),
        .I1(\romedatao_d3_reg[7]_23 [8]),
        .I2(dcto_3[15]),
        .I3(\dcto_4[17]_i_14_n_0 ),
        .O(\dcto_4[17]_i_18_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_19 
       (.I0(\romedatao_d3_reg[8]_26 [6]),
        .I1(\romedatao_d3_reg[7]_23 [7]),
        .I2(dcto_3[14]),
        .I3(\dcto_4[17]_i_15_n_0 ),
        .O(\dcto_4[17]_i_19_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_4 
       (.I0(\romodatao_d3_reg[8]_9 [8]),
        .I1(\romodatao_d3_reg[7]_6 [9]),
        .I2(dcto_3[16]),
        .O(\dcto_4[17]_i_4_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_5 
       (.I0(\romodatao_d3_reg[8]_9 [7]),
        .I1(\romodatao_d3_reg[7]_6 [8]),
        .I2(dcto_3[15]),
        .O(\dcto_4[17]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_6 
       (.I0(\romodatao_d3_reg[8]_9 [6]),
        .I1(\romodatao_d3_reg[7]_6 [7]),
        .I2(dcto_3[14]),
        .O(\dcto_4[17]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[17]_i_7 
       (.I0(\romodatao_d3_reg[8]_9 [5]),
        .I1(\romodatao_d3_reg[7]_6 [6]),
        .I2(dcto_3[13]),
        .O(\dcto_4[17]_i_7_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_8 
       (.I0(\romodatao_d3_reg[8]_9 [9]),
        .I1(\romodatao_d3_reg[7]_6 [10]),
        .I2(dcto_3[17]),
        .I3(\dcto_4[17]_i_4_n_0 ),
        .O(\dcto_4[17]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[17]_i_9 
       (.I0(\romodatao_d3_reg[8]_9 [8]),
        .I1(\romodatao_d3_reg[7]_6 [9]),
        .I2(dcto_3[16]),
        .I3(\dcto_4[17]_i_5_n_0 ),
        .O(\dcto_4[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[18]_i_1 
       (.I0(\dcto_4_reg[21]_i_2_n_7 ),
        .I1(\dcto_4_reg[21]_i_3_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[19]_i_1 
       (.I0(\dcto_4_reg[21]_i_2_n_6 ),
        .I1(\dcto_4_reg[21]_i_3_n_6 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[20]_i_1 
       (.I0(\dcto_4_reg[21]_i_2_n_5 ),
        .I1(\dcto_4_reg[21]_i_3_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[21]_i_1 
       (.I0(\dcto_4_reg[21]_i_2_n_4 ),
        .I1(\dcto_4_reg[21]_i_3_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[21]_i_1_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[21]_i_10 
       (.I0(\romodatao_d3_reg[8]_9 [10]),
        .I1(\romodatao_d3_reg[7]_6 [11]),
        .I2(dcto_3[18]),
        .I3(\dcto_4[21]_i_6_n_0 ),
        .O(\dcto_4[21]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \dcto_4[21]_i_11 
       (.I0(\romedatao_d3_reg[7]_23 [13]),
        .I1(\romedatao_d3_reg[8]_26 [12]),
        .I2(dcto_3[20]),
        .O(\dcto_4[21]_i_11_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[21]_i_12 
       (.I0(\romedatao_d3_reg[8]_26 [10]),
        .I1(\romedatao_d3_reg[7]_23 [11]),
        .I2(dcto_3[18]),
        .O(\dcto_4[21]_i_12_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[21]_i_13 
       (.I0(\romedatao_d3_reg[8]_26 [9]),
        .I1(\romedatao_d3_reg[7]_23 [10]),
        .I2(dcto_3[17]),
        .O(\dcto_4[21]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h96C3C369)) 
    \dcto_4[21]_i_14 
       (.I0(dcto_3[20]),
        .I1(dcto_3[21]),
        .I2(\romedatao_d3_reg[8]_26 [13]),
        .I3(\romedatao_d3_reg[8]_26 [12]),
        .I4(\romedatao_d3_reg[7]_23 [13]),
        .O(\dcto_4[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \dcto_4[21]_i_15 
       (.I0(dcto_3[20]),
        .I1(\romedatao_d3_reg[8]_26 [12]),
        .I2(\romedatao_d3_reg[7]_23 [13]),
        .I3(dcto_3[19]),
        .I4(\romedatao_d3_reg[7]_23 [12]),
        .I5(\romedatao_d3_reg[8]_26 [11]),
        .O(\dcto_4[21]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[21]_i_16 
       (.I0(\dcto_4[21]_i_12_n_0 ),
        .I1(\romedatao_d3_reg[8]_26 [11]),
        .I2(\romedatao_d3_reg[7]_23 [12]),
        .I3(dcto_3[19]),
        .O(\dcto_4[21]_i_16_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[21]_i_17 
       (.I0(\romedatao_d3_reg[8]_26 [10]),
        .I1(\romedatao_d3_reg[7]_23 [11]),
        .I2(dcto_3[18]),
        .I3(\dcto_4[21]_i_13_n_0 ),
        .O(\dcto_4[21]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \dcto_4[21]_i_4 
       (.I0(\romodatao_d3_reg[7]_6 [13]),
        .I1(\romodatao_d3_reg[8]_9 [12]),
        .I2(dcto_3[20]),
        .O(\dcto_4[21]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[21]_i_5 
       (.I0(\romodatao_d3_reg[8]_9 [10]),
        .I1(\romodatao_d3_reg[7]_6 [11]),
        .I2(dcto_3[18]),
        .O(\dcto_4[21]_i_5_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_4[21]_i_6 
       (.I0(\romodatao_d3_reg[8]_9 [9]),
        .I1(\romodatao_d3_reg[7]_6 [10]),
        .I2(dcto_3[17]),
        .O(\dcto_4[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96C3C369)) 
    \dcto_4[21]_i_7 
       (.I0(dcto_3[20]),
        .I1(dcto_3[21]),
        .I2(\romodatao_d3_reg[8]_9 [13]),
        .I3(\romodatao_d3_reg[8]_9 [12]),
        .I4(\romodatao_d3_reg[7]_6 [13]),
        .O(\dcto_4[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \dcto_4[21]_i_8 
       (.I0(dcto_3[20]),
        .I1(\romodatao_d3_reg[8]_9 [12]),
        .I2(\romodatao_d3_reg[7]_6 [13]),
        .I3(dcto_3[19]),
        .I4(\romodatao_d3_reg[7]_6 [12]),
        .I5(\romodatao_d3_reg[8]_9 [11]),
        .O(\dcto_4[21]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_4[21]_i_9 
       (.I0(\dcto_4[21]_i_5_n_0 ),
        .I1(\romodatao_d3_reg[8]_9 [11]),
        .I2(\romodatao_d3_reg[7]_6 [12]),
        .I3(dcto_3[19]),
        .O(\dcto_4[21]_i_9_n_0 ));
  FDCE \dcto_4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[10]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[10] ));
  FDCE \dcto_4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[11]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[11] ));
  FDCE \dcto_4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[12]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[12] ));
  FDCE \dcto_4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[13]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[13] ));
  CARRY4 \dcto_4_reg[13]_i_13 
       (.CI(1'b0),
        .CO({\dcto_4_reg[13]_i_13_n_0 ,\dcto_4_reg[13]_i_13_n_1 ,\dcto_4_reg[13]_i_13_n_2 ,\dcto_4_reg[13]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,dcto_3[7],1'b0}),
        .O(\NLW_dcto_4_reg[13]_i_13_O_UNCONNECTED [3:0]),
        .S({\dcto_4[13]_i_26_n_0 ,dcto_3[8:6]}));
  CARRY4 \dcto_4_reg[13]_i_2 
       (.CI(\dcto_4_reg[13]_i_4_n_0 ),
        .CO({\dcto_4_reg[13]_i_2_n_0 ,\dcto_4_reg[13]_i_2_n_1 ,\dcto_4_reg[13]_i_2_n_2 ,\dcto_4_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[13]_i_5_n_0 ,\dcto_4[13]_i_6_n_0 ,\dcto_4[13]_i_7_n_0 ,\dcto_4[13]_i_8_n_0 }),
        .O({\dcto_4_reg[13]_i_2_n_4 ,\dcto_4_reg[13]_i_2_n_5 ,\dcto_4_reg[13]_i_2_n_6 ,\dcto_4_reg[13]_i_2_n_7 }),
        .S({\dcto_4[13]_i_9_n_0 ,\dcto_4[13]_i_10_n_0 ,\dcto_4[13]_i_11_n_0 ,\dcto_4[13]_i_12_n_0 }));
  CARRY4 \dcto_4_reg[13]_i_3 
       (.CI(\dcto_4_reg[13]_i_13_n_0 ),
        .CO({\dcto_4_reg[13]_i_3_n_0 ,\dcto_4_reg[13]_i_3_n_1 ,\dcto_4_reg[13]_i_3_n_2 ,\dcto_4_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[13]_i_14_n_0 ,\dcto_4[13]_i_15_n_0 ,\dcto_4[13]_i_16_n_0 ,\dcto_4[13]_i_17__0_n_0 }),
        .O({\dcto_4_reg[13]_i_3_n_4 ,\dcto_4_reg[13]_i_3_n_5 ,\dcto_4_reg[13]_i_3_n_6 ,\dcto_4_reg[13]_i_3_n_7 }),
        .S({\dcto_4[13]_i_18_n_0 ,\dcto_4[13]_i_19_n_0 ,\dcto_4[13]_i_20_n_0 ,\dcto_4[13]_i_21_n_0 }));
  CARRY4 \dcto_4_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\dcto_4_reg[13]_i_4_n_0 ,\dcto_4_reg[13]_i_4_n_1 ,\dcto_4_reg[13]_i_4_n_2 ,\dcto_4_reg[13]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[13]_i_22_n_0 ,dcto_3[8:7],1'b0}),
        .O(\NLW_dcto_4_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\dcto_4[13]_i_23_n_0 ,\dcto_4[13]_i_24_n_0 ,\dcto_4[13]_i_25_n_0 ,dcto_3[6]}));
  FDCE \dcto_4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[14]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[14] ));
  FDCE \dcto_4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[15]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[15] ));
  FDCE \dcto_4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[16]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[16] ));
  FDCE \dcto_4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[17]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[17] ));
  CARRY4 \dcto_4_reg[17]_i_2 
       (.CI(\dcto_4_reg[13]_i_2_n_0 ),
        .CO({\dcto_4_reg[17]_i_2_n_0 ,\dcto_4_reg[17]_i_2_n_1 ,\dcto_4_reg[17]_i_2_n_2 ,\dcto_4_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[17]_i_4_n_0 ,\dcto_4[17]_i_5_n_0 ,\dcto_4[17]_i_6_n_0 ,\dcto_4[17]_i_7_n_0 }),
        .O({\dcto_4_reg[17]_i_2_n_4 ,\dcto_4_reg[17]_i_2_n_5 ,\dcto_4_reg[17]_i_2_n_6 ,\dcto_4_reg[17]_i_2_n_7 }),
        .S({\dcto_4[17]_i_8_n_0 ,\dcto_4[17]_i_9_n_0 ,\dcto_4[17]_i_10_n_0 ,\dcto_4[17]_i_11_n_0 }));
  CARRY4 \dcto_4_reg[17]_i_3 
       (.CI(\dcto_4_reg[13]_i_3_n_0 ),
        .CO({\dcto_4_reg[17]_i_3_n_0 ,\dcto_4_reg[17]_i_3_n_1 ,\dcto_4_reg[17]_i_3_n_2 ,\dcto_4_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[17]_i_12_n_0 ,\dcto_4[17]_i_13_n_0 ,\dcto_4[17]_i_14_n_0 ,\dcto_4[17]_i_15_n_0 }),
        .O({\dcto_4_reg[17]_i_3_n_4 ,\dcto_4_reg[17]_i_3_n_5 ,\dcto_4_reg[17]_i_3_n_6 ,\dcto_4_reg[17]_i_3_n_7 }),
        .S({\dcto_4[17]_i_16_n_0 ,\dcto_4[17]_i_17_n_0 ,\dcto_4[17]_i_18_n_0 ,\dcto_4[17]_i_19_n_0 }));
  FDCE \dcto_4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[18]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[18] ));
  FDCE \dcto_4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[19]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[19] ));
  FDCE \dcto_4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[20]_i_1_n_0 ),
        .Q(\dcto_4_reg_n_0_[20] ));
  FDCE \dcto_4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[21]_i_1_n_0 ),
        .Q(sign));
  CARRY4 \dcto_4_reg[21]_i_2 
       (.CI(\dcto_4_reg[17]_i_2_n_0 ),
        .CO({\NLW_dcto_4_reg[21]_i_2_CO_UNCONNECTED [3],\dcto_4_reg[21]_i_2_n_1 ,\dcto_4_reg[21]_i_2_n_2 ,\dcto_4_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dcto_4[21]_i_4_n_0 ,\dcto_4[21]_i_5_n_0 ,\dcto_4[21]_i_6_n_0 }),
        .O({\dcto_4_reg[21]_i_2_n_4 ,\dcto_4_reg[21]_i_2_n_5 ,\dcto_4_reg[21]_i_2_n_6 ,\dcto_4_reg[21]_i_2_n_7 }),
        .S({\dcto_4[21]_i_7_n_0 ,\dcto_4[21]_i_8_n_0 ,\dcto_4[21]_i_9_n_0 ,\dcto_4[21]_i_10_n_0 }));
  CARRY4 \dcto_4_reg[21]_i_3 
       (.CI(\dcto_4_reg[17]_i_3_n_0 ),
        .CO({\NLW_dcto_4_reg[21]_i_3_CO_UNCONNECTED [3],\dcto_4_reg[21]_i_3_n_1 ,\dcto_4_reg[21]_i_3_n_2 ,\dcto_4_reg[21]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dcto_4[21]_i_11_n_0 ,\dcto_4[21]_i_12_n_0 ,\dcto_4[21]_i_13_n_0 }),
        .O({\dcto_4_reg[21]_i_3_n_4 ,\dcto_4_reg[21]_i_3_n_5 ,\dcto_4_reg[21]_i_3_n_6 ,\dcto_4_reg[21]_i_3_n_7 }),
        .S({\dcto_4[21]_i_14_n_0 ,\dcto_4[21]_i_15_n_0 ,\dcto_4[21]_i_16_n_0 ,\dcto_4[21]_i_17_n_0 }));
  FDCE even_not_odd_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd),
        .Q(even_not_odd_d1));
  FDCE even_not_odd_d2_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_d1),
        .Q(even_not_odd_d2));
  FDCE even_not_odd_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_d2),
        .Q(even_not_odd_d3));
  FDCE even_not_odd_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(stage2_cnt_reg_reg__0),
        .Q(even_not_odd));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [0]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[1]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [10]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [11]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [13]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [1]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [2]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [3]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [4]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [5]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [6]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [7]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [8]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9
       (.I0(\romoaddro_s[0]_51 [0]),
        .I1(\romoaddro_s[0]_51 [1]),
        .I2(\romoaddro_s[0]_51 [2]),
        .I3(\romoaddro_s[0]_51 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__0
       (.I0(\romoaddro_s[1]_52 [0]),
        .I1(\romoaddro_s[1]_52 [1]),
        .I2(\romoaddro_s[1]_52 [2]),
        .I3(\romoaddro_s[1]_52 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__1
       (.I0(\romoaddro_s[2]_53 [0]),
        .I1(\romoaddro_s[2]_53 [1]),
        .I2(\romoaddro_s[2]_53 [2]),
        .I3(\romoaddro_s[2]_53 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__2
       (.I0(\romoaddro_s[3]_54 [0]),
        .I1(\romoaddro_s[3]_54 [1]),
        .I2(\romoaddro_s[3]_54 [2]),
        .I3(\romoaddro_s[3]_54 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__3
       (.I0(\romoaddro_s[4]_55 [0]),
        .I1(\romoaddro_s[4]_55 [1]),
        .I2(\romoaddro_s[4]_55 [2]),
        .I3(\romoaddro_s[4]_55 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__4
       (.I0(\romoaddro_s[5]_56 [0]),
        .I1(\romoaddro_s[5]_56 [1]),
        .I2(\romoaddro_s[5]_56 [2]),
        .I3(\romoaddro_s[5]_56 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_3 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__5
       (.I0(\romoaddro_s[6]_57 [0]),
        .I1(\romoaddro_s[6]_57 [1]),
        .I2(\romoaddro_s[6]_57 [2]),
        .I3(\romoaddro_s[6]_57 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_4 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__6
       (.I0(\romoaddro_s[7]_58 [0]),
        .I1(\romoaddro_s[7]_58 [1]),
        .I2(\romoaddro_s[7]_58 [2]),
        .I3(\romoaddro_s[7]_58 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_5 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__7
       (.I0(\romoaddro_s[8]_59 [0]),
        .I1(\romoaddro_s[8]_59 [1]),
        .I2(\romoaddro_s[8]_59 [2]),
        .I3(\romoaddro_s[8]_59 [3]),
        .I4(\romeaddro_s[8]_46 [4]),
        .I5(\romeaddro_s[8]_46 [5]),
        .O(\datao_reg[13]_6 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \inpcnt_reg[0]_i_1 
       (.I0(\inpcnt_reg_reg_n_0_[0] ),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inpcnt_reg[1]_i_1 
       (.I0(\inpcnt_reg_reg_n_0_[0] ),
        .I1(\inpcnt_reg_reg_n_0_[1] ),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \inpcnt_reg[2]_i_1 
       (.I0(\inpcnt_reg_reg_n_0_[0] ),
        .I1(\inpcnt_reg_reg_n_0_[1] ),
        .I2(\inpcnt_reg_reg_n_0_[2] ),
        .O(plusOp[2]));
  FDCE \inpcnt_reg_reg[0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(plusOp[0]),
        .Q(\inpcnt_reg_reg_n_0_[0] ));
  FDCE \inpcnt_reg_reg[1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(plusOp[1]),
        .Q(\inpcnt_reg_reg_n_0_[1] ));
  FDCE \inpcnt_reg_reg[2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(plusOp[2]),
        .Q(\inpcnt_reg_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \latchbuf_reg[7][8]_i_1 
       (.I0(mdct_data_in[7]),
        .O(minusOp));
  FDCE \latchbuf_reg_reg[1][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [0]),
        .Q(\latchbuf_reg_reg[1]_36 [0]));
  FDCE \latchbuf_reg_reg[1][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [1]),
        .Q(\latchbuf_reg_reg[1]_36 [1]));
  FDCE \latchbuf_reg_reg[1][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [2]),
        .Q(\latchbuf_reg_reg[1]_36 [2]));
  FDCE \latchbuf_reg_reg[1][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [3]),
        .Q(\latchbuf_reg_reg[1]_36 [3]));
  FDCE \latchbuf_reg_reg[1][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [4]),
        .Q(\latchbuf_reg_reg[1]_36 [4]));
  FDCE \latchbuf_reg_reg[1][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [5]),
        .Q(\latchbuf_reg_reg[1]_36 [5]));
  FDCE \latchbuf_reg_reg[1][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [6]),
        .Q(\latchbuf_reg_reg[1]_36 [6]));
  FDCE \latchbuf_reg_reg[1][8] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_34 [8]),
        .Q(\latchbuf_reg_reg[1]_36 [8]));
  FDCE \latchbuf_reg_reg[2][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [0]),
        .Q(\latchbuf_reg_reg[2]_34 [0]));
  FDCE \latchbuf_reg_reg[2][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [1]),
        .Q(\latchbuf_reg_reg[2]_34 [1]));
  FDCE \latchbuf_reg_reg[2][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [2]),
        .Q(\latchbuf_reg_reg[2]_34 [2]));
  FDCE \latchbuf_reg_reg[2][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [3]),
        .Q(\latchbuf_reg_reg[2]_34 [3]));
  FDCE \latchbuf_reg_reg[2][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [4]),
        .Q(\latchbuf_reg_reg[2]_34 [4]));
  FDCE \latchbuf_reg_reg[2][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [5]),
        .Q(\latchbuf_reg_reg[2]_34 [5]));
  FDCE \latchbuf_reg_reg[2][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [6]),
        .Q(\latchbuf_reg_reg[2]_34 [6]));
  FDCE \latchbuf_reg_reg[2][8] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_32 [8]),
        .Q(\latchbuf_reg_reg[2]_34 [8]));
  FDCE \latchbuf_reg_reg[3][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [0]),
        .Q(\latchbuf_reg_reg[3]_32 [0]));
  FDCE \latchbuf_reg_reg[3][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [1]),
        .Q(\latchbuf_reg_reg[3]_32 [1]));
  FDCE \latchbuf_reg_reg[3][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [2]),
        .Q(\latchbuf_reg_reg[3]_32 [2]));
  FDCE \latchbuf_reg_reg[3][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [3]),
        .Q(\latchbuf_reg_reg[3]_32 [3]));
  FDCE \latchbuf_reg_reg[3][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [4]),
        .Q(\latchbuf_reg_reg[3]_32 [4]));
  FDCE \latchbuf_reg_reg[3][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [5]),
        .Q(\latchbuf_reg_reg[3]_32 [5]));
  FDCE \latchbuf_reg_reg[3][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [6]),
        .Q(\latchbuf_reg_reg[3]_32 [6]));
  FDCE \latchbuf_reg_reg[3][8] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_30 [7]),
        .Q(\latchbuf_reg_reg[3]_32 [8]));
  FDCE \latchbuf_reg_reg[4][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [0]),
        .Q(\latchbuf_reg_reg[4]_30 [0]));
  FDCE \latchbuf_reg_reg[4][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [1]),
        .Q(\latchbuf_reg_reg[4]_30 [1]));
  FDCE \latchbuf_reg_reg[4][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [2]),
        .Q(\latchbuf_reg_reg[4]_30 [2]));
  FDCE \latchbuf_reg_reg[4][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [3]),
        .Q(\latchbuf_reg_reg[4]_30 [3]));
  FDCE \latchbuf_reg_reg[4][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [4]),
        .Q(\latchbuf_reg_reg[4]_30 [4]));
  FDCE \latchbuf_reg_reg[4][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [5]),
        .Q(\latchbuf_reg_reg[4]_30 [5]));
  FDCE \latchbuf_reg_reg[4][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [6]),
        .Q(\latchbuf_reg_reg[4]_30 [6]));
  FDCE \latchbuf_reg_reg[4][7] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_29 [8]),
        .Q(\latchbuf_reg_reg[4]_30 [7]));
  FDCE \latchbuf_reg_reg[5][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [0]),
        .Q(\latchbuf_reg_reg[5]_29 [0]));
  FDCE \latchbuf_reg_reg[5][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [1]),
        .Q(\latchbuf_reg_reg[5]_29 [1]));
  FDCE \latchbuf_reg_reg[5][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [2]),
        .Q(\latchbuf_reg_reg[5]_29 [2]));
  FDCE \latchbuf_reg_reg[5][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [3]),
        .Q(\latchbuf_reg_reg[5]_29 [3]));
  FDCE \latchbuf_reg_reg[5][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [4]),
        .Q(\latchbuf_reg_reg[5]_29 [4]));
  FDCE \latchbuf_reg_reg[5][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [5]),
        .Q(\latchbuf_reg_reg[5]_29 [5]));
  FDCE \latchbuf_reg_reg[5][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [6]),
        .Q(\latchbuf_reg_reg[5]_29 [6]));
  FDCE \latchbuf_reg_reg[5][8] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_28 [8]),
        .Q(\latchbuf_reg_reg[5]_29 [8]));
  FDCE \latchbuf_reg_reg[6][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [0]),
        .Q(\latchbuf_reg_reg[6]_28 [0]));
  FDCE \latchbuf_reg_reg[6][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [1]),
        .Q(\latchbuf_reg_reg[6]_28 [1]));
  FDCE \latchbuf_reg_reg[6][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [2]),
        .Q(\latchbuf_reg_reg[6]_28 [2]));
  FDCE \latchbuf_reg_reg[6][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [3]),
        .Q(\latchbuf_reg_reg[6]_28 [3]));
  FDCE \latchbuf_reg_reg[6][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [4]),
        .Q(\latchbuf_reg_reg[6]_28 [4]));
  FDCE \latchbuf_reg_reg[6][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [5]),
        .Q(\latchbuf_reg_reg[6]_28 [5]));
  FDCE \latchbuf_reg_reg[6][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [6]),
        .Q(\latchbuf_reg_reg[6]_28 [6]));
  FDCE \latchbuf_reg_reg[6][8] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_27 [8]),
        .Q(\latchbuf_reg_reg[6]_28 [8]));
  FDCE \latchbuf_reg_reg[7][0] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[0]),
        .Q(\latchbuf_reg_reg[7]_27 [0]));
  FDCE \latchbuf_reg_reg[7][1] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[1]),
        .Q(\latchbuf_reg_reg[7]_27 [1]));
  FDCE \latchbuf_reg_reg[7][2] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[2]),
        .Q(\latchbuf_reg_reg[7]_27 [2]));
  FDCE \latchbuf_reg_reg[7][3] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[3]),
        .Q(\latchbuf_reg_reg[7]_27 [3]));
  FDCE \latchbuf_reg_reg[7][4] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[4]),
        .Q(\latchbuf_reg_reg[7]_27 [4]));
  FDCE \latchbuf_reg_reg[7][5] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[5]),
        .Q(\latchbuf_reg_reg[7]_27 [5]));
  FDCE \latchbuf_reg_reg[7][6] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(mdct_data_in[6]),
        .Q(\latchbuf_reg_reg[7]_27 [6]));
  FDCE \latchbuf_reg_reg[7][8] 
       (.C(CLK),
        .CE(\fram1_rd_d_reg[8] ),
        .CLR(RST),
        .D(minusOp),
        .Q(\latchbuf_reg_reg[7]_27 [8]));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg[0]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \ramwaddro_d4_reg[0]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwaddro_s[0]),
        .Q(\ramwaddro_d4_reg[0]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg[1]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \ramwaddro_d4_reg[1]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwaddro_s[1]),
        .Q(\ramwaddro_d4_reg[1]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \ramwaddro_d4_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwaddro_s[2]),
        .Q(\ramwaddro_d4_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg[3]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \ramwaddro_d4_reg[3]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwaddro_s[3]),
        .Q(\ramwaddro_d4_reg[3]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg[4]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \ramwaddro_d4_reg[4]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwaddro_s[4]),
        .Q(\ramwaddro_d4_reg[4]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_reg[5]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \ramwaddro_d4_reg[5]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwaddro_s[5]),
        .Q(\ramwaddro_d4_reg[5]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  FDRE \ramwaddro_d5_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\ramwaddro_d4_reg[0]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\ramwaddro_d5_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE \ramwaddro_d5_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\ramwaddro_d4_reg[1]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\ramwaddro_d5_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE \ramwaddro_d5_reg[2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\ramwaddro_d4_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\ramwaddro_d5_reg[2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE \ramwaddro_d5_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\ramwaddro_d4_reg[3]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\ramwaddro_d5_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE \ramwaddro_d5_reg[4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\ramwaddro_d4_reg[4]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\ramwaddro_d5_reg[4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE \ramwaddro_d5_reg[5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\ramwaddro_d4_reg[5]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\ramwaddro_d5_reg[5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramwaddro_d5_reg_gate
       (.I0(\ramwaddro_d5_reg[5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(odv_d4_reg_c),
        .O(ramwaddro_d5_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramwaddro_d5_reg_gate__0
       (.I0(\ramwaddro_d5_reg[4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(odv_d4_reg_c),
        .O(ramwaddro_d5_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramwaddro_d5_reg_gate__1
       (.I0(\ramwaddro_d5_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(odv_d4_reg_c),
        .O(ramwaddro_d5_reg_gate__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ramwaddro_d5_reg_gate__2
       (.I0(\ramwaddro_d5_reg[2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(odv_d4_reg_c),
        .O(ramwaddro_d5_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramwaddro_d5_reg_gate__3
       (.I0(\ramwaddro_d5_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(odv_d4_reg_c),
        .O(ramwaddro_d5_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramwaddro_d5_reg_gate__4
       (.I0(\ramwaddro_d5_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(odv_d4_reg_c),
        .O(ramwaddro_d5_reg_gate__4_n_0));
  FDCE \ramwaddro_d6_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ramwaddro_d5_reg_gate__4_n_0),
        .Q(ADDRD[0]));
  FDCE \ramwaddro_d6_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ramwaddro_d5_reg_gate__3_n_0),
        .Q(ADDRD[1]));
  FDCE \ramwaddro_d6_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ramwaddro_d5_reg_gate__2_n_0),
        .Q(ADDRD[2]));
  FDCE \ramwaddro_d6_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ramwaddro_d5_reg_gate__1_n_0),
        .Q(ADDRD[3]));
  FDCE \ramwaddro_d6_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ramwaddro_d5_reg_gate__0_n_0),
        .Q(ADDRD[4]));
  FDCE \ramwaddro_d6_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ramwaddro_d5_reg_gate_n_0),
        .Q(ADDRD[5]));
  LUT3 #(
    .INIT(8'h01)) 
    \ramwaddro_s[5]_i_1 
       (.I0(stage2_cnt_reg_reg__0__0[4]),
        .I1(stage2_cnt_reg_reg__0__0[3]),
        .I2(stage2_cnt_reg_reg__0__0[5]),
        .O(ramwe_s0));
  FDCE \ramwaddro_s_reg[0] 
       (.C(CLK),
        .CE(ramwe_s0),
        .CLR(RST),
        .D(\row_reg_reg_n_0_[0] ),
        .Q(ramwaddro_s[0]));
  FDCE \ramwaddro_s_reg[1] 
       (.C(CLK),
        .CE(ramwe_s0),
        .CLR(RST),
        .D(\row_reg_reg_n_0_[1] ),
        .Q(ramwaddro_s[1]));
  FDCE \ramwaddro_s_reg[2] 
       (.C(CLK),
        .CE(ramwe_s0),
        .CLR(RST),
        .D(\row_reg_reg_n_0_[2] ),
        .Q(ramwaddro_s[2]));
  FDCE \ramwaddro_s_reg[3] 
       (.C(CLK),
        .CE(ramwe_s0),
        .CLR(RST),
        .D(\col_2_reg_reg_n_0_[0] ),
        .Q(ramwaddro_s[3]));
  FDCE \ramwaddro_s_reg[4] 
       (.C(CLK),
        .CE(ramwe_s0),
        .CLR(RST),
        .D(\col_2_reg_reg_n_0_[1] ),
        .Q(ramwaddro_s[4]));
  FDCE \ramwaddro_s_reg[5] 
       (.C(CLK),
        .CE(ramwe_s0),
        .CLR(RST),
        .D(\col_2_reg_reg_n_0_[2] ),
        .Q(ramwaddro_s[5]));
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4_reg_srl5_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c " *) 
  SRL16E ramwe_d4_reg_srl5_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(ramwe_s0),
        .Q(ramwe_d4_reg_srl5_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0));
  FDCE \romeaddro_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [0]),
        .Q(\datao_reg[3] [0]));
  FDCE \romeaddro_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [0]),
        .Q(\datao_reg[3] [1]));
  FDCE \romeaddro_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [0]),
        .Q(\datao_reg[3] [2]));
  FDCE \romeaddro_reg[0][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [0]),
        .Q(\datao_reg[3] [3]));
  FDCE \romeaddro_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [1]),
        .Q(\datao_reg[3]_0 [0]));
  FDCE \romeaddro_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [1]),
        .Q(\datao_reg[3]_0 [1]));
  FDCE \romeaddro_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [1]),
        .Q(\datao_reg[3]_0 [2]));
  FDCE \romeaddro_reg[1][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [1]),
        .Q(\datao_reg[3]_0 [3]));
  FDCE \romeaddro_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [2]),
        .Q(\datao_reg[3]_1 [0]));
  FDCE \romeaddro_reg[2][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [2]),
        .Q(\datao_reg[3]_1 [1]));
  FDCE \romeaddro_reg[2][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [2]),
        .Q(\datao_reg[3]_1 [2]));
  FDCE \romeaddro_reg[2][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [2]),
        .Q(\datao_reg[3]_1 [3]));
  FDCE \romeaddro_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [3]),
        .Q(\datao_reg[3]_2 [0]));
  FDCE \romeaddro_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [3]),
        .Q(\datao_reg[3]_2 [1]));
  FDCE \romeaddro_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [3]),
        .Q(\datao_reg[3]_2 [2]));
  FDCE \romeaddro_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [3]),
        .Q(\datao_reg[3]_2 [3]));
  FDCE \romeaddro_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [4]),
        .Q(\datao_reg[3]_3 [0]));
  FDCE \romeaddro_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [4]),
        .Q(\datao_reg[3]_3 [1]));
  FDCE \romeaddro_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [4]),
        .Q(\datao_reg[3]_3 [2]));
  FDCE \romeaddro_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [4]),
        .Q(\datao_reg[3]_3 [3]));
  FDCE \romeaddro_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [5]),
        .Q(\datao_reg[3]_4 [0]));
  FDCE \romeaddro_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [5]),
        .Q(\datao_reg[3]_4 [1]));
  FDCE \romeaddro_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [5]),
        .Q(\datao_reg[3]_4 [2]));
  FDCE \romeaddro_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [5]),
        .Q(\datao_reg[3]_4 [3]));
  FDCE \romeaddro_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [6]),
        .Q(\datao_reg[3]_5 [0]));
  FDCE \romeaddro_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [6]),
        .Q(\datao_reg[3]_5 [1]));
  FDCE \romeaddro_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [6]),
        .Q(\datao_reg[3]_5 [2]));
  FDCE \romeaddro_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [6]),
        .Q(\datao_reg[3]_5 [3]));
  FDCE \romeaddro_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [7]),
        .Q(\datao_reg[3]_6 [0]));
  FDCE \romeaddro_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [7]),
        .Q(\datao_reg[3]_6 [1]));
  FDCE \romeaddro_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [7]),
        .Q(\datao_reg[3]_6 [2]));
  FDCE \romeaddro_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [7]),
        .Q(\datao_reg[3]_6 [3]));
  FDCE \romeaddro_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_31 [8]),
        .Q(\romeaddro_s[8]_46 [0]));
  FDCE \romeaddro_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_33 [8]),
        .Q(\romeaddro_s[8]_46 [1]));
  FDCE \romeaddro_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_35 [8]),
        .Q(\romeaddro_s[8]_46 [2]));
  FDCE \romeaddro_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_37 [8]),
        .Q(\romeaddro_s[8]_46 [3]));
  (* ORIG_CELL_NAME = "romeaddro_reg[8][4]" *) 
  FDCE \romeaddro_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_17_out[4]),
        .Q(\romeaddro_s[8]_46 [4]));
  (* ORIG_CELL_NAME = "romeaddro_reg[8][4]" *) 
  FDCE \romeaddro_reg[8][4]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_17_out[4]),
        .Q(\datao_reg[0]_0 ));
  (* ORIG_CELL_NAME = "romeaddro_reg[8][5]" *) 
  FDCE \romeaddro_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_17_out[5]),
        .Q(\romeaddro_s[8]_46 [5]));
  (* ORIG_CELL_NAME = "romeaddro_reg[8][5]" *) 
  FDCE \romeaddro_reg[8][5]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_17_out[5]),
        .Q(\datao_reg[0] ));
  FDCE \romedatao_d1_reg[3][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [8]),
        .Q(\romedatao_d1_reg[3]_15 [10]));
  FDCE \romedatao_d1_reg[3][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [9]),
        .Q(\romedatao_d1_reg[3]_15 [11]));
  FDCE \romedatao_d1_reg[3][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [10]),
        .Q(\romedatao_d1_reg[3]_15 [12]));
  FDCE \romedatao_d1_reg[3][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [11]),
        .Q(\romedatao_d1_reg[3]_15 [13]));
  FDCE \romedatao_d1_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [0]),
        .Q(\romedatao_d1_reg[3]_15 [2]));
  FDCE \romedatao_d1_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [1]),
        .Q(\romedatao_d1_reg[3]_15 [3]));
  FDCE \romedatao_d1_reg[3][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [2]),
        .Q(\romedatao_d1_reg[3]_15 [4]));
  FDCE \romedatao_d1_reg[3][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [3]),
        .Q(\romedatao_d1_reg[3]_15 [5]));
  FDCE \romedatao_d1_reg[3][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [4]),
        .Q(\romedatao_d1_reg[3]_15 [6]));
  FDCE \romedatao_d1_reg[3][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [5]),
        .Q(\romedatao_d1_reg[3]_15 [7]));
  FDCE \romedatao_d1_reg[3][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [6]),
        .Q(\romedatao_d1_reg[3]_15 [8]));
  FDCE \romedatao_d1_reg[3][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [7]),
        .Q(\romedatao_d1_reg[3]_15 [9]));
  FDCE \romedatao_d1_reg[4][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [8]),
        .Q(\romedatao_d1_reg[4]_16 [10]));
  FDCE \romedatao_d1_reg[4][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [9]),
        .Q(\romedatao_d1_reg[4]_16 [11]));
  FDCE \romedatao_d1_reg[4][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [10]),
        .Q(\romedatao_d1_reg[4]_16 [12]));
  FDCE \romedatao_d1_reg[4][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [11]),
        .Q(\romedatao_d1_reg[4]_16 [13]));
  FDCE \romedatao_d1_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [0]),
        .Q(\romedatao_d1_reg[4]_16 [2]));
  FDCE \romedatao_d1_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [1]),
        .Q(\romedatao_d1_reg[4]_16 [3]));
  FDCE \romedatao_d1_reg[4][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [2]),
        .Q(\romedatao_d1_reg[4]_16 [4]));
  FDCE \romedatao_d1_reg[4][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [3]),
        .Q(\romedatao_d1_reg[4]_16 [5]));
  FDCE \romedatao_d1_reg[4][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [4]),
        .Q(\romedatao_d1_reg[4]_16 [6]));
  FDCE \romedatao_d1_reg[4][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [5]),
        .Q(\romedatao_d1_reg[4]_16 [7]));
  FDCE \romedatao_d1_reg[4][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [6]),
        .Q(\romedatao_d1_reg[4]_16 [8]));
  FDCE \romedatao_d1_reg[4][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [7]),
        .Q(\romedatao_d1_reg[4]_16 [9]));
  FDCE \romedatao_d1_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [8]),
        .Q(\romedatao_d1_reg[5]_17 [10]));
  FDCE \romedatao_d1_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [9]),
        .Q(\romedatao_d1_reg[5]_17 [11]));
  FDCE \romedatao_d1_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [10]),
        .Q(\romedatao_d1_reg[5]_17 [12]));
  FDCE \romedatao_d1_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [11]),
        .Q(\romedatao_d1_reg[5]_17 [13]));
  FDCE \romedatao_d1_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [0]),
        .Q(\romedatao_d1_reg[5]_17 [2]));
  FDCE \romedatao_d1_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [1]),
        .Q(\romedatao_d1_reg[5]_17 [3]));
  FDCE \romedatao_d1_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [2]),
        .Q(\romedatao_d1_reg[5]_17 [4]));
  FDCE \romedatao_d1_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [3]),
        .Q(\romedatao_d1_reg[5]_17 [5]));
  FDCE \romedatao_d1_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [4]),
        .Q(\romedatao_d1_reg[5]_17 [6]));
  FDCE \romedatao_d1_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [5]),
        .Q(\romedatao_d1_reg[5]_17 [7]));
  FDCE \romedatao_d1_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [6]),
        .Q(\romedatao_d1_reg[5]_17 [8]));
  FDCE \romedatao_d1_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [7]),
        .Q(\romedatao_d1_reg[5]_17 [9]));
  FDCE \romedatao_d1_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [8]),
        .Q(\romedatao_d1_reg[6]_19 [10]));
  FDCE \romedatao_d1_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [9]),
        .Q(\romedatao_d1_reg[6]_19 [11]));
  FDCE \romedatao_d1_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [10]),
        .Q(\romedatao_d1_reg[6]_19 [12]));
  FDCE \romedatao_d1_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [11]),
        .Q(\romedatao_d1_reg[6]_19 [13]));
  FDCE \romedatao_d1_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [0]),
        .Q(\romedatao_d1_reg[6]_19 [2]));
  FDCE \romedatao_d1_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [1]),
        .Q(\romedatao_d1_reg[6]_19 [3]));
  FDCE \romedatao_d1_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [2]),
        .Q(\romedatao_d1_reg[6]_19 [4]));
  FDCE \romedatao_d1_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [3]),
        .Q(\romedatao_d1_reg[6]_19 [5]));
  FDCE \romedatao_d1_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [4]),
        .Q(\romedatao_d1_reg[6]_19 [6]));
  FDCE \romedatao_d1_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [5]),
        .Q(\romedatao_d1_reg[6]_19 [7]));
  FDCE \romedatao_d1_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [6]),
        .Q(\romedatao_d1_reg[6]_19 [8]));
  FDCE \romedatao_d1_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [7]),
        .Q(\romedatao_d1_reg[6]_19 [9]));
  FDCE \romedatao_d1_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [8]),
        .Q(\romedatao_d1_reg[7]_21 [10]));
  FDCE \romedatao_d1_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [9]),
        .Q(\romedatao_d1_reg[7]_21 [11]));
  FDCE \romedatao_d1_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [10]),
        .Q(\romedatao_d1_reg[7]_21 [12]));
  FDCE \romedatao_d1_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [11]),
        .Q(\romedatao_d1_reg[7]_21 [13]));
  FDCE \romedatao_d1_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [0]),
        .Q(\romedatao_d1_reg[7]_21 [2]));
  FDCE \romedatao_d1_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [1]),
        .Q(\romedatao_d1_reg[7]_21 [3]));
  FDCE \romedatao_d1_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [2]),
        .Q(\romedatao_d1_reg[7]_21 [4]));
  FDCE \romedatao_d1_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [3]),
        .Q(\romedatao_d1_reg[7]_21 [5]));
  FDCE \romedatao_d1_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [4]),
        .Q(\romedatao_d1_reg[7]_21 [6]));
  FDCE \romedatao_d1_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [5]),
        .Q(\romedatao_d1_reg[7]_21 [7]));
  FDCE \romedatao_d1_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [6]),
        .Q(\romedatao_d1_reg[7]_21 [8]));
  FDCE \romedatao_d1_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [7]),
        .Q(\romedatao_d1_reg[7]_21 [9]));
  FDCE \romedatao_d1_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [8]),
        .Q(\romedatao_d1_reg[8]_24 [10]));
  FDCE \romedatao_d1_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [9]),
        .Q(\romedatao_d1_reg[8]_24 [11]));
  FDCE \romedatao_d1_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [10]),
        .Q(\romedatao_d1_reg[8]_24 [12]));
  FDCE \romedatao_d1_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [11]),
        .Q(\romedatao_d1_reg[8]_24 [13]));
  FDCE \romedatao_d1_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [0]),
        .Q(\romedatao_d1_reg[8]_24 [2]));
  FDCE \romedatao_d1_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [1]),
        .Q(\romedatao_d1_reg[8]_24 [3]));
  FDCE \romedatao_d1_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [2]),
        .Q(\romedatao_d1_reg[8]_24 [4]));
  FDCE \romedatao_d1_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [3]),
        .Q(\romedatao_d1_reg[8]_24 [5]));
  FDCE \romedatao_d1_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [4]),
        .Q(\romedatao_d1_reg[8]_24 [6]));
  FDCE \romedatao_d1_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [5]),
        .Q(\romedatao_d1_reg[8]_24 [7]));
  FDCE \romedatao_d1_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [6]),
        .Q(\romedatao_d1_reg[8]_24 [8]));
  FDCE \romedatao_d1_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [7]),
        .Q(\romedatao_d1_reg[8]_24 [9]));
  FDCE \romedatao_d2_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [10]),
        .Q(\romedatao_d2_reg[5]_18 [10]));
  FDCE \romedatao_d2_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [11]),
        .Q(\romedatao_d2_reg[5]_18 [11]));
  FDCE \romedatao_d2_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [12]),
        .Q(\romedatao_d2_reg[5]_18 [12]));
  FDCE \romedatao_d2_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [13]),
        .Q(\romedatao_d2_reg[5]_18 [13]));
  FDCE \romedatao_d2_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [2]),
        .Q(\romedatao_d2_reg[5]_18 [2]));
  FDCE \romedatao_d2_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [3]),
        .Q(\romedatao_d2_reg[5]_18 [3]));
  FDCE \romedatao_d2_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [4]),
        .Q(\romedatao_d2_reg[5]_18 [4]));
  FDCE \romedatao_d2_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [5]),
        .Q(\romedatao_d2_reg[5]_18 [5]));
  FDCE \romedatao_d2_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [6]),
        .Q(\romedatao_d2_reg[5]_18 [6]));
  FDCE \romedatao_d2_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [7]),
        .Q(\romedatao_d2_reg[5]_18 [7]));
  FDCE \romedatao_d2_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [8]),
        .Q(\romedatao_d2_reg[5]_18 [8]));
  FDCE \romedatao_d2_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_17 [9]),
        .Q(\romedatao_d2_reg[5]_18 [9]));
  FDCE \romedatao_d2_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [10]),
        .Q(\romedatao_d2_reg[6]_20 [10]));
  FDCE \romedatao_d2_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [11]),
        .Q(\romedatao_d2_reg[6]_20 [11]));
  FDCE \romedatao_d2_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [12]),
        .Q(\romedatao_d2_reg[6]_20 [12]));
  FDCE \romedatao_d2_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [13]),
        .Q(\romedatao_d2_reg[6]_20 [13]));
  FDCE \romedatao_d2_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [2]),
        .Q(\romedatao_d2_reg[6]_20 [2]));
  FDCE \romedatao_d2_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [3]),
        .Q(\romedatao_d2_reg[6]_20 [3]));
  FDCE \romedatao_d2_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [4]),
        .Q(\romedatao_d2_reg[6]_20 [4]));
  FDCE \romedatao_d2_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [5]),
        .Q(\romedatao_d2_reg[6]_20 [5]));
  FDCE \romedatao_d2_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [6]),
        .Q(\romedatao_d2_reg[6]_20 [6]));
  FDCE \romedatao_d2_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [7]),
        .Q(\romedatao_d2_reg[6]_20 [7]));
  FDCE \romedatao_d2_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [8]),
        .Q(\romedatao_d2_reg[6]_20 [8]));
  FDCE \romedatao_d2_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_19 [9]),
        .Q(\romedatao_d2_reg[6]_20 [9]));
  FDCE \romedatao_d2_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [10]),
        .Q(\romedatao_d2_reg[7]_22 [10]));
  FDCE \romedatao_d2_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [11]),
        .Q(\romedatao_d2_reg[7]_22 [11]));
  FDCE \romedatao_d2_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [12]),
        .Q(\romedatao_d2_reg[7]_22 [12]));
  FDCE \romedatao_d2_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [13]),
        .Q(\romedatao_d2_reg[7]_22 [13]));
  FDCE \romedatao_d2_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [2]),
        .Q(\romedatao_d2_reg[7]_22 [2]));
  FDCE \romedatao_d2_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [3]),
        .Q(\romedatao_d2_reg[7]_22 [3]));
  FDCE \romedatao_d2_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [4]),
        .Q(\romedatao_d2_reg[7]_22 [4]));
  FDCE \romedatao_d2_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [5]),
        .Q(\romedatao_d2_reg[7]_22 [5]));
  FDCE \romedatao_d2_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [6]),
        .Q(\romedatao_d2_reg[7]_22 [6]));
  FDCE \romedatao_d2_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [7]),
        .Q(\romedatao_d2_reg[7]_22 [7]));
  FDCE \romedatao_d2_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [8]),
        .Q(\romedatao_d2_reg[7]_22 [8]));
  FDCE \romedatao_d2_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_21 [9]),
        .Q(\romedatao_d2_reg[7]_22 [9]));
  FDCE \romedatao_d2_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [10]),
        .Q(\romedatao_d2_reg[8]_25 [10]));
  FDCE \romedatao_d2_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [11]),
        .Q(\romedatao_d2_reg[8]_25 [11]));
  FDCE \romedatao_d2_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [12]),
        .Q(\romedatao_d2_reg[8]_25 [12]));
  FDCE \romedatao_d2_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [13]),
        .Q(\romedatao_d2_reg[8]_25 [13]));
  FDCE \romedatao_d2_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [2]),
        .Q(\romedatao_d2_reg[8]_25 [2]));
  FDCE \romedatao_d2_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [3]),
        .Q(\romedatao_d2_reg[8]_25 [3]));
  FDCE \romedatao_d2_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [4]),
        .Q(\romedatao_d2_reg[8]_25 [4]));
  FDCE \romedatao_d2_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [5]),
        .Q(\romedatao_d2_reg[8]_25 [5]));
  FDCE \romedatao_d2_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [6]),
        .Q(\romedatao_d2_reg[8]_25 [6]));
  FDCE \romedatao_d2_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [7]),
        .Q(\romedatao_d2_reg[8]_25 [7]));
  FDCE \romedatao_d2_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [8]),
        .Q(\romedatao_d2_reg[8]_25 [8]));
  FDCE \romedatao_d2_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_24 [9]),
        .Q(\romedatao_d2_reg[8]_25 [9]));
  FDCE \romedatao_d3_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [10]),
        .Q(\romedatao_d3_reg[7]_23 [10]));
  FDCE \romedatao_d3_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [11]),
        .Q(\romedatao_d3_reg[7]_23 [11]));
  FDCE \romedatao_d3_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [12]),
        .Q(\romedatao_d3_reg[7]_23 [12]));
  FDCE \romedatao_d3_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [13]),
        .Q(\romedatao_d3_reg[7]_23 [13]));
  FDCE \romedatao_d3_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [2]),
        .Q(\romedatao_d3_reg[7]_23 [2]));
  FDCE \romedatao_d3_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [3]),
        .Q(\romedatao_d3_reg[7]_23 [3]));
  FDCE \romedatao_d3_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [4]),
        .Q(\romedatao_d3_reg[7]_23 [4]));
  FDCE \romedatao_d3_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [5]),
        .Q(\romedatao_d3_reg[7]_23 [5]));
  FDCE \romedatao_d3_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [6]),
        .Q(\romedatao_d3_reg[7]_23 [6]));
  FDCE \romedatao_d3_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [7]),
        .Q(\romedatao_d3_reg[7]_23 [7]));
  FDCE \romedatao_d3_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [8]),
        .Q(\romedatao_d3_reg[7]_23 [8]));
  FDCE \romedatao_d3_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_22 [9]),
        .Q(\romedatao_d3_reg[7]_23 [9]));
  FDCE \romedatao_d3_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [10]),
        .Q(\romedatao_d3_reg[8]_26 [10]));
  FDCE \romedatao_d3_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [11]),
        .Q(\romedatao_d3_reg[8]_26 [11]));
  FDCE \romedatao_d3_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [12]),
        .Q(\romedatao_d3_reg[8]_26 [12]));
  FDCE \romedatao_d3_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [13]),
        .Q(\romedatao_d3_reg[8]_26 [13]));
  FDCE \romedatao_d3_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [2]),
        .Q(\romedatao_d3_reg[8]_26 [2]));
  FDCE \romedatao_d3_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [3]),
        .Q(\romedatao_d3_reg[8]_26 [3]));
  FDCE \romedatao_d3_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [4]),
        .Q(\romedatao_d3_reg[8]_26 [4]));
  FDCE \romedatao_d3_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [5]),
        .Q(\romedatao_d3_reg[8]_26 [5]));
  FDCE \romedatao_d3_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [6]),
        .Q(\romedatao_d3_reg[8]_26 [6]));
  FDCE \romedatao_d3_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [7]),
        .Q(\romedatao_d3_reg[8]_26 [7]));
  FDCE \romedatao_d3_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [8]),
        .Q(\romedatao_d3_reg[8]_26 [8]));
  FDCE \romedatao_d3_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_25 [9]),
        .Q(\romedatao_d3_reg[8]_26 [9]));
  FDCE \romoaddro_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [0]),
        .Q(\romoaddro_s[0]_51 [0]));
  FDCE \romoaddro_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [0]),
        .Q(\romoaddro_s[0]_51 [1]));
  FDCE \romoaddro_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [0]),
        .Q(\romoaddro_s[0]_51 [2]));
  FDCE \romoaddro_reg[0][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [0]),
        .Q(\romoaddro_s[0]_51 [3]));
  FDCE \romoaddro_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [1]),
        .Q(\romoaddro_s[1]_52 [0]));
  FDCE \romoaddro_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [1]),
        .Q(\romoaddro_s[1]_52 [1]));
  FDCE \romoaddro_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [1]),
        .Q(\romoaddro_s[1]_52 [2]));
  FDCE \romoaddro_reg[1][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [1]),
        .Q(\romoaddro_s[1]_52 [3]));
  FDCE \romoaddro_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [2]),
        .Q(\romoaddro_s[2]_53 [0]));
  FDCE \romoaddro_reg[2][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [2]),
        .Q(\romoaddro_s[2]_53 [1]));
  FDCE \romoaddro_reg[2][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [2]),
        .Q(\romoaddro_s[2]_53 [2]));
  FDCE \romoaddro_reg[2][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [2]),
        .Q(\romoaddro_s[2]_53 [3]));
  FDCE \romoaddro_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [3]),
        .Q(\romoaddro_s[3]_54 [0]));
  FDCE \romoaddro_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [3]),
        .Q(\romoaddro_s[3]_54 [1]));
  FDCE \romoaddro_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [3]),
        .Q(\romoaddro_s[3]_54 [2]));
  FDCE \romoaddro_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [3]),
        .Q(\romoaddro_s[3]_54 [3]));
  FDCE \romoaddro_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [4]),
        .Q(\romoaddro_s[4]_55 [0]));
  FDCE \romoaddro_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [4]),
        .Q(\romoaddro_s[4]_55 [1]));
  FDCE \romoaddro_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [4]),
        .Q(\romoaddro_s[4]_55 [2]));
  FDCE \romoaddro_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [4]),
        .Q(\romoaddro_s[4]_55 [3]));
  FDCE \romoaddro_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [5]),
        .Q(\romoaddro_s[5]_56 [0]));
  FDCE \romoaddro_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [5]),
        .Q(\romoaddro_s[5]_56 [1]));
  FDCE \romoaddro_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [5]),
        .Q(\romoaddro_s[5]_56 [2]));
  FDCE \romoaddro_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [5]),
        .Q(\romoaddro_s[5]_56 [3]));
  FDCE \romoaddro_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [6]),
        .Q(\romoaddro_s[6]_57 [0]));
  FDCE \romoaddro_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [6]),
        .Q(\romoaddro_s[6]_57 [1]));
  FDCE \romoaddro_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [6]),
        .Q(\romoaddro_s[6]_57 [2]));
  FDCE \romoaddro_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [6]),
        .Q(\romoaddro_s[6]_57 [3]));
  FDCE \romoaddro_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [7]),
        .Q(\romoaddro_s[7]_58 [0]));
  FDCE \romoaddro_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [7]),
        .Q(\romoaddro_s[7]_58 [1]));
  FDCE \romoaddro_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [7]),
        .Q(\romoaddro_s[7]_58 [2]));
  FDCE \romoaddro_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [7]),
        .Q(\romoaddro_s[7]_58 [3]));
  FDCE \romoaddro_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_47 [8]),
        .Q(\romoaddro_s[8]_59 [0]));
  FDCE \romoaddro_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_48 [8]),
        .Q(\romoaddro_s[8]_59 [1]));
  FDCE \romoaddro_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_49 [8]),
        .Q(\romoaddro_s[8]_59 [2]));
  FDCE \romoaddro_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_50 [8]),
        .Q(\romoaddro_s[8]_59 [3]));
  FDCE \romodatao_d1_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [0]),
        .Q(\romodatao_d1_reg_n_0_[3][0] ));
  FDCE \romodatao_d1_reg[3][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [10]),
        .Q(\romodatao_d1_reg_n_0_[3][10] ));
  FDCE \romodatao_d1_reg[3][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [11]),
        .Q(\romodatao_d1_reg_n_0_[3][11] ));
  FDCE \romodatao_d1_reg[3][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [12]),
        .Q(\romodatao_d1_reg_n_0_[3][12] ));
  FDCE \romodatao_d1_reg[3][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [13]),
        .Q(p_0_in0));
  FDCE \romodatao_d1_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [1]),
        .Q(\romodatao_d1_reg_n_0_[3][1] ));
  FDCE \romodatao_d1_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [2]),
        .Q(\romodatao_d1_reg_n_0_[3][2] ));
  FDCE \romodatao_d1_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [3]),
        .Q(\romodatao_d1_reg_n_0_[3][3] ));
  FDCE \romodatao_d1_reg[3][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [4]),
        .Q(\romodatao_d1_reg_n_0_[3][4] ));
  FDCE \romodatao_d1_reg[3][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [5]),
        .Q(\romodatao_d1_reg_n_0_[3][5] ));
  FDCE \romodatao_d1_reg[3][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [6]),
        .Q(\romodatao_d1_reg_n_0_[3][6] ));
  FDCE \romodatao_d1_reg[3][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [7]),
        .Q(\romodatao_d1_reg_n_0_[3][7] ));
  FDCE \romodatao_d1_reg[3][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [8]),
        .Q(\romodatao_d1_reg_n_0_[3][8] ));
  FDCE \romodatao_d1_reg[3][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_10 [9]),
        .Q(\romodatao_d1_reg_n_0_[3][9] ));
  FDCE \romodatao_d1_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [0]),
        .Q(\romodatao_d1_reg[4]_14 [0]));
  FDCE \romodatao_d1_reg[4][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [10]),
        .Q(\romodatao_d1_reg[4]_14 [10]));
  FDCE \romodatao_d1_reg[4][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [11]),
        .Q(\romodatao_d1_reg[4]_14 [11]));
  FDCE \romodatao_d1_reg[4][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [12]),
        .Q(\romodatao_d1_reg[4]_14 [12]));
  FDCE \romodatao_d1_reg[4][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [13]),
        .Q(\romodatao_d1_reg[4]_14 [13]));
  FDCE \romodatao_d1_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [1]),
        .Q(\romodatao_d1_reg[4]_14 [1]));
  FDCE \romodatao_d1_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [2]),
        .Q(\romodatao_d1_reg[4]_14 [2]));
  FDCE \romodatao_d1_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [3]),
        .Q(\romodatao_d1_reg[4]_14 [3]));
  FDCE \romodatao_d1_reg[4][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [4]),
        .Q(\romodatao_d1_reg[4]_14 [4]));
  FDCE \romodatao_d1_reg[4][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [5]),
        .Q(\romodatao_d1_reg[4]_14 [5]));
  FDCE \romodatao_d1_reg[4][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [6]),
        .Q(\romodatao_d1_reg[4]_14 [6]));
  FDCE \romodatao_d1_reg[4][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [7]),
        .Q(\romodatao_d1_reg[4]_14 [7]));
  FDCE \romodatao_d1_reg[4][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [8]),
        .Q(\romodatao_d1_reg[4]_14 [8]));
  FDCE \romodatao_d1_reg[4][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_11 [9]),
        .Q(\romodatao_d1_reg[4]_14 [9]));
  FDCE \romodatao_d1_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [0]),
        .Q(\romodatao_d1_reg[5]_10 [0]));
  FDCE \romodatao_d1_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [10]),
        .Q(\romodatao_d1_reg[5]_10 [10]));
  FDCE \romodatao_d1_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [11]),
        .Q(\romodatao_d1_reg[5]_10 [11]));
  FDCE \romodatao_d1_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [12]),
        .Q(\romodatao_d1_reg[5]_10 [12]));
  FDCE \romodatao_d1_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [13]),
        .Q(\romodatao_d1_reg[5]_10 [13]));
  FDCE \romodatao_d1_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [1]),
        .Q(\romodatao_d1_reg[5]_10 [1]));
  FDCE \romodatao_d1_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [2]),
        .Q(\romodatao_d1_reg[5]_10 [2]));
  FDCE \romodatao_d1_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [3]),
        .Q(\romodatao_d1_reg[5]_10 [3]));
  FDCE \romodatao_d1_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [4]),
        .Q(\romodatao_d1_reg[5]_10 [4]));
  FDCE \romodatao_d1_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [5]),
        .Q(\romodatao_d1_reg[5]_10 [5]));
  FDCE \romodatao_d1_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [6]),
        .Q(\romodatao_d1_reg[5]_10 [6]));
  FDCE \romodatao_d1_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [7]),
        .Q(\romodatao_d1_reg[5]_10 [7]));
  FDCE \romodatao_d1_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [8]),
        .Q(\romodatao_d1_reg[5]_10 [8]));
  FDCE \romodatao_d1_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_8 [9]),
        .Q(\romodatao_d1_reg[5]_10 [9]));
  FDCE \romodatao_d1_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [0]),
        .Q(\romodatao_d1_reg[6]_12 [0]));
  FDCE \romodatao_d1_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [10]),
        .Q(\romodatao_d1_reg[6]_12 [10]));
  FDCE \romodatao_d1_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [11]),
        .Q(\romodatao_d1_reg[6]_12 [11]));
  FDCE \romodatao_d1_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [12]),
        .Q(\romodatao_d1_reg[6]_12 [12]));
  FDCE \romodatao_d1_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [13]),
        .Q(\romodatao_d1_reg[6]_12 [13]));
  FDCE \romodatao_d1_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [1]),
        .Q(\romodatao_d1_reg[6]_12 [1]));
  FDCE \romodatao_d1_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [2]),
        .Q(\romodatao_d1_reg[6]_12 [2]));
  FDCE \romodatao_d1_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [3]),
        .Q(\romodatao_d1_reg[6]_12 [3]));
  FDCE \romodatao_d1_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [4]),
        .Q(\romodatao_d1_reg[6]_12 [4]));
  FDCE \romodatao_d1_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [5]),
        .Q(\romodatao_d1_reg[6]_12 [5]));
  FDCE \romodatao_d1_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [6]),
        .Q(\romodatao_d1_reg[6]_12 [6]));
  FDCE \romodatao_d1_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [7]),
        .Q(\romodatao_d1_reg[6]_12 [7]));
  FDCE \romodatao_d1_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [8]),
        .Q(\romodatao_d1_reg[6]_12 [8]));
  FDCE \romodatao_d1_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_9 [9]),
        .Q(\romodatao_d1_reg[6]_12 [9]));
  FDCE \romodatao_d1_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[0]),
        .Q(\romodatao_d1_reg[7]_4 [0]));
  FDCE \romodatao_d1_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[10]),
        .Q(\romodatao_d1_reg[7]_4 [10]));
  FDCE \romodatao_d1_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[11]),
        .Q(\romodatao_d1_reg[7]_4 [11]));
  FDCE \romodatao_d1_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[12]),
        .Q(\romodatao_d1_reg[7]_4 [12]));
  FDCE \romodatao_d1_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[13]),
        .Q(\romodatao_d1_reg[7]_4 [13]));
  FDCE \romodatao_d1_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[1]),
        .Q(\romodatao_d1_reg[7]_4 [1]));
  FDCE \romodatao_d1_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[2]),
        .Q(\romodatao_d1_reg[7]_4 [2]));
  FDCE \romodatao_d1_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[3]),
        .Q(\romodatao_d1_reg[7]_4 [3]));
  FDCE \romodatao_d1_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[4]),
        .Q(\romodatao_d1_reg[7]_4 [4]));
  FDCE \romodatao_d1_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[5]),
        .Q(\romodatao_d1_reg[7]_4 [5]));
  FDCE \romodatao_d1_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[6]),
        .Q(\romodatao_d1_reg[7]_4 [6]));
  FDCE \romodatao_d1_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[7]),
        .Q(\romodatao_d1_reg[7]_4 [7]));
  FDCE \romodatao_d1_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[8]),
        .Q(\romodatao_d1_reg[7]_4 [8]));
  FDCE \romodatao_d1_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[9]),
        .Q(\romodatao_d1_reg[7]_4 [9]));
  FDCE \romodatao_d1_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [0]),
        .Q(\romodatao_d1_reg[8]_7 [0]));
  FDCE \romodatao_d1_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [10]),
        .Q(\romodatao_d1_reg[8]_7 [10]));
  FDCE \romodatao_d1_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [11]),
        .Q(\romodatao_d1_reg[8]_7 [11]));
  FDCE \romodatao_d1_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [12]),
        .Q(\romodatao_d1_reg[8]_7 [12]));
  FDCE \romodatao_d1_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [13]),
        .Q(\romodatao_d1_reg[8]_7 [13]));
  FDCE \romodatao_d1_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [1]),
        .Q(\romodatao_d1_reg[8]_7 [1]));
  FDCE \romodatao_d1_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [2]),
        .Q(\romodatao_d1_reg[8]_7 [2]));
  FDCE \romodatao_d1_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [3]),
        .Q(\romodatao_d1_reg[8]_7 [3]));
  FDCE \romodatao_d1_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [4]),
        .Q(\romodatao_d1_reg[8]_7 [4]));
  FDCE \romodatao_d1_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [5]),
        .Q(\romodatao_d1_reg[8]_7 [5]));
  FDCE \romodatao_d1_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [6]),
        .Q(\romodatao_d1_reg[8]_7 [6]));
  FDCE \romodatao_d1_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [7]),
        .Q(\romodatao_d1_reg[8]_7 [7]));
  FDCE \romodatao_d1_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [8]),
        .Q(\romodatao_d1_reg[8]_7 [8]));
  FDCE \romodatao_d1_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_7 [9]),
        .Q(\romodatao_d1_reg[8]_7 [9]));
  FDCE \romodatao_d2_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [0]),
        .Q(\romodatao_d2_reg[5]_11 [0]));
  FDCE \romodatao_d2_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [10]),
        .Q(\romodatao_d2_reg[5]_11 [10]));
  FDCE \romodatao_d2_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [11]),
        .Q(\romodatao_d2_reg[5]_11 [11]));
  FDCE \romodatao_d2_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [12]),
        .Q(\romodatao_d2_reg[5]_11 [12]));
  FDCE \romodatao_d2_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [13]),
        .Q(\romodatao_d2_reg[5]_11 [13]));
  FDCE \romodatao_d2_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [1]),
        .Q(\romodatao_d2_reg[5]_11 [1]));
  FDCE \romodatao_d2_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [2]),
        .Q(\romodatao_d2_reg[5]_11 [2]));
  FDCE \romodatao_d2_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [3]),
        .Q(\romodatao_d2_reg[5]_11 [3]));
  FDCE \romodatao_d2_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [4]),
        .Q(\romodatao_d2_reg[5]_11 [4]));
  FDCE \romodatao_d2_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [5]),
        .Q(\romodatao_d2_reg[5]_11 [5]));
  FDCE \romodatao_d2_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [6]),
        .Q(\romodatao_d2_reg[5]_11 [6]));
  FDCE \romodatao_d2_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [7]),
        .Q(\romodatao_d2_reg[5]_11 [7]));
  FDCE \romodatao_d2_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [8]),
        .Q(\romodatao_d2_reg[5]_11 [8]));
  FDCE \romodatao_d2_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_10 [9]),
        .Q(\romodatao_d2_reg[5]_11 [9]));
  FDCE \romodatao_d2_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [0]),
        .Q(\romodatao_d2_reg[6]_13 [0]));
  FDCE \romodatao_d2_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [10]),
        .Q(\romodatao_d2_reg[6]_13 [10]));
  FDCE \romodatao_d2_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [11]),
        .Q(\romodatao_d2_reg[6]_13 [11]));
  FDCE \romodatao_d2_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [12]),
        .Q(\romodatao_d2_reg[6]_13 [12]));
  FDCE \romodatao_d2_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [13]),
        .Q(\romodatao_d2_reg[6]_13 [13]));
  FDCE \romodatao_d2_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [1]),
        .Q(\romodatao_d2_reg[6]_13 [1]));
  FDCE \romodatao_d2_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [2]),
        .Q(\romodatao_d2_reg[6]_13 [2]));
  FDCE \romodatao_d2_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [3]),
        .Q(\romodatao_d2_reg[6]_13 [3]));
  FDCE \romodatao_d2_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [4]),
        .Q(\romodatao_d2_reg[6]_13 [4]));
  FDCE \romodatao_d2_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [5]),
        .Q(\romodatao_d2_reg[6]_13 [5]));
  FDCE \romodatao_d2_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [6]),
        .Q(\romodatao_d2_reg[6]_13 [6]));
  FDCE \romodatao_d2_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [7]),
        .Q(\romodatao_d2_reg[6]_13 [7]));
  FDCE \romodatao_d2_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [8]),
        .Q(\romodatao_d2_reg[6]_13 [8]));
  FDCE \romodatao_d2_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_12 [9]),
        .Q(\romodatao_d2_reg[6]_13 [9]));
  FDCE \romodatao_d2_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [0]),
        .Q(\romodatao_d2_reg[7]_5 [0]));
  FDCE \romodatao_d2_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [10]),
        .Q(\romodatao_d2_reg[7]_5 [10]));
  FDCE \romodatao_d2_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [11]),
        .Q(\romodatao_d2_reg[7]_5 [11]));
  FDCE \romodatao_d2_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [12]),
        .Q(\romodatao_d2_reg[7]_5 [12]));
  FDCE \romodatao_d2_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [13]),
        .Q(\romodatao_d2_reg[7]_5 [13]));
  FDCE \romodatao_d2_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [1]),
        .Q(\romodatao_d2_reg[7]_5 [1]));
  FDCE \romodatao_d2_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [2]),
        .Q(\romodatao_d2_reg[7]_5 [2]));
  FDCE \romodatao_d2_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [3]),
        .Q(\romodatao_d2_reg[7]_5 [3]));
  FDCE \romodatao_d2_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [4]),
        .Q(\romodatao_d2_reg[7]_5 [4]));
  FDCE \romodatao_d2_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [5]),
        .Q(\romodatao_d2_reg[7]_5 [5]));
  FDCE \romodatao_d2_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [6]),
        .Q(\romodatao_d2_reg[7]_5 [6]));
  FDCE \romodatao_d2_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [7]),
        .Q(\romodatao_d2_reg[7]_5 [7]));
  FDCE \romodatao_d2_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [8]),
        .Q(\romodatao_d2_reg[7]_5 [8]));
  FDCE \romodatao_d2_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_4 [9]),
        .Q(\romodatao_d2_reg[7]_5 [9]));
  FDCE \romodatao_d2_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [0]),
        .Q(\romodatao_d2_reg[8]_8 [0]));
  FDCE \romodatao_d2_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [10]),
        .Q(\romodatao_d2_reg[8]_8 [10]));
  FDCE \romodatao_d2_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [11]),
        .Q(\romodatao_d2_reg[8]_8 [11]));
  FDCE \romodatao_d2_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [12]),
        .Q(\romodatao_d2_reg[8]_8 [12]));
  FDCE \romodatao_d2_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [13]),
        .Q(\romodatao_d2_reg[8]_8 [13]));
  FDCE \romodatao_d2_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [1]),
        .Q(\romodatao_d2_reg[8]_8 [1]));
  FDCE \romodatao_d2_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [2]),
        .Q(\romodatao_d2_reg[8]_8 [2]));
  FDCE \romodatao_d2_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [3]),
        .Q(\romodatao_d2_reg[8]_8 [3]));
  FDCE \romodatao_d2_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [4]),
        .Q(\romodatao_d2_reg[8]_8 [4]));
  FDCE \romodatao_d2_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [5]),
        .Q(\romodatao_d2_reg[8]_8 [5]));
  FDCE \romodatao_d2_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [6]),
        .Q(\romodatao_d2_reg[8]_8 [6]));
  FDCE \romodatao_d2_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [7]),
        .Q(\romodatao_d2_reg[8]_8 [7]));
  FDCE \romodatao_d2_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [8]),
        .Q(\romodatao_d2_reg[8]_8 [8]));
  FDCE \romodatao_d2_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_7 [9]),
        .Q(\romodatao_d2_reg[8]_8 [9]));
  FDCE \romodatao_d3_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [0]),
        .Q(\romodatao_d3_reg[7]_6 [0]));
  FDCE \romodatao_d3_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [10]),
        .Q(\romodatao_d3_reg[7]_6 [10]));
  FDCE \romodatao_d3_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [11]),
        .Q(\romodatao_d3_reg[7]_6 [11]));
  FDCE \romodatao_d3_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [12]),
        .Q(\romodatao_d3_reg[7]_6 [12]));
  FDCE \romodatao_d3_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [13]),
        .Q(\romodatao_d3_reg[7]_6 [13]));
  FDCE \romodatao_d3_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [1]),
        .Q(\romodatao_d3_reg[7]_6 [1]));
  FDCE \romodatao_d3_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [2]),
        .Q(\romodatao_d3_reg[7]_6 [2]));
  FDCE \romodatao_d3_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [3]),
        .Q(\romodatao_d3_reg[7]_6 [3]));
  FDCE \romodatao_d3_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [4]),
        .Q(\romodatao_d3_reg[7]_6 [4]));
  FDCE \romodatao_d3_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [5]),
        .Q(\romodatao_d3_reg[7]_6 [5]));
  FDCE \romodatao_d3_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [6]),
        .Q(\romodatao_d3_reg[7]_6 [6]));
  FDCE \romodatao_d3_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [7]),
        .Q(\romodatao_d3_reg[7]_6 [7]));
  FDCE \romodatao_d3_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [8]),
        .Q(\romodatao_d3_reg[7]_6 [8]));
  FDCE \romodatao_d3_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_5 [9]),
        .Q(\romodatao_d3_reg[7]_6 [9]));
  FDCE \romodatao_d3_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [0]),
        .Q(\romodatao_d3_reg[8]_9 [0]));
  FDCE \romodatao_d3_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [10]),
        .Q(\romodatao_d3_reg[8]_9 [10]));
  FDCE \romodatao_d3_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [11]),
        .Q(\romodatao_d3_reg[8]_9 [11]));
  FDCE \romodatao_d3_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [12]),
        .Q(\romodatao_d3_reg[8]_9 [12]));
  FDCE \romodatao_d3_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [13]),
        .Q(\romodatao_d3_reg[8]_9 [13]));
  FDCE \romodatao_d3_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [1]),
        .Q(\romodatao_d3_reg[8]_9 [1]));
  FDCE \romodatao_d3_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [2]),
        .Q(\romodatao_d3_reg[8]_9 [2]));
  FDCE \romodatao_d3_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [3]),
        .Q(\romodatao_d3_reg[8]_9 [3]));
  FDCE \romodatao_d3_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [4]),
        .Q(\romodatao_d3_reg[8]_9 [4]));
  FDCE \romodatao_d3_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [5]),
        .Q(\romodatao_d3_reg[8]_9 [5]));
  FDCE \romodatao_d3_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [6]),
        .Q(\romodatao_d3_reg[8]_9 [6]));
  FDCE \romodatao_d3_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [7]),
        .Q(\romodatao_d3_reg[8]_9 [7]));
  FDCE \romodatao_d3_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [8]),
        .Q(\romodatao_d3_reg[8]_9 [8]));
  FDCE \romodatao_d3_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_8 [9]),
        .Q(\romodatao_d3_reg[8]_9 [9]));
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \row_reg[0]_i_1 
       (.I0(ramwe_s0),
        .I1(p_17_out[5]),
        .I2(p_17_out[4]),
        .I3(\col_reg_reg_n_0_[0] ),
        .I4(\row_reg_reg_n_0_[0] ),
        .O(\row_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    \row_reg[1]_i_1 
       (.I0(\row_reg_reg_n_0_[0] ),
        .I1(\col_reg_reg_n_0_[0] ),
        .I2(p_17_out[4]),
        .I3(p_17_out[5]),
        .I4(ramwe_s0),
        .I5(\row_reg_reg_n_0_[1] ),
        .O(\row_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_reg[2]_i_1 
       (.I0(\row_reg_reg_n_0_[1] ),
        .I1(\row_reg_reg_n_0_[0] ),
        .I2(row_reg),
        .I3(\row_reg_reg_n_0_[2] ),
        .O(\row_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_reg[2]_i_2 
       (.I0(\col_reg_reg_n_0_[0] ),
        .I1(p_17_out[4]),
        .I2(p_17_out[5]),
        .I3(stage2_cnt_reg_reg__0__0[5]),
        .I4(stage2_cnt_reg_reg__0__0[3]),
        .I5(stage2_cnt_reg_reg__0__0[4]),
        .O(row_reg));
  FDCE \row_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\row_reg[0]_i_1_n_0 ),
        .Q(\row_reg_reg_n_0_[0] ));
  FDCE \row_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\row_reg[1]_i_1_n_0 ),
        .Q(\row_reg_reg_n_0_[1] ));
  FDCE \row_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\row_reg[2]_i_1_n_0 ),
        .Q(\row_reg_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \stage2_cnt_reg[0]_i_1 
       (.I0(stage2_cnt_reg_reg__0),
        .I1(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \stage2_cnt_reg[1]_i_1 
       (.I0(stage2_cnt_reg_reg__0),
        .I1(\stage2_cnt_reg_reg_n_0_[1] ),
        .I2(stage2_reg_reg_n_0),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \stage2_cnt_reg[2]_i_1 
       (.I0(stage2_cnt_reg_reg__0),
        .I1(\stage2_cnt_reg_reg_n_0_[1] ),
        .I2(\stage2_cnt_reg_reg_n_0_[2] ),
        .I3(stage2_reg_reg_n_0),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \stage2_cnt_reg[3]_i_1 
       (.I0(\stage2_cnt_reg_reg_n_0_[1] ),
        .I1(stage2_cnt_reg_reg__0),
        .I2(\stage2_cnt_reg_reg_n_0_[2] ),
        .I3(stage2_cnt_reg_reg__0__0[3]),
        .I4(stage2_reg_reg_n_0),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \stage2_cnt_reg[4]_i_1 
       (.I0(\stage2_cnt_reg_reg_n_0_[2] ),
        .I1(stage2_cnt_reg_reg__0),
        .I2(\stage2_cnt_reg_reg_n_0_[1] ),
        .I3(stage2_cnt_reg_reg__0__0[3]),
        .I4(stage2_cnt_reg_reg__0__0[4]),
        .I5(stage2_reg_reg_n_0),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \stage2_cnt_reg[5]_i_1 
       (.I0(\stage2_cnt_reg[5]_i_2_n_0 ),
        .I1(stage2_cnt_reg_reg__0__0[4]),
        .I2(stage2_cnt_reg_reg__0__0[5]),
        .I3(stage2_reg_reg_n_0),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \stage2_cnt_reg[5]_i_2 
       (.I0(\stage2_cnt_reg_reg_n_0_[2] ),
        .I1(stage2_cnt_reg_reg__0),
        .I2(\stage2_cnt_reg_reg_n_0_[1] ),
        .I3(stage2_cnt_reg_reg__0__0[3]),
        .O(\stage2_cnt_reg[5]_i_2_n_0 ));
  FDPE \stage2_cnt_reg_reg[0] 
       (.C(CLK),
        .CE(col_2_reg),
        .D(\stage2_cnt_reg[0]_i_1_n_0 ),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0));
  FDPE \stage2_cnt_reg_reg[1] 
       (.C(CLK),
        .CE(col_2_reg),
        .D(p_0_in__0[1]),
        .PRE(RST),
        .Q(\stage2_cnt_reg_reg_n_0_[1] ));
  FDPE \stage2_cnt_reg_reg[2] 
       (.C(CLK),
        .CE(col_2_reg),
        .D(p_0_in__0[2]),
        .PRE(RST),
        .Q(\stage2_cnt_reg_reg_n_0_[2] ));
  FDPE \stage2_cnt_reg_reg[3] 
       (.C(CLK),
        .CE(col_2_reg),
        .D(p_0_in__0[3]),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0__0[3]));
  FDPE \stage2_cnt_reg_reg[4] 
       (.C(CLK),
        .CE(col_2_reg),
        .D(p_0_in__0[4]),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0__0[4]));
  FDPE \stage2_cnt_reg_reg[5] 
       (.C(CLK),
        .CE(col_2_reg),
        .D(p_0_in__0[5]),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0__0[5]));
  LUT4 #(
    .INIT(16'h8000)) 
    stage2_reg_i_1
       (.I0(\fram1_rd_d_reg[8] ),
        .I1(\inpcnt_reg_reg_n_0_[2] ),
        .I2(\inpcnt_reg_reg_n_0_[0] ),
        .I3(\inpcnt_reg_reg_n_0_[1] ),
        .O(stage2_reg));
  FDCE stage2_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(stage2_reg),
        .Q(stage2_reg_reg_n_0));
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4_reg_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E wmemsel_d4_reg_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(wmemsel_reg),
        .Q(wmemsel_d4_reg_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0));
  FDRE wmemsel_d5_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c
       (.C(CLK),
        .CE(1'b1),
        .D(wmemsel_d4_reg_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0),
        .Q(wmemsel_d5_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wmemsel_d5_reg_gate
       (.I0(wmemsel_d5_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0),
        .I1(odv_d4_reg_c),
        .O(wmemsel_d5_reg_gate_n_0));
  FDCE wmemsel_d6_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wmemsel_d5_reg_gate_n_0),
        .Q(wmemsel_s));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    wmemsel_reg_i_1
       (.I0(\col_reg[0]_i_2_n_0 ),
        .I1(stage2_cnt_reg_reg__0__0[5]),
        .I2(stage2_cnt_reg_reg__0__0[3]),
        .I3(stage2_cnt_reg_reg__0__0[4]),
        .I4(\col_reg_reg_n_0_[0] ),
        .I5(wmemsel_reg),
        .O(wmemsel_reg_i_1_n_0));
  FDCE wmemsel_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(wmemsel_reg_i_1_n_0),
        .Q(wmemsel_reg));
endmodule

module design_1_JpegEnc_0_0_DCT2D
   (odv_d3_reg_c_0,
    odv_d4_reg_c_0,
    odv_d5_reg_c_0,
    dataval_d1_reg_c,
    mdct_odval,
    even_not_odd,
    \rome2addro_s[10]_104 ,
    rmemsel_s,
    datareadyack_s,
    \datao_reg[12] ,
    \datao_reg[0] ,
    \datao_reg[12]_0 ,
    \datao_reg[0]_0 ,
    E,
    dcto,
    \datao_reg[3] ,
    \datao_reg[3]_0 ,
    \datao_reg[3]_1 ,
    \datao_reg[3]_2 ,
    \datao_reg[3]_3 ,
    \datao_reg[3]_4 ,
    \datao_reg[3]_5 ,
    \datao_reg[3]_6 ,
    \datao_reg[3]_7 ,
    \datao_reg[3]_8 ,
    ramraddro_s,
    out,
    \datao_reg[13] ,
    \datao_reg[13]_0 ,
    \datao_reg[13]_1 ,
    \datao_reg[13]_2 ,
    \datao_reg[13]_3 ,
    \datao_reg[13]_4 ,
    \datao_reg[13]_5 ,
    \datao_reg[13]_6 ,
    \datao_reg[13]_7 ,
    \datao_reg[13]_8 ,
    CLK,
    RST,
    Q,
    \datao_reg[13]_9 ,
    \datao_reg[13]_10 ,
    \datao_reg[13]_11 ,
    dataready_s,
    q,
    \data_rs_reg[9] ,
    full_reg_reg,
    D,
    \datao_reg[13]_12 ,
    \datao_reg[13]_13 ,
    \datao_reg[13]_14 ,
    \datao_reg[13]_15 ,
    \datao_reg[13]_16 ,
    even_not_odd_reg_0,
    \datao_reg[13]_17 ,
    \datao_reg[13]_18 ,
    \datao_reg[13]_19 ,
    \datao_reg[13]_20 ,
    \datao_reg[13]_21 ,
    \datao_reg[13]_22 ,
    rmemsel_reg_reg_0,
    ramdatao);
  output odv_d3_reg_c_0;
  output odv_d4_reg_c_0;
  output odv_d5_reg_c_0;
  output dataval_d1_reg_c;
  output mdct_odval;
  output even_not_odd;
  output [5:0]\rome2addro_s[10]_104 ;
  output rmemsel_s;
  output datareadyack_s;
  output \datao_reg[12] ;
  output \datao_reg[0] ;
  output \datao_reg[12]_0 ;
  output \datao_reg[0]_0 ;
  output [0:0]E;
  output [11:0]dcto;
  output [3:0]\datao_reg[3] ;
  output [3:0]\datao_reg[3]_0 ;
  output [3:0]\datao_reg[3]_1 ;
  output [3:0]\datao_reg[3]_2 ;
  output [3:0]\datao_reg[3]_3 ;
  output [3:0]\datao_reg[3]_4 ;
  output [3:0]\datao_reg[3]_5 ;
  output [3:0]\datao_reg[3]_6 ;
  output [3:0]\datao_reg[3]_7 ;
  output [3:0]\datao_reg[3]_8 ;
  output [5:0]ramraddro_s;
  output [13:0]out;
  output [13:0]\datao_reg[13] ;
  output [13:0]\datao_reg[13]_0 ;
  output [13:0]\datao_reg[13]_1 ;
  output [13:0]\datao_reg[13]_2 ;
  output [13:0]\datao_reg[13]_3 ;
  output [13:0]\datao_reg[13]_4 ;
  output [13:0]\datao_reg[13]_5 ;
  output [13:0]\datao_reg[13]_6 ;
  output [13:0]\datao_reg[13]_7 ;
  output [13:0]\datao_reg[13]_8 ;
  input CLK;
  input RST;
  input [13:0]Q;
  input [13:0]\datao_reg[13]_9 ;
  input [11:0]\datao_reg[13]_10 ;
  input [11:0]\datao_reg[13]_11 ;
  input dataready_s;
  input [9:0]q;
  input [9:0]\data_rs_reg[9] ;
  input full_reg_reg;
  input [13:0]D;
  input [13:0]\datao_reg[13]_12 ;
  input [13:0]\datao_reg[13]_13 ;
  input [13:0]\datao_reg[13]_14 ;
  input [13:0]\datao_reg[13]_15 ;
  input [13:0]\datao_reg[13]_16 ;
  input [14:0]even_not_odd_reg_0;
  input [11:0]\datao_reg[13]_17 ;
  input [11:0]\datao_reg[13]_18 ;
  input [11:0]\datao_reg[13]_19 ;
  input [11:0]\datao_reg[13]_20 ;
  input [11:0]\datao_reg[13]_21 ;
  input [11:0]\datao_reg[13]_22 ;
  input [9:0]rmemsel_reg_reg_0;
  input [0:0]ramdatao;

  wire CLK;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire RST;
  wire col_reg;
  wire \col_reg[0]_i_1__0_n_0 ;
  wire \col_reg[1]_i_1__0_n_0 ;
  wire \col_reg[2]_i_2__0_n_0 ;
  wire \col_reg_reg_n_0_[0] ;
  wire colr_reg;
  wire \colr_reg[0]_i_1_n_0 ;
  wire \colr_reg[1]_i_1_n_0 ;
  wire \colr_reg[2]_i_1_n_0 ;
  wire \colr_reg[2]_i_2_n_0 ;
  wire \colram_reg[0]_i_1_n_0 ;
  wire \colram_reg[1]_i_1_n_0 ;
  wire \colram_reg[2]_i_2_n_0 ;
  wire \colram_reg_reg_n_0_[0] ;
  wire \colram_reg_reg_n_0_[1] ;
  wire \colram_reg_reg_n_0_[2] ;
  wire [9:0]\data_rs_reg[9] ;
  wire \databuf_reg[0][10]_i_3_n_0 ;
  wire \databuf_reg[0][10]_i_4_n_0 ;
  wire \databuf_reg[0][10]_i_5_n_0 ;
  wire \databuf_reg[0][3]_i_2__0_n_0 ;
  wire \databuf_reg[0][3]_i_3__0_n_0 ;
  wire \databuf_reg[0][3]_i_4__0_n_0 ;
  wire \databuf_reg[0][3]_i_5__0_n_0 ;
  wire \databuf_reg[0][7]_i_2_n_0 ;
  wire \databuf_reg[0][7]_i_3__0_n_0 ;
  wire \databuf_reg[0][7]_i_4__0_n_0 ;
  wire \databuf_reg[0][7]_i_5__0_n_0 ;
  wire \databuf_reg[1][10]_i_2_n_0 ;
  wire \databuf_reg[1][10]_i_3_n_0 ;
  wire \databuf_reg[1][10]_i_4_n_0 ;
  wire \databuf_reg[1][3]_i_2__0_n_0 ;
  wire \databuf_reg[1][3]_i_3__0_n_0 ;
  wire \databuf_reg[1][3]_i_4__0_n_0 ;
  wire \databuf_reg[1][3]_i_5__0_n_0 ;
  wire \databuf_reg[1][7]_i_2__0_n_0 ;
  wire \databuf_reg[1][7]_i_3__0_n_0 ;
  wire \databuf_reg[1][7]_i_4__0_n_0 ;
  wire \databuf_reg[1][7]_i_5__0_n_0 ;
  wire \databuf_reg[2][10]_i_2_n_0 ;
  wire \databuf_reg[2][10]_i_3_n_0 ;
  wire \databuf_reg[2][10]_i_4_n_0 ;
  wire \databuf_reg[2][3]_i_2__0_n_0 ;
  wire \databuf_reg[2][3]_i_3__0_n_0 ;
  wire \databuf_reg[2][3]_i_4__0_n_0 ;
  wire \databuf_reg[2][3]_i_5__0_n_0 ;
  wire \databuf_reg[2][7]_i_2__0_n_0 ;
  wire \databuf_reg[2][7]_i_3__0_n_0 ;
  wire \databuf_reg[2][7]_i_4__0_n_0 ;
  wire \databuf_reg[2][7]_i_5__0_n_0 ;
  wire \databuf_reg[3][10]_i_2_n_0 ;
  wire \databuf_reg[3][10]_i_3_n_0 ;
  wire \databuf_reg[3][10]_i_4_n_0 ;
  wire \databuf_reg[3][3]_i_2__0_n_0 ;
  wire \databuf_reg[3][3]_i_3__0_n_0 ;
  wire \databuf_reg[3][3]_i_4__0_n_0 ;
  wire \databuf_reg[3][3]_i_5__0_n_0 ;
  wire \databuf_reg[3][7]_i_2__0_n_0 ;
  wire \databuf_reg[3][7]_i_3__0_n_0 ;
  wire \databuf_reg[3][7]_i_4__0_n_0 ;
  wire \databuf_reg[3][7]_i_5__0_n_0 ;
  wire \databuf_reg[4][10]_i_2_n_0 ;
  wire \databuf_reg[4][10]_i_3_n_0 ;
  wire \databuf_reg[4][10]_i_4_n_0 ;
  wire \databuf_reg[4][3]_i_2__0_n_0 ;
  wire \databuf_reg[4][3]_i_3__0_n_0 ;
  wire \databuf_reg[4][3]_i_4__0_n_0 ;
  wire \databuf_reg[4][3]_i_5__0_n_0 ;
  wire \databuf_reg[4][7]_i_2_n_0 ;
  wire \databuf_reg[4][7]_i_3__0_n_0 ;
  wire \databuf_reg[4][7]_i_4__0_n_0 ;
  wire \databuf_reg[4][7]_i_5__0_n_0 ;
  wire \databuf_reg[5][10]_i_2_n_0 ;
  wire \databuf_reg[5][10]_i_3_n_0 ;
  wire \databuf_reg[5][10]_i_4_n_0 ;
  wire \databuf_reg[5][3]_i_2__0_n_0 ;
  wire \databuf_reg[5][3]_i_3__0_n_0 ;
  wire \databuf_reg[5][3]_i_4__0_n_0 ;
  wire \databuf_reg[5][3]_i_5__0_n_0 ;
  wire \databuf_reg[5][7]_i_2_n_0 ;
  wire \databuf_reg[5][7]_i_3__0_n_0 ;
  wire \databuf_reg[5][7]_i_4__0_n_0 ;
  wire \databuf_reg[5][7]_i_5__0_n_0 ;
  wire \databuf_reg[6][10]_i_2_n_0 ;
  wire \databuf_reg[6][10]_i_3_n_0 ;
  wire \databuf_reg[6][10]_i_4_n_0 ;
  wire \databuf_reg[6][3]_i_2__0_n_0 ;
  wire \databuf_reg[6][3]_i_3__0_n_0 ;
  wire \databuf_reg[6][3]_i_4__0_n_0 ;
  wire \databuf_reg[6][3]_i_5__0_n_0 ;
  wire \databuf_reg[6][7]_i_2_n_0 ;
  wire \databuf_reg[6][7]_i_3__0_n_0 ;
  wire \databuf_reg[6][7]_i_4__0_n_0 ;
  wire \databuf_reg[6][7]_i_5__0_n_0 ;
  wire \databuf_reg[7][10]_i_2_n_0 ;
  wire \databuf_reg[7][10]_i_3_n_0 ;
  wire \databuf_reg[7][10]_i_4_n_0 ;
  wire \databuf_reg[7][3]_i_2__0_n_0 ;
  wire \databuf_reg[7][3]_i_3__0_n_0 ;
  wire \databuf_reg[7][3]_i_4__0_n_0 ;
  wire \databuf_reg[7][3]_i_5__0_n_0 ;
  wire \databuf_reg[7][7]_i_2_n_0 ;
  wire \databuf_reg[7][7]_i_3__0_n_0 ;
  wire \databuf_reg[7][7]_i_4__0_n_0 ;
  wire \databuf_reg[7][7]_i_5__0_n_0 ;
  wire \databuf_reg_reg[0][10]_i_1_n_2 ;
  wire \databuf_reg_reg[0][10]_i_1_n_3 ;
  wire \databuf_reg_reg[0][10]_i_1_n_5 ;
  wire \databuf_reg_reg[0][10]_i_1_n_6 ;
  wire \databuf_reg_reg[0][10]_i_1_n_7 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_4 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_5 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_6 ;
  wire \databuf_reg_reg[0][3]_i_1__0_n_7 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_3 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_4 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_5 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_6 ;
  wire \databuf_reg_reg[0][7]_i_1__0_n_7 ;
  wire [10:0]\databuf_reg_reg[0]_93 ;
  wire \databuf_reg_reg[1][10]_i_1_n_2 ;
  wire \databuf_reg_reg[1][10]_i_1_n_3 ;
  wire \databuf_reg_reg[1][10]_i_1_n_5 ;
  wire \databuf_reg_reg[1][10]_i_1_n_6 ;
  wire \databuf_reg_reg[1][10]_i_1_n_7 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_4 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_5 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_6 ;
  wire \databuf_reg_reg[1][3]_i_1__0_n_7 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_3 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_4 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_5 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_6 ;
  wire \databuf_reg_reg[1][7]_i_1__0_n_7 ;
  wire [10:0]\databuf_reg_reg[1]_91 ;
  wire \databuf_reg_reg[2][10]_i_1_n_2 ;
  wire \databuf_reg_reg[2][10]_i_1_n_3 ;
  wire \databuf_reg_reg[2][10]_i_1_n_5 ;
  wire \databuf_reg_reg[2][10]_i_1_n_6 ;
  wire \databuf_reg_reg[2][10]_i_1_n_7 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_4 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_5 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_6 ;
  wire \databuf_reg_reg[2][3]_i_1__0_n_7 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_3 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_4 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_5 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_6 ;
  wire \databuf_reg_reg[2][7]_i_1__0_n_7 ;
  wire [10:0]\databuf_reg_reg[2]_89 ;
  wire \databuf_reg_reg[3][10]_i_1_n_2 ;
  wire \databuf_reg_reg[3][10]_i_1_n_3 ;
  wire \databuf_reg_reg[3][10]_i_1_n_5 ;
  wire \databuf_reg_reg[3][10]_i_1_n_6 ;
  wire \databuf_reg_reg[3][10]_i_1_n_7 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_4 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_5 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_6 ;
  wire \databuf_reg_reg[3][3]_i_1__0_n_7 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_3 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_4 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_5 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_6 ;
  wire \databuf_reg_reg[3][7]_i_1__0_n_7 ;
  wire [10:0]\databuf_reg_reg[3]_87 ;
  wire [10:0]\databuf_reg_reg[4]0 ;
  wire \databuf_reg_reg[4][10]_i_1_n_2 ;
  wire \databuf_reg_reg[4][10]_i_1_n_3 ;
  wire \databuf_reg_reg[4][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[4][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[4][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[4][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[4][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[4][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[4][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[4][7]_i_1__0_n_3 ;
  wire [10:0]\databuf_reg_reg[4]_108 ;
  wire [10:0]\databuf_reg_reg[5]0 ;
  wire \databuf_reg_reg[5][10]_i_1_n_2 ;
  wire \databuf_reg_reg[5][10]_i_1_n_3 ;
  wire \databuf_reg_reg[5][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[5][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[5][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[5][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[5][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[5][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[5][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[5][7]_i_1__0_n_3 ;
  wire [10:0]\databuf_reg_reg[5]_107 ;
  wire [10:0]\databuf_reg_reg[6]0 ;
  wire \databuf_reg_reg[6][10]_i_1_n_2 ;
  wire \databuf_reg_reg[6][10]_i_1_n_3 ;
  wire \databuf_reg_reg[6][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[6][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[6][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[6][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[6][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[6][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[6][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[6][7]_i_1__0_n_3 ;
  wire [10:0]\databuf_reg_reg[6]_106 ;
  wire [10:0]\databuf_reg_reg[7]0 ;
  wire \databuf_reg_reg[7][10]_i_1_n_2 ;
  wire \databuf_reg_reg[7][10]_i_1_n_3 ;
  wire \databuf_reg_reg[7][3]_i_1__0_n_0 ;
  wire \databuf_reg_reg[7][3]_i_1__0_n_1 ;
  wire \databuf_reg_reg[7][3]_i_1__0_n_2 ;
  wire \databuf_reg_reg[7][3]_i_1__0_n_3 ;
  wire \databuf_reg_reg[7][7]_i_1__0_n_0 ;
  wire \databuf_reg_reg[7][7]_i_1__0_n_1 ;
  wire \databuf_reg_reg[7][7]_i_1__0_n_2 ;
  wire \databuf_reg_reg[7][7]_i_1__0_n_3 ;
  wire [10:0]\databuf_reg_reg[7]_105 ;
  wire \datao_reg[0] ;
  wire \datao_reg[0]_0 ;
  wire \datao_reg[12] ;
  wire \datao_reg[12]_0 ;
  wire [13:0]\datao_reg[13] ;
  wire [13:0]\datao_reg[13]_0 ;
  wire [13:0]\datao_reg[13]_1 ;
  wire [11:0]\datao_reg[13]_10 ;
  wire [11:0]\datao_reg[13]_11 ;
  wire [13:0]\datao_reg[13]_12 ;
  wire [13:0]\datao_reg[13]_13 ;
  wire [13:0]\datao_reg[13]_14 ;
  wire [13:0]\datao_reg[13]_15 ;
  wire [13:0]\datao_reg[13]_16 ;
  wire [11:0]\datao_reg[13]_17 ;
  wire [11:0]\datao_reg[13]_18 ;
  wire [11:0]\datao_reg[13]_19 ;
  wire [13:0]\datao_reg[13]_2 ;
  wire [11:0]\datao_reg[13]_20 ;
  wire [11:0]\datao_reg[13]_21 ;
  wire [11:0]\datao_reg[13]_22 ;
  wire [13:0]\datao_reg[13]_3 ;
  wire [13:0]\datao_reg[13]_4 ;
  wire [13:0]\datao_reg[13]_5 ;
  wire [13:0]\datao_reg[13]_6 ;
  wire [13:0]\datao_reg[13]_7 ;
  wire [13:0]\datao_reg[13]_8 ;
  wire [13:0]\datao_reg[13]_9 ;
  wire [3:0]\datao_reg[3] ;
  wire [3:0]\datao_reg[3]_0 ;
  wire [3:0]\datao_reg[3]_1 ;
  wire [3:0]\datao_reg[3]_2 ;
  wire [3:0]\datao_reg[3]_3 ;
  wire [3:0]\datao_reg[3]_4 ;
  wire [3:0]\datao_reg[3]_5 ;
  wire [3:0]\datao_reg[3]_6 ;
  wire [3:0]\datao_reg[3]_7 ;
  wire [3:0]\datao_reg[3]_8 ;
  wire dataready_2_reg;
  wire dataready_s;
  wire datareadyack_i_1_n_0;
  wire datareadyack_s;
  wire dataval_d1_reg_c;
  wire [11:0]dcto;
  wire [23:2]dcto_1;
  wire [23:4]dcto_2;
  wire \dcto_2[10]_i_1__0_n_0 ;
  wire \dcto_2[11]_i_1__0_n_0 ;
  wire \dcto_2[12]_i_1__0_n_0 ;
  wire \dcto_2[13]_i_10__0_n_0 ;
  wire \dcto_2[13]_i_11__0_n_0 ;
  wire \dcto_2[13]_i_12__0_n_0 ;
  wire \dcto_2[13]_i_13__0_n_0 ;
  wire \dcto_2[13]_i_14__0_n_0 ;
  wire \dcto_2[13]_i_15__0_n_0 ;
  wire \dcto_2[13]_i_16__0_n_0 ;
  wire \dcto_2[13]_i_17__0_n_0 ;
  wire \dcto_2[13]_i_18__0_n_0 ;
  wire \dcto_2[13]_i_19__0_n_0 ;
  wire \dcto_2[13]_i_1__0_n_0 ;
  wire \dcto_2[13]_i_4__0_n_0 ;
  wire \dcto_2[13]_i_5__0_n_0 ;
  wire \dcto_2[13]_i_6__0_n_0 ;
  wire \dcto_2[13]_i_7__0_n_0 ;
  wire \dcto_2[13]_i_8__0_n_0 ;
  wire \dcto_2[13]_i_9__0_n_0 ;
  wire \dcto_2[14]_i_1__0_n_0 ;
  wire \dcto_2[15]_i_1__0_n_0 ;
  wire \dcto_2[16]_i_1__0_n_0 ;
  wire \dcto_2[17]_i_10__0_n_0 ;
  wire \dcto_2[17]_i_11__0_n_0 ;
  wire \dcto_2[17]_i_12__0_n_0 ;
  wire \dcto_2[17]_i_13__0_n_0 ;
  wire \dcto_2[17]_i_14__0_n_0 ;
  wire \dcto_2[17]_i_15__0_n_0 ;
  wire \dcto_2[17]_i_16__0_n_0 ;
  wire \dcto_2[17]_i_17__0_n_0 ;
  wire \dcto_2[17]_i_18__0_n_0 ;
  wire \dcto_2[17]_i_19__0_n_0 ;
  wire \dcto_2[17]_i_1__0_n_0 ;
  wire \dcto_2[17]_i_4__0_n_0 ;
  wire \dcto_2[17]_i_5__0_n_0 ;
  wire \dcto_2[17]_i_6__0_n_0 ;
  wire \dcto_2[17]_i_7__0_n_0 ;
  wire \dcto_2[17]_i_8__0_n_0 ;
  wire \dcto_2[17]_i_9__0_n_0 ;
  wire \dcto_2[18]_i_1__0_n_0 ;
  wire \dcto_2[23]_i_1_n_0 ;
  wire \dcto_2[23]_i_4_n_0 ;
  wire \dcto_2[23]_i_5_n_0 ;
  wire \dcto_2[23]_i_6_n_0 ;
  wire \dcto_2[23]_i_7_n_0 ;
  wire \dcto_2[4]_i_1__0_n_0 ;
  wire \dcto_2[5]_i_1__0_n_0 ;
  wire \dcto_2[5]_i_4__0_n_0 ;
  wire \dcto_2[5]_i_5__0_n_0 ;
  wire \dcto_2[5]_i_6__0_n_0 ;
  wire \dcto_2[5]_i_7__0_n_0 ;
  wire \dcto_2[5]_i_8__0_n_0 ;
  wire \dcto_2[5]_i_9__0_n_0 ;
  wire \dcto_2[6]_i_1__0_n_0 ;
  wire \dcto_2[7]_i_1__0_n_0 ;
  wire \dcto_2[8]_i_1__0_n_0 ;
  wire \dcto_2[9]_i_10__0_n_0 ;
  wire \dcto_2[9]_i_11__0_n_0 ;
  wire \dcto_2[9]_i_12__0_n_0 ;
  wire \dcto_2[9]_i_13__0_n_0 ;
  wire \dcto_2[9]_i_14__0_n_0 ;
  wire \dcto_2[9]_i_15__0_n_0 ;
  wire \dcto_2[9]_i_16__0_n_0 ;
  wire \dcto_2[9]_i_17__0_n_0 ;
  wire \dcto_2[9]_i_18__0_n_0 ;
  wire \dcto_2[9]_i_19__0_n_0 ;
  wire \dcto_2[9]_i_1__0_n_0 ;
  wire \dcto_2[9]_i_4__0_n_0 ;
  wire \dcto_2[9]_i_5__0_n_0 ;
  wire \dcto_2[9]_i_6__0_n_0 ;
  wire \dcto_2[9]_i_7__0_n_0 ;
  wire \dcto_2[9]_i_8__0_n_0 ;
  wire \dcto_2[9]_i_9__0_n_0 ;
  wire \dcto_2_reg[13]_i_2__0_n_0 ;
  wire \dcto_2_reg[13]_i_2__0_n_1 ;
  wire \dcto_2_reg[13]_i_2__0_n_2 ;
  wire \dcto_2_reg[13]_i_2__0_n_3 ;
  wire \dcto_2_reg[13]_i_2__0_n_4 ;
  wire \dcto_2_reg[13]_i_2__0_n_5 ;
  wire \dcto_2_reg[13]_i_2__0_n_6 ;
  wire \dcto_2_reg[13]_i_2__0_n_7 ;
  wire \dcto_2_reg[13]_i_3__0_n_0 ;
  wire \dcto_2_reg[13]_i_3__0_n_1 ;
  wire \dcto_2_reg[13]_i_3__0_n_2 ;
  wire \dcto_2_reg[13]_i_3__0_n_3 ;
  wire \dcto_2_reg[13]_i_3__0_n_4 ;
  wire \dcto_2_reg[13]_i_3__0_n_5 ;
  wire \dcto_2_reg[13]_i_3__0_n_6 ;
  wire \dcto_2_reg[13]_i_3__0_n_7 ;
  wire \dcto_2_reg[17]_i_2__0_n_0 ;
  wire \dcto_2_reg[17]_i_2__0_n_1 ;
  wire \dcto_2_reg[17]_i_2__0_n_2 ;
  wire \dcto_2_reg[17]_i_2__0_n_3 ;
  wire \dcto_2_reg[17]_i_2__0_n_4 ;
  wire \dcto_2_reg[17]_i_2__0_n_5 ;
  wire \dcto_2_reg[17]_i_2__0_n_6 ;
  wire \dcto_2_reg[17]_i_2__0_n_7 ;
  wire \dcto_2_reg[17]_i_3__0_n_0 ;
  wire \dcto_2_reg[17]_i_3__0_n_1 ;
  wire \dcto_2_reg[17]_i_3__0_n_2 ;
  wire \dcto_2_reg[17]_i_3__0_n_3 ;
  wire \dcto_2_reg[17]_i_3__0_n_4 ;
  wire \dcto_2_reg[17]_i_3__0_n_5 ;
  wire \dcto_2_reg[17]_i_3__0_n_6 ;
  wire \dcto_2_reg[17]_i_3__0_n_7 ;
  wire \dcto_2_reg[23]_i_2_n_2 ;
  wire \dcto_2_reg[23]_i_2_n_7 ;
  wire \dcto_2_reg[23]_i_3_n_2 ;
  wire \dcto_2_reg[23]_i_3_n_7 ;
  wire \dcto_2_reg[5]_i_2__0_n_0 ;
  wire \dcto_2_reg[5]_i_2__0_n_1 ;
  wire \dcto_2_reg[5]_i_2__0_n_2 ;
  wire \dcto_2_reg[5]_i_2__0_n_3 ;
  wire \dcto_2_reg[5]_i_2__0_n_4 ;
  wire \dcto_2_reg[5]_i_2__0_n_5 ;
  wire \dcto_2_reg[5]_i_3__0_n_0 ;
  wire \dcto_2_reg[5]_i_3__0_n_1 ;
  wire \dcto_2_reg[5]_i_3__0_n_2 ;
  wire \dcto_2_reg[5]_i_3__0_n_3 ;
  wire \dcto_2_reg[5]_i_3__0_n_4 ;
  wire \dcto_2_reg[5]_i_3__0_n_5 ;
  wire \dcto_2_reg[9]_i_2__0_n_0 ;
  wire \dcto_2_reg[9]_i_2__0_n_1 ;
  wire \dcto_2_reg[9]_i_2__0_n_2 ;
  wire \dcto_2_reg[9]_i_2__0_n_3 ;
  wire \dcto_2_reg[9]_i_2__0_n_4 ;
  wire \dcto_2_reg[9]_i_2__0_n_5 ;
  wire \dcto_2_reg[9]_i_2__0_n_6 ;
  wire \dcto_2_reg[9]_i_2__0_n_7 ;
  wire \dcto_2_reg[9]_i_3__0_n_0 ;
  wire \dcto_2_reg[9]_i_3__0_n_1 ;
  wire \dcto_2_reg[9]_i_3__0_n_2 ;
  wire \dcto_2_reg[9]_i_3__0_n_3 ;
  wire \dcto_2_reg[9]_i_3__0_n_4 ;
  wire \dcto_2_reg[9]_i_3__0_n_5 ;
  wire \dcto_2_reg[9]_i_3__0_n_6 ;
  wire \dcto_2_reg[9]_i_3__0_n_7 ;
  wire [23:6]dcto_3;
  wire \dcto_3[10]_i_1__0_n_0 ;
  wire \dcto_3[11]_i_10__0_n_0 ;
  wire \dcto_3[11]_i_11__0_n_0 ;
  wire \dcto_3[11]_i_12__0_n_0 ;
  wire \dcto_3[11]_i_13__0_n_0 ;
  wire \dcto_3[11]_i_14__0_n_0 ;
  wire \dcto_3[11]_i_15__0_n_0 ;
  wire \dcto_3[11]_i_16__0_n_0 ;
  wire \dcto_3[11]_i_17__0_n_0 ;
  wire \dcto_3[11]_i_18__0_n_0 ;
  wire \dcto_3[11]_i_19__0_n_0 ;
  wire \dcto_3[11]_i_1__0_n_0 ;
  wire \dcto_3[11]_i_4__0_n_0 ;
  wire \dcto_3[11]_i_5__0_n_0 ;
  wire \dcto_3[11]_i_6__0_n_0 ;
  wire \dcto_3[11]_i_7__0_n_0 ;
  wire \dcto_3[11]_i_8__0_n_0 ;
  wire \dcto_3[11]_i_9__0_n_0 ;
  wire \dcto_3[12]_i_1__0_n_0 ;
  wire \dcto_3[13]_i_1__0_n_0 ;
  wire \dcto_3[14]_i_1__0_n_0 ;
  wire \dcto_3[15]_i_10__0_n_0 ;
  wire \dcto_3[15]_i_11__0_n_0 ;
  wire \dcto_3[15]_i_12__0_n_0 ;
  wire \dcto_3[15]_i_13__0_n_0 ;
  wire \dcto_3[15]_i_14__0_n_0 ;
  wire \dcto_3[15]_i_15__0_n_0 ;
  wire \dcto_3[15]_i_16__0_n_0 ;
  wire \dcto_3[15]_i_17__0_n_0 ;
  wire \dcto_3[15]_i_18__0_n_0 ;
  wire \dcto_3[15]_i_19__0_n_0 ;
  wire \dcto_3[15]_i_1__0_n_0 ;
  wire \dcto_3[15]_i_4__0_n_0 ;
  wire \dcto_3[15]_i_5__0_n_0 ;
  wire \dcto_3[15]_i_6__0_n_0 ;
  wire \dcto_3[15]_i_7__0_n_0 ;
  wire \dcto_3[15]_i_8__0_n_0 ;
  wire \dcto_3[15]_i_9__0_n_0 ;
  wire \dcto_3[16]_i_1__0_n_0 ;
  wire \dcto_3[17]_i_1__0_n_0 ;
  wire \dcto_3[18]_i_1__0_n_0 ;
  wire \dcto_3[19]_i_10__0_n_0 ;
  wire \dcto_3[19]_i_11__0_n_0 ;
  wire \dcto_3[19]_i_12__0_n_0 ;
  wire \dcto_3[19]_i_13__0_n_0 ;
  wire \dcto_3[19]_i_14__0_n_0 ;
  wire \dcto_3[19]_i_15__0_n_0 ;
  wire \dcto_3[19]_i_16__0_n_0 ;
  wire \dcto_3[19]_i_17__0_n_0 ;
  wire \dcto_3[19]_i_18__0_n_0 ;
  wire \dcto_3[19]_i_19__0_n_0 ;
  wire \dcto_3[19]_i_1__0_n_0 ;
  wire \dcto_3[19]_i_4__0_n_0 ;
  wire \dcto_3[19]_i_5__0_n_0 ;
  wire \dcto_3[19]_i_6__0_n_0 ;
  wire \dcto_3[19]_i_7__0_n_0 ;
  wire \dcto_3[19]_i_8__0_n_0 ;
  wire \dcto_3[19]_i_9__0_n_0 ;
  wire \dcto_3[20]_i_1__0_n_0 ;
  wire \dcto_3[23]_i_1_n_0 ;
  wire \dcto_3[23]_i_4_n_0 ;
  wire \dcto_3[23]_i_5_n_0 ;
  wire \dcto_3[23]_i_6_n_0 ;
  wire \dcto_3[23]_i_7_n_0 ;
  wire \dcto_3[6]_i_1__0_n_0 ;
  wire \dcto_3[7]_i_1__0_n_0 ;
  wire \dcto_3[7]_i_4__0_n_0 ;
  wire \dcto_3[7]_i_5__0_n_0 ;
  wire \dcto_3[7]_i_6__0_n_0 ;
  wire \dcto_3[7]_i_7__0_n_0 ;
  wire \dcto_3[7]_i_8__0_n_0 ;
  wire \dcto_3[7]_i_9__0_n_0 ;
  wire \dcto_3[8]_i_1__0_n_0 ;
  wire \dcto_3[9]_i_1__0_n_0 ;
  wire \dcto_3_reg[11]_i_2__0_n_0 ;
  wire \dcto_3_reg[11]_i_2__0_n_1 ;
  wire \dcto_3_reg[11]_i_2__0_n_2 ;
  wire \dcto_3_reg[11]_i_2__0_n_3 ;
  wire \dcto_3_reg[11]_i_2__0_n_4 ;
  wire \dcto_3_reg[11]_i_2__0_n_5 ;
  wire \dcto_3_reg[11]_i_2__0_n_6 ;
  wire \dcto_3_reg[11]_i_2__0_n_7 ;
  wire \dcto_3_reg[11]_i_3__0_n_0 ;
  wire \dcto_3_reg[11]_i_3__0_n_1 ;
  wire \dcto_3_reg[11]_i_3__0_n_2 ;
  wire \dcto_3_reg[11]_i_3__0_n_3 ;
  wire \dcto_3_reg[11]_i_3__0_n_4 ;
  wire \dcto_3_reg[11]_i_3__0_n_5 ;
  wire \dcto_3_reg[11]_i_3__0_n_6 ;
  wire \dcto_3_reg[11]_i_3__0_n_7 ;
  wire \dcto_3_reg[15]_i_2__0_n_0 ;
  wire \dcto_3_reg[15]_i_2__0_n_1 ;
  wire \dcto_3_reg[15]_i_2__0_n_2 ;
  wire \dcto_3_reg[15]_i_2__0_n_3 ;
  wire \dcto_3_reg[15]_i_2__0_n_4 ;
  wire \dcto_3_reg[15]_i_2__0_n_5 ;
  wire \dcto_3_reg[15]_i_2__0_n_6 ;
  wire \dcto_3_reg[15]_i_2__0_n_7 ;
  wire \dcto_3_reg[15]_i_3__0_n_0 ;
  wire \dcto_3_reg[15]_i_3__0_n_1 ;
  wire \dcto_3_reg[15]_i_3__0_n_2 ;
  wire \dcto_3_reg[15]_i_3__0_n_3 ;
  wire \dcto_3_reg[15]_i_3__0_n_4 ;
  wire \dcto_3_reg[15]_i_3__0_n_5 ;
  wire \dcto_3_reg[15]_i_3__0_n_6 ;
  wire \dcto_3_reg[15]_i_3__0_n_7 ;
  wire \dcto_3_reg[19]_i_2__0_n_0 ;
  wire \dcto_3_reg[19]_i_2__0_n_1 ;
  wire \dcto_3_reg[19]_i_2__0_n_2 ;
  wire \dcto_3_reg[19]_i_2__0_n_3 ;
  wire \dcto_3_reg[19]_i_2__0_n_4 ;
  wire \dcto_3_reg[19]_i_2__0_n_5 ;
  wire \dcto_3_reg[19]_i_2__0_n_6 ;
  wire \dcto_3_reg[19]_i_2__0_n_7 ;
  wire \dcto_3_reg[19]_i_3__0_n_0 ;
  wire \dcto_3_reg[19]_i_3__0_n_1 ;
  wire \dcto_3_reg[19]_i_3__0_n_2 ;
  wire \dcto_3_reg[19]_i_3__0_n_3 ;
  wire \dcto_3_reg[19]_i_3__0_n_4 ;
  wire \dcto_3_reg[19]_i_3__0_n_5 ;
  wire \dcto_3_reg[19]_i_3__0_n_6 ;
  wire \dcto_3_reg[19]_i_3__0_n_7 ;
  wire \dcto_3_reg[23]_i_2_n_2 ;
  wire \dcto_3_reg[23]_i_2_n_7 ;
  wire \dcto_3_reg[23]_i_3_n_2 ;
  wire \dcto_3_reg[23]_i_3_n_7 ;
  wire \dcto_3_reg[7]_i_2__0_n_0 ;
  wire \dcto_3_reg[7]_i_2__0_n_1 ;
  wire \dcto_3_reg[7]_i_2__0_n_2 ;
  wire \dcto_3_reg[7]_i_2__0_n_3 ;
  wire \dcto_3_reg[7]_i_2__0_n_4 ;
  wire \dcto_3_reg[7]_i_2__0_n_5 ;
  wire \dcto_3_reg[7]_i_3__0_n_0 ;
  wire \dcto_3_reg[7]_i_3__0_n_1 ;
  wire \dcto_3_reg[7]_i_3__0_n_2 ;
  wire \dcto_3_reg[7]_i_3__0_n_3 ;
  wire \dcto_3_reg[7]_i_3__0_n_4 ;
  wire \dcto_3_reg[7]_i_3__0_n_5 ;
  wire [23:8]dcto_4;
  wire \dcto_4[10]_i_1__0_n_0 ;
  wire \dcto_4[11]_i_1__0_n_0 ;
  wire \dcto_4[12]_i_1__0_n_0 ;
  wire \dcto_4[13]_i_10__0_n_0 ;
  wire \dcto_4[13]_i_11__0_n_0 ;
  wire \dcto_4[13]_i_12__0_n_0 ;
  wire \dcto_4[13]_i_13_n_0 ;
  wire \dcto_4[13]_i_14__0_n_0 ;
  wire \dcto_4[13]_i_15__0_n_0 ;
  wire \dcto_4[13]_i_16__0_n_0 ;
  wire \dcto_4[13]_i_17_n_0 ;
  wire \dcto_4[13]_i_18__0_n_0 ;
  wire \dcto_4[13]_i_19__0_n_0 ;
  wire \dcto_4[13]_i_1__0_n_0 ;
  wire \dcto_4[13]_i_4_n_0 ;
  wire \dcto_4[13]_i_5__0_n_0 ;
  wire \dcto_4[13]_i_6__0_n_0 ;
  wire \dcto_4[13]_i_7__0_n_0 ;
  wire \dcto_4[13]_i_8__0_n_0 ;
  wire \dcto_4[13]_i_9__0_n_0 ;
  wire \dcto_4[14]_i_1__0_n_0 ;
  wire \dcto_4[15]_i_1__0_n_0 ;
  wire \dcto_4[16]_i_1__0_n_0 ;
  wire \dcto_4[17]_i_10__0_n_0 ;
  wire \dcto_4[17]_i_11__0_n_0 ;
  wire \dcto_4[17]_i_12__0_n_0 ;
  wire \dcto_4[17]_i_13__0_n_0 ;
  wire \dcto_4[17]_i_14__0_n_0 ;
  wire \dcto_4[17]_i_15__0_n_0 ;
  wire \dcto_4[17]_i_16__0_n_0 ;
  wire \dcto_4[17]_i_17__0_n_0 ;
  wire \dcto_4[17]_i_18__0_n_0 ;
  wire \dcto_4[17]_i_19__0_n_0 ;
  wire \dcto_4[17]_i_1__0_n_0 ;
  wire \dcto_4[17]_i_4__0_n_0 ;
  wire \dcto_4[17]_i_5__0_n_0 ;
  wire \dcto_4[17]_i_6__0_n_0 ;
  wire \dcto_4[17]_i_7__0_n_0 ;
  wire \dcto_4[17]_i_8__0_n_0 ;
  wire \dcto_4[17]_i_9__0_n_0 ;
  wire \dcto_4[18]_i_1__0_n_0 ;
  wire \dcto_4[19]_i_1__0_n_0 ;
  wire \dcto_4[20]_i_1__0_n_0 ;
  wire \dcto_4[21]_i_10__0_n_0 ;
  wire \dcto_4[21]_i_11__0_n_0 ;
  wire \dcto_4[21]_i_12__0_n_0 ;
  wire \dcto_4[21]_i_13__0_n_0 ;
  wire \dcto_4[21]_i_14__0_n_0 ;
  wire \dcto_4[21]_i_15__0_n_0 ;
  wire \dcto_4[21]_i_16__0_n_0 ;
  wire \dcto_4[21]_i_17__0_n_0 ;
  wire \dcto_4[21]_i_18_n_0 ;
  wire \dcto_4[21]_i_19_n_0 ;
  wire \dcto_4[21]_i_1__0_n_0 ;
  wire \dcto_4[21]_i_4__0_n_0 ;
  wire \dcto_4[21]_i_5__0_n_0 ;
  wire \dcto_4[21]_i_6__0_n_0 ;
  wire \dcto_4[21]_i_7__0_n_0 ;
  wire \dcto_4[21]_i_8__0_n_0 ;
  wire \dcto_4[21]_i_9__0_n_0 ;
  wire \dcto_4[22]_i_1_n_0 ;
  wire \dcto_4[23]_i_1_n_0 ;
  wire \dcto_4[23]_i_4_n_0 ;
  wire \dcto_4[23]_i_5_n_0 ;
  wire \dcto_4[23]_i_6_n_0 ;
  wire \dcto_4[23]_i_7_n_0 ;
  wire \dcto_4[8]_i_1_n_0 ;
  wire \dcto_4[9]_i_1_n_0 ;
  wire \dcto_4[9]_i_4_n_0 ;
  wire \dcto_4[9]_i_5_n_0 ;
  wire \dcto_4[9]_i_6_n_0 ;
  wire \dcto_4[9]_i_7_n_0 ;
  wire \dcto_4[9]_i_8_n_0 ;
  wire \dcto_4[9]_i_9_n_0 ;
  wire \dcto_4_reg[13]_i_2__0_n_0 ;
  wire \dcto_4_reg[13]_i_2__0_n_1 ;
  wire \dcto_4_reg[13]_i_2__0_n_2 ;
  wire \dcto_4_reg[13]_i_2__0_n_3 ;
  wire \dcto_4_reg[13]_i_2__0_n_4 ;
  wire \dcto_4_reg[13]_i_2__0_n_5 ;
  wire \dcto_4_reg[13]_i_2__0_n_6 ;
  wire \dcto_4_reg[13]_i_2__0_n_7 ;
  wire \dcto_4_reg[13]_i_3__0_n_0 ;
  wire \dcto_4_reg[13]_i_3__0_n_1 ;
  wire \dcto_4_reg[13]_i_3__0_n_2 ;
  wire \dcto_4_reg[13]_i_3__0_n_3 ;
  wire \dcto_4_reg[13]_i_3__0_n_4 ;
  wire \dcto_4_reg[13]_i_3__0_n_5 ;
  wire \dcto_4_reg[13]_i_3__0_n_6 ;
  wire \dcto_4_reg[13]_i_3__0_n_7 ;
  wire \dcto_4_reg[17]_i_2__0_n_0 ;
  wire \dcto_4_reg[17]_i_2__0_n_1 ;
  wire \dcto_4_reg[17]_i_2__0_n_2 ;
  wire \dcto_4_reg[17]_i_2__0_n_3 ;
  wire \dcto_4_reg[17]_i_2__0_n_4 ;
  wire \dcto_4_reg[17]_i_2__0_n_5 ;
  wire \dcto_4_reg[17]_i_2__0_n_6 ;
  wire \dcto_4_reg[17]_i_2__0_n_7 ;
  wire \dcto_4_reg[17]_i_3__0_n_0 ;
  wire \dcto_4_reg[17]_i_3__0_n_1 ;
  wire \dcto_4_reg[17]_i_3__0_n_2 ;
  wire \dcto_4_reg[17]_i_3__0_n_3 ;
  wire \dcto_4_reg[17]_i_3__0_n_4 ;
  wire \dcto_4_reg[17]_i_3__0_n_5 ;
  wire \dcto_4_reg[17]_i_3__0_n_6 ;
  wire \dcto_4_reg[17]_i_3__0_n_7 ;
  wire \dcto_4_reg[21]_i_2__0_n_0 ;
  wire \dcto_4_reg[21]_i_2__0_n_1 ;
  wire \dcto_4_reg[21]_i_2__0_n_2 ;
  wire \dcto_4_reg[21]_i_2__0_n_3 ;
  wire \dcto_4_reg[21]_i_2__0_n_4 ;
  wire \dcto_4_reg[21]_i_2__0_n_5 ;
  wire \dcto_4_reg[21]_i_2__0_n_6 ;
  wire \dcto_4_reg[21]_i_2__0_n_7 ;
  wire \dcto_4_reg[21]_i_3__0_n_0 ;
  wire \dcto_4_reg[21]_i_3__0_n_1 ;
  wire \dcto_4_reg[21]_i_3__0_n_2 ;
  wire \dcto_4_reg[21]_i_3__0_n_3 ;
  wire \dcto_4_reg[21]_i_3__0_n_4 ;
  wire \dcto_4_reg[21]_i_3__0_n_5 ;
  wire \dcto_4_reg[21]_i_3__0_n_6 ;
  wire \dcto_4_reg[21]_i_3__0_n_7 ;
  wire \dcto_4_reg[23]_i_2_n_2 ;
  wire \dcto_4_reg[23]_i_2_n_7 ;
  wire \dcto_4_reg[23]_i_3_n_2 ;
  wire \dcto_4_reg[23]_i_3_n_7 ;
  wire \dcto_4_reg[9]_i_2_n_0 ;
  wire \dcto_4_reg[9]_i_2_n_1 ;
  wire \dcto_4_reg[9]_i_2_n_2 ;
  wire \dcto_4_reg[9]_i_2_n_3 ;
  wire \dcto_4_reg[9]_i_2_n_4 ;
  wire \dcto_4_reg[9]_i_2_n_5 ;
  wire \dcto_4_reg[9]_i_3_n_0 ;
  wire \dcto_4_reg[9]_i_3_n_1 ;
  wire \dcto_4_reg[9]_i_3_n_2 ;
  wire \dcto_4_reg[9]_i_3_n_3 ;
  wire \dcto_4_reg[9]_i_3_n_4 ;
  wire \dcto_4_reg[9]_i_3_n_5 ;
  wire \dcto_5[10]_i_1_n_0 ;
  wire \dcto_5[11]_i_1_n_0 ;
  wire \dcto_5[11]_i_4_n_0 ;
  wire \dcto_5[11]_i_5_n_0 ;
  wire \dcto_5[11]_i_6_n_0 ;
  wire \dcto_5[11]_i_7_n_0 ;
  wire \dcto_5[11]_i_8_n_0 ;
  wire \dcto_5[12]_i_1_n_0 ;
  wire \dcto_5[13]_i_1_n_0 ;
  wire \dcto_5[14]_i_1_n_0 ;
  wire \dcto_5[15]_i_10_n_0 ;
  wire \dcto_5[15]_i_11_n_0 ;
  wire \dcto_5[15]_i_12_n_0 ;
  wire \dcto_5[15]_i_13_n_0 ;
  wire \dcto_5[15]_i_14_n_0 ;
  wire \dcto_5[15]_i_15_n_0 ;
  wire \dcto_5[15]_i_16_n_0 ;
  wire \dcto_5[15]_i_17_n_0 ;
  wire \dcto_5[15]_i_18_n_0 ;
  wire \dcto_5[15]_i_19_n_0 ;
  wire \dcto_5[15]_i_1_n_0 ;
  wire \dcto_5[15]_i_4_n_0 ;
  wire \dcto_5[15]_i_5_n_0 ;
  wire \dcto_5[15]_i_6_n_0 ;
  wire \dcto_5[15]_i_7_n_0 ;
  wire \dcto_5[15]_i_8_n_0 ;
  wire \dcto_5[15]_i_9_n_0 ;
  wire \dcto_5[16]_i_1_n_0 ;
  wire \dcto_5[17]_i_1_n_0 ;
  wire \dcto_5[18]_i_1_n_0 ;
  wire \dcto_5[19]_i_10_n_0 ;
  wire \dcto_5[19]_i_11_n_0 ;
  wire \dcto_5[19]_i_12_n_0 ;
  wire \dcto_5[19]_i_13_n_0 ;
  wire \dcto_5[19]_i_14_n_0 ;
  wire \dcto_5[19]_i_15_n_0 ;
  wire \dcto_5[19]_i_16_n_0 ;
  wire \dcto_5[19]_i_17_n_0 ;
  wire \dcto_5[19]_i_18_n_0 ;
  wire \dcto_5[19]_i_19_n_0 ;
  wire \dcto_5[19]_i_1_n_0 ;
  wire \dcto_5[19]_i_4_n_0 ;
  wire \dcto_5[19]_i_5_n_0 ;
  wire \dcto_5[19]_i_6_n_0 ;
  wire \dcto_5[19]_i_7_n_0 ;
  wire \dcto_5[19]_i_8_n_0 ;
  wire \dcto_5[19]_i_9_n_0 ;
  wire \dcto_5[20]_i_1_n_0 ;
  wire \dcto_5[21]_i_1_n_0 ;
  wire \dcto_5[22]_i_1_n_0 ;
  wire \dcto_5[23]_i_10_n_0 ;
  wire \dcto_5[23]_i_11_n_0 ;
  wire \dcto_5[23]_i_12_n_0 ;
  wire \dcto_5[23]_i_13_n_0 ;
  wire \dcto_5[23]_i_14_n_0 ;
  wire \dcto_5[23]_i_15_n_0 ;
  wire \dcto_5[23]_i_16_n_0 ;
  wire \dcto_5[23]_i_17_n_0 ;
  wire \dcto_5[23]_i_1_n_0 ;
  wire \dcto_5[23]_i_4_n_0 ;
  wire \dcto_5[23]_i_5_n_0 ;
  wire \dcto_5[23]_i_6_n_0 ;
  wire \dcto_5[23]_i_7_n_0 ;
  wire \dcto_5[23]_i_8_n_0 ;
  wire \dcto_5[23]_i_9_n_0 ;
  wire \dcto_5_reg[11]_i_2_n_0 ;
  wire \dcto_5_reg[11]_i_2_n_1 ;
  wire \dcto_5_reg[11]_i_2_n_2 ;
  wire \dcto_5_reg[11]_i_2_n_3 ;
  wire \dcto_5_reg[11]_i_2_n_4 ;
  wire \dcto_5_reg[11]_i_2_n_5 ;
  wire \dcto_5_reg[11]_i_3_n_0 ;
  wire \dcto_5_reg[11]_i_3_n_1 ;
  wire \dcto_5_reg[11]_i_3_n_2 ;
  wire \dcto_5_reg[11]_i_3_n_3 ;
  wire \dcto_5_reg[11]_i_3_n_4 ;
  wire \dcto_5_reg[11]_i_3_n_5 ;
  wire \dcto_5_reg[15]_i_2_n_0 ;
  wire \dcto_5_reg[15]_i_2_n_1 ;
  wire \dcto_5_reg[15]_i_2_n_2 ;
  wire \dcto_5_reg[15]_i_2_n_3 ;
  wire \dcto_5_reg[15]_i_2_n_4 ;
  wire \dcto_5_reg[15]_i_2_n_5 ;
  wire \dcto_5_reg[15]_i_2_n_6 ;
  wire \dcto_5_reg[15]_i_2_n_7 ;
  wire \dcto_5_reg[15]_i_3_n_0 ;
  wire \dcto_5_reg[15]_i_3_n_1 ;
  wire \dcto_5_reg[15]_i_3_n_2 ;
  wire \dcto_5_reg[15]_i_3_n_3 ;
  wire \dcto_5_reg[15]_i_3_n_4 ;
  wire \dcto_5_reg[15]_i_3_n_5 ;
  wire \dcto_5_reg[15]_i_3_n_6 ;
  wire \dcto_5_reg[15]_i_3_n_7 ;
  wire \dcto_5_reg[19]_i_2_n_0 ;
  wire \dcto_5_reg[19]_i_2_n_1 ;
  wire \dcto_5_reg[19]_i_2_n_2 ;
  wire \dcto_5_reg[19]_i_2_n_3 ;
  wire \dcto_5_reg[19]_i_2_n_4 ;
  wire \dcto_5_reg[19]_i_2_n_5 ;
  wire \dcto_5_reg[19]_i_2_n_6 ;
  wire \dcto_5_reg[19]_i_2_n_7 ;
  wire \dcto_5_reg[19]_i_3_n_0 ;
  wire \dcto_5_reg[19]_i_3_n_1 ;
  wire \dcto_5_reg[19]_i_3_n_2 ;
  wire \dcto_5_reg[19]_i_3_n_3 ;
  wire \dcto_5_reg[19]_i_3_n_4 ;
  wire \dcto_5_reg[19]_i_3_n_5 ;
  wire \dcto_5_reg[19]_i_3_n_6 ;
  wire \dcto_5_reg[19]_i_3_n_7 ;
  wire \dcto_5_reg[23]_i_2_n_1 ;
  wire \dcto_5_reg[23]_i_2_n_2 ;
  wire \dcto_5_reg[23]_i_2_n_3 ;
  wire \dcto_5_reg[23]_i_2_n_4 ;
  wire \dcto_5_reg[23]_i_2_n_5 ;
  wire \dcto_5_reg[23]_i_2_n_6 ;
  wire \dcto_5_reg[23]_i_2_n_7 ;
  wire \dcto_5_reg[23]_i_3_n_1 ;
  wire \dcto_5_reg[23]_i_3_n_2 ;
  wire \dcto_5_reg[23]_i_3_n_3 ;
  wire \dcto_5_reg[23]_i_3_n_4 ;
  wire \dcto_5_reg[23]_i_3_n_5 ;
  wire \dcto_5_reg[23]_i_3_n_6 ;
  wire \dcto_5_reg[23]_i_3_n_7 ;
  wire \dcto_5_reg_n_0_[10] ;
  wire \dcto_5_reg_n_0_[11] ;
  wire \dcto_5_reg_n_0_[12] ;
  wire \dcto_5_reg_n_0_[13] ;
  wire \dcto_5_reg_n_0_[14] ;
  wire \dcto_5_reg_n_0_[15] ;
  wire \dcto_5_reg_n_0_[16] ;
  wire \dcto_5_reg_n_0_[17] ;
  wire \dcto_5_reg_n_0_[18] ;
  wire \dcto_5_reg_n_0_[19] ;
  wire \dcto_5_reg_n_0_[20] ;
  wire \dcto_5_reg_n_0_[21] ;
  wire \dcto_5_reg_n_0_[22] ;
  wire even_not_odd;
  wire even_not_odd_d1;
  wire even_not_odd_d2;
  wire even_not_odd_d3;
  wire even_not_odd_d4;
  wire [14:0]even_not_odd_reg_0;
  wire full_reg_reg;
  wire [10:0]\latchbuf_reg_reg[1]_92 ;
  wire [10:0]\latchbuf_reg_reg[2]_90 ;
  wire [10:0]\latchbuf_reg_reg[3]_88 ;
  wire [9:0]\latchbuf_reg_reg[4]_86 ;
  wire [10:0]\latchbuf_reg_reg[5]_85 ;
  wire [10:0]\latchbuf_reg_reg[6]_84 ;
  wire [10:0]\latchbuf_reg_reg[7]_83 ;
  wire mdct_odval;
  wire odv_d0_reg_c_n_0;
  wire odv_d1_reg_c_n_0;
  wire odv_d3_reg_c_0;
  wire odv_d4_reg_c_0;
  wire odv_d5_reg_c_0;
  wire odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_i_1_n_0;
  wire odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_n_0;
  wire [13:0]out;
  wire p_0_in0;
  wire [5:4]p_21_out;
  wire [9:0]q;
  wire [0:0]ramdatao;
  wire [5:0]ramraddro_s;
  wire rmemsel_reg_i_1_n_0;
  wire [9:0]rmemsel_reg_reg_0;
  wire rmemsel_s;
  wire [5:0]\rome2addro_s[10]_104 ;
  wire [13:2]\romedatao_d1_reg[3]_71 ;
  wire [13:2]\romedatao_d1_reg[4]_72 ;
  wire [13:2]\romedatao_d1_reg[5]_73 ;
  wire [13:2]\romedatao_d1_reg[6]_75 ;
  wire [13:2]\romedatao_d1_reg[7]_77 ;
  wire [13:2]\romedatao_d1_reg[8]_80 ;
  wire \romedatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire [13:2]\romedatao_d2_reg[5]_74 ;
  wire [13:2]\romedatao_d2_reg[6]_76 ;
  wire [13:2]\romedatao_d2_reg[7]_78 ;
  wire [13:2]\romedatao_d2_reg[8]_81 ;
  wire \romedatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire [13:2]\romedatao_d3_reg[7]_79 ;
  wire [13:2]\romedatao_d3_reg[8]_82 ;
  wire \romedatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romedatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire romedatao_d3_reg_gate__0_n_0;
  wire romedatao_d3_reg_gate__10_n_0;
  wire romedatao_d3_reg_gate__11_n_0;
  wire romedatao_d3_reg_gate__12_n_0;
  wire romedatao_d3_reg_gate__13_n_0;
  wire romedatao_d3_reg_gate__14_n_0;
  wire romedatao_d3_reg_gate__15_n_0;
  wire romedatao_d3_reg_gate__16_n_0;
  wire romedatao_d3_reg_gate__17_n_0;
  wire romedatao_d3_reg_gate__18_n_0;
  wire romedatao_d3_reg_gate__19_n_0;
  wire romedatao_d3_reg_gate__1_n_0;
  wire romedatao_d3_reg_gate__20_n_0;
  wire romedatao_d3_reg_gate__21_n_0;
  wire romedatao_d3_reg_gate__22_n_0;
  wire romedatao_d3_reg_gate__2_n_0;
  wire romedatao_d3_reg_gate__3_n_0;
  wire romedatao_d3_reg_gate__4_n_0;
  wire romedatao_d3_reg_gate__5_n_0;
  wire romedatao_d3_reg_gate__6_n_0;
  wire romedatao_d3_reg_gate__7_n_0;
  wire romedatao_d3_reg_gate__8_n_0;
  wire romedatao_d3_reg_gate__9_n_0;
  wire romedatao_d3_reg_gate_n_0;
  wire [13:2]\romedatao_d4_reg[10]_3 ;
  wire [13:2]\romedatao_d4_reg[9]_2 ;
  wire [3:0]\romo2addro_s[0]_109 ;
  wire [3:0]\romo2addro_s[10]_119 ;
  wire [3:0]\romo2addro_s[1]_110 ;
  wire [3:0]\romo2addro_s[2]_111 ;
  wire [3:0]\romo2addro_s[3]_112 ;
  wire [3:0]\romo2addro_s[4]_113 ;
  wire [3:0]\romo2addro_s[5]_114 ;
  wire [3:0]\romo2addro_s[6]_115 ;
  wire [3:0]\romo2addro_s[7]_116 ;
  wire [3:0]\romo2addro_s[8]_117 ;
  wire [3:0]\romo2addro_s[9]_118 ;
  wire [13:0]\romodatao_d1_reg[4]_70 ;
  wire [13:0]\romodatao_d1_reg[5]_66 ;
  wire [13:0]\romodatao_d1_reg[6]_68 ;
  wire [13:0]\romodatao_d1_reg[7]_60 ;
  wire [13:0]\romodatao_d1_reg[8]_63 ;
  wire \romodatao_d1_reg_n_0_[3][0] ;
  wire \romodatao_d1_reg_n_0_[3][10] ;
  wire \romodatao_d1_reg_n_0_[3][11] ;
  wire \romodatao_d1_reg_n_0_[3][12] ;
  wire \romodatao_d1_reg_n_0_[3][1] ;
  wire \romodatao_d1_reg_n_0_[3][2] ;
  wire \romodatao_d1_reg_n_0_[3][3] ;
  wire \romodatao_d1_reg_n_0_[3][4] ;
  wire \romodatao_d1_reg_n_0_[3][5] ;
  wire \romodatao_d1_reg_n_0_[3][6] ;
  wire \romodatao_d1_reg_n_0_[3][7] ;
  wire \romodatao_d1_reg_n_0_[3][8] ;
  wire \romodatao_d1_reg_n_0_[3][9] ;
  wire \romodatao_d2_reg[10][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire [13:0]\romodatao_d2_reg[5]_67 ;
  wire [13:0]\romodatao_d2_reg[6]_69 ;
  wire [13:0]\romodatao_d2_reg[7]_61 ;
  wire [13:0]\romodatao_d2_reg[8]_64 ;
  wire \romodatao_d2_reg[9][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire [13:0]\romodatao_d3_reg[7]_62 ;
  wire [13:0]\romodatao_d3_reg[8]_65 ;
  wire \romodatao_d3_reg[9][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \romodatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire romodatao_d3_reg_gate__0_n_0;
  wire romodatao_d3_reg_gate__10_n_0;
  wire romodatao_d3_reg_gate__11_n_0;
  wire romodatao_d3_reg_gate__12_n_0;
  wire romodatao_d3_reg_gate__13_n_0;
  wire romodatao_d3_reg_gate__14_n_0;
  wire romodatao_d3_reg_gate__15_n_0;
  wire romodatao_d3_reg_gate__16_n_0;
  wire romodatao_d3_reg_gate__17_n_0;
  wire romodatao_d3_reg_gate__18_n_0;
  wire romodatao_d3_reg_gate__19_n_0;
  wire romodatao_d3_reg_gate__1_n_0;
  wire romodatao_d3_reg_gate__20_n_0;
  wire romodatao_d3_reg_gate__21_n_0;
  wire romodatao_d3_reg_gate__22_n_0;
  wire romodatao_d3_reg_gate__23_n_0;
  wire romodatao_d3_reg_gate__24_n_0;
  wire romodatao_d3_reg_gate__25_n_0;
  wire romodatao_d3_reg_gate__26_n_0;
  wire romodatao_d3_reg_gate__2_n_0;
  wire romodatao_d3_reg_gate__3_n_0;
  wire romodatao_d3_reg_gate__4_n_0;
  wire romodatao_d3_reg_gate__5_n_0;
  wire romodatao_d3_reg_gate__6_n_0;
  wire romodatao_d3_reg_gate__7_n_0;
  wire romodatao_d3_reg_gate__8_n_0;
  wire romodatao_d3_reg_gate__9_n_0;
  wire romodatao_d3_reg_gate_n_0;
  wire [13:0]\romodatao_d4_reg[10]_1 ;
  wire [13:0]\romodatao_d4_reg[9]_0 ;
  wire rowr_reg;
  wire \rowr_reg[0]_i_1_n_0 ;
  wire \rowr_reg[1]_i_1_n_0 ;
  wire \rowr_reg[2]_i_1_n_0 ;
  wire \rowram_reg[0]_i_1_n_0 ;
  wire \rowram_reg[1]_i_1_n_0 ;
  wire \rowram_reg[2]_i_1_n_0 ;
  wire \rowram_reg_reg_n_0_[0] ;
  wire \rowram_reg_reg_n_0_[1] ;
  wire \rowram_reg_reg_n_0_[2] ;
  wire sign;
  wire stage1_reg;
  wire stage1_reg_i_1_n_0;
  wire \stage2_cnt_reg[0]_i_1__0_n_0 ;
  wire \stage2_cnt_reg[1]_i_1__0_n_0 ;
  wire \stage2_cnt_reg[2]_i_1__0_n_0 ;
  wire \stage2_cnt_reg[3]_i_1__0_n_0 ;
  wire \stage2_cnt_reg[4]_i_1__0_n_0 ;
  wire \stage2_cnt_reg[5]_i_1__0_n_0 ;
  wire \stage2_cnt_reg[5]_i_2__0_n_0 ;
  wire [0:0]stage2_cnt_reg_reg;
  wire [5:3]stage2_cnt_reg_reg__0__0;
  wire \stage2_cnt_reg_reg_n_0_[1] ;
  wire \stage2_cnt_reg_reg_n_0_[2] ;
  wire stage2_reg;
  wire stage2_reg_reg_n_0;
  wire [3:2]\NLW_databuf_reg_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[0][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[1][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[1][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[2][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[2][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[3][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[3][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[4][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[4][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[5][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[5][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[6][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[6][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_databuf_reg_reg[7][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_databuf_reg_reg[7][10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_2_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_2_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_2_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_2_reg[23]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_2_reg[5]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_2_reg[5]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_3_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_3_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_3_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_3_reg[23]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_3_reg[7]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_3_reg[7]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_4_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_4_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_dcto_4_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_dcto_4_reg[23]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_4_reg[9]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_4_reg[9]_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_5_reg[11]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_dcto_5_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_dcto_5_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dcto_5_reg[23]_i_3_CO_UNCONNECTED ;

  design_1_JpegEnc_0_0_FinitePrecRndNrst__parameterized0 U_FinitePrecRndNrst
       (.CLK(CLK),
        .E(E),
        .Q({sign,\dcto_5_reg_n_0_[22] ,\dcto_5_reg_n_0_[21] ,\dcto_5_reg_n_0_[20] ,\dcto_5_reg_n_0_[19] ,\dcto_5_reg_n_0_[18] ,\dcto_5_reg_n_0_[17] ,\dcto_5_reg_n_0_[16] ,\dcto_5_reg_n_0_[15] ,\dcto_5_reg_n_0_[14] ,\dcto_5_reg_n_0_[13] ,\dcto_5_reg_n_0_[12] ,\dcto_5_reg_n_0_[11] ,\dcto_5_reg_n_0_[10] }),
        .RST(RST),
        .dcto(dcto),
        .full_reg_reg(full_reg_reg),
        .mdct_odval(mdct_odval),
        .odv_d5_reg_c(dataval_d1_reg_c),
        .\stage2_cnt_reg_reg[5] (odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \col_reg[0]_i_1__0 
       (.I0(stage2_reg_reg_n_0),
        .I1(\col_reg_reg_n_0_[0] ),
        .O(\col_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \col_reg[1]_i_1__0 
       (.I0(p_21_out[4]),
        .I1(\col_reg_reg_n_0_[0] ),
        .I2(stage2_reg_reg_n_0),
        .O(\col_reg[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \col_reg[2]_i_1__0 
       (.I0(stage2_reg_reg_n_0),
        .I1(stage2_cnt_reg_reg__0__0[4]),
        .I2(stage2_cnt_reg_reg__0__0[3]),
        .I3(stage2_cnt_reg_reg__0__0[5]),
        .O(col_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \col_reg[2]_i_2__0 
       (.I0(p_21_out[5]),
        .I1(p_21_out[4]),
        .I2(\col_reg_reg_n_0_[0] ),
        .I3(stage2_reg_reg_n_0),
        .O(\col_reg[2]_i_2__0_n_0 ));
  FDCE \col_reg_reg[0] 
       (.C(CLK),
        .CE(col_reg),
        .CLR(RST),
        .D(\col_reg[0]_i_1__0_n_0 ),
        .Q(\col_reg_reg_n_0_[0] ));
  FDCE \col_reg_reg[1] 
       (.C(CLK),
        .CE(col_reg),
        .CLR(RST),
        .D(\col_reg[1]_i_1__0_n_0 ),
        .Q(p_21_out[4]));
  FDCE \col_reg_reg[2] 
       (.C(CLK),
        .CE(col_reg),
        .CLR(RST),
        .D(\col_reg[2]_i_2__0_n_0 ),
        .Q(p_21_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \colr_reg[0]_i_1 
       (.I0(ramraddro_s[0]),
        .I1(\colr_reg[2]_i_2_n_0 ),
        .I2(dataready_s),
        .I3(dataready_2_reg),
        .O(\colr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h0BB00000)) 
    \colr_reg[1]_i_1 
       (.I0(dataready_2_reg),
        .I1(dataready_s),
        .I2(ramraddro_s[0]),
        .I3(ramraddro_s[1]),
        .I4(\colr_reg[2]_i_2_n_0 ),
        .O(\colr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B0B0B0B0000000)) 
    \colr_reg[2]_i_1 
       (.I0(dataready_2_reg),
        .I1(dataready_s),
        .I2(\colr_reg[2]_i_2_n_0 ),
        .I3(ramraddro_s[0]),
        .I4(ramraddro_s[1]),
        .I5(ramraddro_s[2]),
        .O(\colr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \colr_reg[2]_i_2 
       (.I0(\rowram_reg_reg_n_0_[2] ),
        .I1(\rowram_reg_reg_n_0_[0] ),
        .I2(\rowram_reg_reg_n_0_[1] ),
        .I3(\colram_reg_reg_n_0_[2] ),
        .I4(\colram_reg_reg_n_0_[0] ),
        .I5(\colram_reg_reg_n_0_[1] ),
        .O(\colr_reg[2]_i_2_n_0 ));
  FDCE \colr_reg_reg[0] 
       (.C(CLK),
        .CE(colr_reg),
        .CLR(RST),
        .D(\colr_reg[0]_i_1_n_0 ),
        .Q(ramraddro_s[0]));
  FDCE \colr_reg_reg[1] 
       (.C(CLK),
        .CE(colr_reg),
        .CLR(RST),
        .D(\colr_reg[1]_i_1_n_0 ),
        .Q(ramraddro_s[1]));
  FDCE \colr_reg_reg[2] 
       (.C(CLK),
        .CE(colr_reg),
        .CLR(RST),
        .D(\colr_reg[2]_i_1_n_0 ),
        .Q(ramraddro_s[2]));
  LUT3 #(
    .INIT(8'h0D)) 
    \colram_reg[0]_i_1 
       (.I0(dataready_s),
        .I1(dataready_2_reg),
        .I2(\colram_reg_reg_n_0_[0] ),
        .O(\colram_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \colram_reg[1]_i_1 
       (.I0(dataready_2_reg),
        .I1(dataready_s),
        .I2(\colram_reg_reg_n_0_[0] ),
        .I3(\colram_reg_reg_n_0_[1] ),
        .O(\colram_reg[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \colram_reg[2]_i_1 
       (.I0(stage1_reg),
        .I1(dataready_s),
        .I2(dataready_2_reg),
        .O(colr_reg));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h0BBBB000)) 
    \colram_reg[2]_i_2 
       (.I0(dataready_2_reg),
        .I1(dataready_s),
        .I2(\colram_reg_reg_n_0_[1] ),
        .I3(\colram_reg_reg_n_0_[0] ),
        .I4(\colram_reg_reg_n_0_[2] ),
        .O(\colram_reg[2]_i_2_n_0 ));
  FDCE \colram_reg_reg[0] 
       (.C(CLK),
        .CE(colr_reg),
        .CLR(RST),
        .D(\colram_reg[0]_i_1_n_0 ),
        .Q(\colram_reg_reg_n_0_[0] ));
  FDCE \colram_reg_reg[1] 
       (.C(CLK),
        .CE(colr_reg),
        .CLR(RST),
        .D(\colram_reg[1]_i_1_n_0 ),
        .Q(\colram_reg_reg_n_0_[1] ));
  FDCE \colram_reg_reg[2] 
       (.C(CLK),
        .CE(colr_reg),
        .CLR(RST),
        .D(\colram_reg[2]_i_2_n_0 ),
        .Q(\colram_reg_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \databuf_reg[0][10]_i_3 
       (.I0(rmemsel_s),
        .I1(\data_rs_reg[9] [9]),
        .I2(q[9]),
        .I3(\latchbuf_reg_reg[1]_92 [10]),
        .O(\databuf_reg[0][10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \databuf_reg[0][10]_i_4 
       (.I0(rmemsel_s),
        .I1(\data_rs_reg[9] [9]),
        .I2(q[9]),
        .I3(\latchbuf_reg_reg[1]_92 [10]),
        .O(\databuf_reg[0][10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][10]_i_5 
       (.I0(\latchbuf_reg_reg[1]_92 [8]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [8]),
        .I3(q[8]),
        .O(\databuf_reg[0][10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[1]_92 [3]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [3]),
        .I3(q[3]),
        .O(\databuf_reg[0][3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[1]_92 [2]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [2]),
        .I3(q[2]),
        .O(\databuf_reg[0][3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[1]_92 [1]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [1]),
        .I3(q[1]),
        .O(\databuf_reg[0][3]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[1]_92 [0]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [0]),
        .I3(q[0]),
        .O(\databuf_reg[0][3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][7]_i_2 
       (.I0(\latchbuf_reg_reg[1]_92 [7]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [7]),
        .I3(q[7]),
        .O(\databuf_reg[0][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[1]_92 [6]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [6]),
        .I3(q[6]),
        .O(\databuf_reg[0][7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[1]_92 [5]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [5]),
        .I3(q[5]),
        .O(\databuf_reg[0][7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \databuf_reg[0][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[1]_92 [4]),
        .I1(rmemsel_s),
        .I2(\data_rs_reg[9] [4]),
        .I3(q[4]),
        .O(\databuf_reg[0][7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][10]_i_2 
       (.I0(\latchbuf_reg_reg[2]_90 [10]),
        .I1(\latchbuf_reg_reg[7]_83 [10]),
        .O(\databuf_reg[1][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][10]_i_3 
       (.I0(\latchbuf_reg_reg[2]_90 [10]),
        .I1(\latchbuf_reg_reg[7]_83 [10]),
        .O(\databuf_reg[1][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][10]_i_4 
       (.I0(\latchbuf_reg_reg[2]_90 [8]),
        .I1(\latchbuf_reg_reg[7]_83 [8]),
        .O(\databuf_reg[1][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[2]_90 [3]),
        .I1(\latchbuf_reg_reg[7]_83 [3]),
        .O(\databuf_reg[1][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[2]_90 [2]),
        .I1(\latchbuf_reg_reg[7]_83 [2]),
        .O(\databuf_reg[1][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[2]_90 [1]),
        .I1(\latchbuf_reg_reg[7]_83 [1]),
        .O(\databuf_reg[1][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[2]_90 [0]),
        .I1(\latchbuf_reg_reg[7]_83 [0]),
        .O(\databuf_reg[1][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[2]_90 [7]),
        .I1(\latchbuf_reg_reg[7]_83 [7]),
        .O(\databuf_reg[1][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[2]_90 [6]),
        .I1(\latchbuf_reg_reg[7]_83 [6]),
        .O(\databuf_reg[1][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[2]_90 [5]),
        .I1(\latchbuf_reg_reg[7]_83 [5]),
        .O(\databuf_reg[1][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[1][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[2]_90 [4]),
        .I1(\latchbuf_reg_reg[7]_83 [4]),
        .O(\databuf_reg[1][7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][10]_i_2 
       (.I0(\latchbuf_reg_reg[3]_88 [10]),
        .I1(\latchbuf_reg_reg[6]_84 [10]),
        .O(\databuf_reg[2][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][10]_i_3 
       (.I0(\latchbuf_reg_reg[3]_88 [10]),
        .I1(\latchbuf_reg_reg[6]_84 [10]),
        .O(\databuf_reg[2][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][10]_i_4 
       (.I0(\latchbuf_reg_reg[3]_88 [8]),
        .I1(\latchbuf_reg_reg[6]_84 [8]),
        .O(\databuf_reg[2][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[3]_88 [3]),
        .I1(\latchbuf_reg_reg[6]_84 [3]),
        .O(\databuf_reg[2][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[3]_88 [2]),
        .I1(\latchbuf_reg_reg[6]_84 [2]),
        .O(\databuf_reg[2][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[3]_88 [1]),
        .I1(\latchbuf_reg_reg[6]_84 [1]),
        .O(\databuf_reg[2][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[3]_88 [0]),
        .I1(\latchbuf_reg_reg[6]_84 [0]),
        .O(\databuf_reg[2][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[3]_88 [7]),
        .I1(\latchbuf_reg_reg[6]_84 [7]),
        .O(\databuf_reg[2][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[3]_88 [6]),
        .I1(\latchbuf_reg_reg[6]_84 [6]),
        .O(\databuf_reg[2][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[3]_88 [5]),
        .I1(\latchbuf_reg_reg[6]_84 [5]),
        .O(\databuf_reg[2][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[2][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[3]_88 [4]),
        .I1(\latchbuf_reg_reg[6]_84 [4]),
        .O(\databuf_reg[2][7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][10]_i_2 
       (.I0(\latchbuf_reg_reg[4]_86 [9]),
        .I1(\latchbuf_reg_reg[5]_85 [10]),
        .O(\databuf_reg[3][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][10]_i_3 
       (.I0(\latchbuf_reg_reg[4]_86 [9]),
        .I1(\latchbuf_reg_reg[5]_85 [10]),
        .O(\databuf_reg[3][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][10]_i_4 
       (.I0(\latchbuf_reg_reg[4]_86 [8]),
        .I1(\latchbuf_reg_reg[5]_85 [8]),
        .O(\databuf_reg[3][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[4]_86 [3]),
        .I1(\latchbuf_reg_reg[5]_85 [3]),
        .O(\databuf_reg[3][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[4]_86 [2]),
        .I1(\latchbuf_reg_reg[5]_85 [2]),
        .O(\databuf_reg[3][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[4]_86 [1]),
        .I1(\latchbuf_reg_reg[5]_85 [1]),
        .O(\databuf_reg[3][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[4]_86 [0]),
        .I1(\latchbuf_reg_reg[5]_85 [0]),
        .O(\databuf_reg[3][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_2__0 
       (.I0(\latchbuf_reg_reg[4]_86 [7]),
        .I1(\latchbuf_reg_reg[5]_85 [7]),
        .O(\databuf_reg[3][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[4]_86 [6]),
        .I1(\latchbuf_reg_reg[5]_85 [6]),
        .O(\databuf_reg[3][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[4]_86 [5]),
        .I1(\latchbuf_reg_reg[5]_85 [5]),
        .O(\databuf_reg[3][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \databuf_reg[3][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[4]_86 [4]),
        .I1(\latchbuf_reg_reg[5]_85 [4]),
        .O(\databuf_reg[3][7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h99A5)) 
    \databuf_reg[4][10]_i_2 
       (.I0(\latchbuf_reg_reg[1]_92 [10]),
        .I1(q[9]),
        .I2(\data_rs_reg[9] [9]),
        .I3(rmemsel_s),
        .O(\databuf_reg[4][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h99A5)) 
    \databuf_reg[4][10]_i_3 
       (.I0(\latchbuf_reg_reg[1]_92 [10]),
        .I1(q[9]),
        .I2(\data_rs_reg[9] [9]),
        .I3(rmemsel_s),
        .O(\databuf_reg[4][10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][10]_i_4 
       (.I0(q[8]),
        .I1(\data_rs_reg[9] [8]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [8]),
        .O(\databuf_reg[4][10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][3]_i_2__0 
       (.I0(q[3]),
        .I1(\data_rs_reg[9] [3]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [3]),
        .O(\databuf_reg[4][3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][3]_i_3__0 
       (.I0(q[2]),
        .I1(\data_rs_reg[9] [2]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [2]),
        .O(\databuf_reg[4][3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][3]_i_4__0 
       (.I0(q[1]),
        .I1(\data_rs_reg[9] [1]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [1]),
        .O(\databuf_reg[4][3]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][3]_i_5__0 
       (.I0(q[0]),
        .I1(\data_rs_reg[9] [0]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [0]),
        .O(\databuf_reg[4][3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][7]_i_2 
       (.I0(q[7]),
        .I1(\data_rs_reg[9] [7]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [7]),
        .O(\databuf_reg[4][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][7]_i_3__0 
       (.I0(q[6]),
        .I1(\data_rs_reg[9] [6]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [6]),
        .O(\databuf_reg[4][7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][7]_i_4__0 
       (.I0(q[5]),
        .I1(\data_rs_reg[9] [5]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [5]),
        .O(\databuf_reg[4][7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC53)) 
    \databuf_reg[4][7]_i_5__0 
       (.I0(q[4]),
        .I1(\data_rs_reg[9] [4]),
        .I2(rmemsel_s),
        .I3(\latchbuf_reg_reg[1]_92 [4]),
        .O(\databuf_reg[4][7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][10]_i_2 
       (.I0(\latchbuf_reg_reg[7]_83 [10]),
        .I1(\latchbuf_reg_reg[2]_90 [10]),
        .O(\databuf_reg[5][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][10]_i_3 
       (.I0(\latchbuf_reg_reg[7]_83 [10]),
        .I1(\latchbuf_reg_reg[2]_90 [10]),
        .O(\databuf_reg[5][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][10]_i_4 
       (.I0(\latchbuf_reg_reg[7]_83 [8]),
        .I1(\latchbuf_reg_reg[2]_90 [8]),
        .O(\databuf_reg[5][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[7]_83 [3]),
        .I1(\latchbuf_reg_reg[2]_90 [3]),
        .O(\databuf_reg[5][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[7]_83 [2]),
        .I1(\latchbuf_reg_reg[2]_90 [2]),
        .O(\databuf_reg[5][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[7]_83 [1]),
        .I1(\latchbuf_reg_reg[2]_90 [1]),
        .O(\databuf_reg[5][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[7]_83 [0]),
        .I1(\latchbuf_reg_reg[2]_90 [0]),
        .O(\databuf_reg[5][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_2 
       (.I0(\latchbuf_reg_reg[7]_83 [7]),
        .I1(\latchbuf_reg_reg[2]_90 [7]),
        .O(\databuf_reg[5][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[7]_83 [6]),
        .I1(\latchbuf_reg_reg[2]_90 [6]),
        .O(\databuf_reg[5][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[7]_83 [5]),
        .I1(\latchbuf_reg_reg[2]_90 [5]),
        .O(\databuf_reg[5][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[5][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[7]_83 [4]),
        .I1(\latchbuf_reg_reg[2]_90 [4]),
        .O(\databuf_reg[5][7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][10]_i_2 
       (.I0(\latchbuf_reg_reg[6]_84 [10]),
        .I1(\latchbuf_reg_reg[3]_88 [10]),
        .O(\databuf_reg[6][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][10]_i_3 
       (.I0(\latchbuf_reg_reg[6]_84 [10]),
        .I1(\latchbuf_reg_reg[3]_88 [10]),
        .O(\databuf_reg[6][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][10]_i_4 
       (.I0(\latchbuf_reg_reg[6]_84 [8]),
        .I1(\latchbuf_reg_reg[3]_88 [8]),
        .O(\databuf_reg[6][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[6]_84 [3]),
        .I1(\latchbuf_reg_reg[3]_88 [3]),
        .O(\databuf_reg[6][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[6]_84 [2]),
        .I1(\latchbuf_reg_reg[3]_88 [2]),
        .O(\databuf_reg[6][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[6]_84 [1]),
        .I1(\latchbuf_reg_reg[3]_88 [1]),
        .O(\databuf_reg[6][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[6]_84 [0]),
        .I1(\latchbuf_reg_reg[3]_88 [0]),
        .O(\databuf_reg[6][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_2 
       (.I0(\latchbuf_reg_reg[6]_84 [7]),
        .I1(\latchbuf_reg_reg[3]_88 [7]),
        .O(\databuf_reg[6][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[6]_84 [6]),
        .I1(\latchbuf_reg_reg[3]_88 [6]),
        .O(\databuf_reg[6][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[6]_84 [5]),
        .I1(\latchbuf_reg_reg[3]_88 [5]),
        .O(\databuf_reg[6][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[6][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[6]_84 [4]),
        .I1(\latchbuf_reg_reg[3]_88 [4]),
        .O(\databuf_reg[6][7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][10]_i_2 
       (.I0(\latchbuf_reg_reg[5]_85 [10]),
        .I1(\latchbuf_reg_reg[4]_86 [9]),
        .O(\databuf_reg[7][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][10]_i_3 
       (.I0(\latchbuf_reg_reg[5]_85 [10]),
        .I1(\latchbuf_reg_reg[4]_86 [9]),
        .O(\databuf_reg[7][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][10]_i_4 
       (.I0(\latchbuf_reg_reg[5]_85 [8]),
        .I1(\latchbuf_reg_reg[4]_86 [8]),
        .O(\databuf_reg[7][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_2__0 
       (.I0(\latchbuf_reg_reg[5]_85 [3]),
        .I1(\latchbuf_reg_reg[4]_86 [3]),
        .O(\databuf_reg[7][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_3__0 
       (.I0(\latchbuf_reg_reg[5]_85 [2]),
        .I1(\latchbuf_reg_reg[4]_86 [2]),
        .O(\databuf_reg[7][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_4__0 
       (.I0(\latchbuf_reg_reg[5]_85 [1]),
        .I1(\latchbuf_reg_reg[4]_86 [1]),
        .O(\databuf_reg[7][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][3]_i_5__0 
       (.I0(\latchbuf_reg_reg[5]_85 [0]),
        .I1(\latchbuf_reg_reg[4]_86 [0]),
        .O(\databuf_reg[7][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_2 
       (.I0(\latchbuf_reg_reg[5]_85 [7]),
        .I1(\latchbuf_reg_reg[4]_86 [7]),
        .O(\databuf_reg[7][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_3__0 
       (.I0(\latchbuf_reg_reg[5]_85 [6]),
        .I1(\latchbuf_reg_reg[4]_86 [6]),
        .O(\databuf_reg[7][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_4__0 
       (.I0(\latchbuf_reg_reg[5]_85 [5]),
        .I1(\latchbuf_reg_reg[4]_86 [5]),
        .O(\databuf_reg[7][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \databuf_reg[7][7]_i_5__0 
       (.I0(\latchbuf_reg_reg[5]_85 [4]),
        .I1(\latchbuf_reg_reg[4]_86 [4]),
        .O(\databuf_reg[7][7]_i_5__0_n_0 ));
  FDCE \databuf_reg_reg[0][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[0]_93 [0]));
  FDCE \databuf_reg_reg[0][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][10]_i_1_n_5 ),
        .Q(\databuf_reg_reg[0]_93 [10]));
  CARRY4 \databuf_reg_reg[0][10]_i_1 
       (.CI(\databuf_reg_reg[0][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[0][10]_i_1_n_2 ,\databuf_reg_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ramdatao,\latchbuf_reg_reg[1]_92 [8]}),
        .O({\NLW_databuf_reg_reg[0][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[0][10]_i_1_n_5 ,\databuf_reg_reg[0][10]_i_1_n_6 ,\databuf_reg_reg[0][10]_i_1_n_7 }),
        .S({1'b0,\databuf_reg[0][10]_i_3_n_0 ,\databuf_reg[0][10]_i_4_n_0 ,\databuf_reg[0][10]_i_5_n_0 }));
  FDCE \databuf_reg_reg[0][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[0]_93 [1]));
  FDCE \databuf_reg_reg[0][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[0]_93 [2]));
  FDCE \databuf_reg_reg[0][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][3]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[0]_93 [3]));
  CARRY4 \databuf_reg_reg[0][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[0][3]_i_1__0_n_0 ,\databuf_reg_reg[0][3]_i_1__0_n_1 ,\databuf_reg_reg[0][3]_i_1__0_n_2 ,\databuf_reg_reg[0][3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[1]_92 [3:0]),
        .O({\databuf_reg_reg[0][3]_i_1__0_n_4 ,\databuf_reg_reg[0][3]_i_1__0_n_5 ,\databuf_reg_reg[0][3]_i_1__0_n_6 ,\databuf_reg_reg[0][3]_i_1__0_n_7 }),
        .S({\databuf_reg[0][3]_i_2__0_n_0 ,\databuf_reg[0][3]_i_3__0_n_0 ,\databuf_reg[0][3]_i_4__0_n_0 ,\databuf_reg[0][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[0][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[0]_93 [4]));
  FDCE \databuf_reg_reg[0][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[0]_93 [5]));
  FDCE \databuf_reg_reg[0][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[0]_93 [6]));
  FDCE \databuf_reg_reg[0][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][7]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[0]_93 [7]));
  CARRY4 \databuf_reg_reg[0][7]_i_1__0 
       (.CI(\databuf_reg_reg[0][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[0][7]_i_1__0_n_0 ,\databuf_reg_reg[0][7]_i_1__0_n_1 ,\databuf_reg_reg[0][7]_i_1__0_n_2 ,\databuf_reg_reg[0][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[1]_92 [7:4]),
        .O({\databuf_reg_reg[0][7]_i_1__0_n_4 ,\databuf_reg_reg[0][7]_i_1__0_n_5 ,\databuf_reg_reg[0][7]_i_1__0_n_6 ,\databuf_reg_reg[0][7]_i_1__0_n_7 }),
        .S({\databuf_reg[0][7]_i_2_n_0 ,\databuf_reg[0][7]_i_3__0_n_0 ,\databuf_reg[0][7]_i_4__0_n_0 ,\databuf_reg[0][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[0][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][10]_i_1_n_7 ),
        .Q(\databuf_reg_reg[0]_93 [8]));
  FDCE \databuf_reg_reg[0][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[0][10]_i_1_n_6 ),
        .Q(\databuf_reg_reg[0]_93 [9]));
  FDCE \databuf_reg_reg[1][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[1]_91 [0]));
  FDCE \databuf_reg_reg[1][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][10]_i_1_n_5 ),
        .Q(\databuf_reg_reg[1]_91 [10]));
  CARRY4 \databuf_reg_reg[1][10]_i_1 
       (.CI(\databuf_reg_reg[1][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[1][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[1][10]_i_1_n_2 ,\databuf_reg_reg[1][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[2]_90 [10],\latchbuf_reg_reg[2]_90 [8]}),
        .O({\NLW_databuf_reg_reg[1][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[1][10]_i_1_n_5 ,\databuf_reg_reg[1][10]_i_1_n_6 ,\databuf_reg_reg[1][10]_i_1_n_7 }),
        .S({1'b0,\databuf_reg[1][10]_i_2_n_0 ,\databuf_reg[1][10]_i_3_n_0 ,\databuf_reg[1][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[1][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[1]_91 [1]));
  FDCE \databuf_reg_reg[1][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[1]_91 [2]));
  FDCE \databuf_reg_reg[1][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][3]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[1]_91 [3]));
  CARRY4 \databuf_reg_reg[1][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[1][3]_i_1__0_n_0 ,\databuf_reg_reg[1][3]_i_1__0_n_1 ,\databuf_reg_reg[1][3]_i_1__0_n_2 ,\databuf_reg_reg[1][3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[2]_90 [3:0]),
        .O({\databuf_reg_reg[1][3]_i_1__0_n_4 ,\databuf_reg_reg[1][3]_i_1__0_n_5 ,\databuf_reg_reg[1][3]_i_1__0_n_6 ,\databuf_reg_reg[1][3]_i_1__0_n_7 }),
        .S({\databuf_reg[1][3]_i_2__0_n_0 ,\databuf_reg[1][3]_i_3__0_n_0 ,\databuf_reg[1][3]_i_4__0_n_0 ,\databuf_reg[1][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[1][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[1]_91 [4]));
  FDCE \databuf_reg_reg[1][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[1]_91 [5]));
  FDCE \databuf_reg_reg[1][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[1]_91 [6]));
  FDCE \databuf_reg_reg[1][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][7]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[1]_91 [7]));
  CARRY4 \databuf_reg_reg[1][7]_i_1__0 
       (.CI(\databuf_reg_reg[1][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[1][7]_i_1__0_n_0 ,\databuf_reg_reg[1][7]_i_1__0_n_1 ,\databuf_reg_reg[1][7]_i_1__0_n_2 ,\databuf_reg_reg[1][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[2]_90 [7:4]),
        .O({\databuf_reg_reg[1][7]_i_1__0_n_4 ,\databuf_reg_reg[1][7]_i_1__0_n_5 ,\databuf_reg_reg[1][7]_i_1__0_n_6 ,\databuf_reg_reg[1][7]_i_1__0_n_7 }),
        .S({\databuf_reg[1][7]_i_2__0_n_0 ,\databuf_reg[1][7]_i_3__0_n_0 ,\databuf_reg[1][7]_i_4__0_n_0 ,\databuf_reg[1][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[1][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][10]_i_1_n_7 ),
        .Q(\databuf_reg_reg[1]_91 [8]));
  FDCE \databuf_reg_reg[1][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[1][10]_i_1_n_6 ),
        .Q(\databuf_reg_reg[1]_91 [9]));
  FDCE \databuf_reg_reg[2][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[2]_89 [0]));
  FDCE \databuf_reg_reg[2][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][10]_i_1_n_5 ),
        .Q(\databuf_reg_reg[2]_89 [10]));
  CARRY4 \databuf_reg_reg[2][10]_i_1 
       (.CI(\databuf_reg_reg[2][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[2][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[2][10]_i_1_n_2 ,\databuf_reg_reg[2][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[3]_88 [10],\latchbuf_reg_reg[3]_88 [8]}),
        .O({\NLW_databuf_reg_reg[2][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[2][10]_i_1_n_5 ,\databuf_reg_reg[2][10]_i_1_n_6 ,\databuf_reg_reg[2][10]_i_1_n_7 }),
        .S({1'b0,\databuf_reg[2][10]_i_2_n_0 ,\databuf_reg[2][10]_i_3_n_0 ,\databuf_reg[2][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[2][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[2]_89 [1]));
  FDCE \databuf_reg_reg[2][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[2]_89 [2]));
  FDCE \databuf_reg_reg[2][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][3]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[2]_89 [3]));
  CARRY4 \databuf_reg_reg[2][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[2][3]_i_1__0_n_0 ,\databuf_reg_reg[2][3]_i_1__0_n_1 ,\databuf_reg_reg[2][3]_i_1__0_n_2 ,\databuf_reg_reg[2][3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[3]_88 [3:0]),
        .O({\databuf_reg_reg[2][3]_i_1__0_n_4 ,\databuf_reg_reg[2][3]_i_1__0_n_5 ,\databuf_reg_reg[2][3]_i_1__0_n_6 ,\databuf_reg_reg[2][3]_i_1__0_n_7 }),
        .S({\databuf_reg[2][3]_i_2__0_n_0 ,\databuf_reg[2][3]_i_3__0_n_0 ,\databuf_reg[2][3]_i_4__0_n_0 ,\databuf_reg[2][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[2][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[2]_89 [4]));
  FDCE \databuf_reg_reg[2][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[2]_89 [5]));
  FDCE \databuf_reg_reg[2][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[2]_89 [6]));
  FDCE \databuf_reg_reg[2][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][7]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[2]_89 [7]));
  CARRY4 \databuf_reg_reg[2][7]_i_1__0 
       (.CI(\databuf_reg_reg[2][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[2][7]_i_1__0_n_0 ,\databuf_reg_reg[2][7]_i_1__0_n_1 ,\databuf_reg_reg[2][7]_i_1__0_n_2 ,\databuf_reg_reg[2][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[3]_88 [7:4]),
        .O({\databuf_reg_reg[2][7]_i_1__0_n_4 ,\databuf_reg_reg[2][7]_i_1__0_n_5 ,\databuf_reg_reg[2][7]_i_1__0_n_6 ,\databuf_reg_reg[2][7]_i_1__0_n_7 }),
        .S({\databuf_reg[2][7]_i_2__0_n_0 ,\databuf_reg[2][7]_i_3__0_n_0 ,\databuf_reg[2][7]_i_4__0_n_0 ,\databuf_reg[2][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[2][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][10]_i_1_n_7 ),
        .Q(\databuf_reg_reg[2]_89 [8]));
  FDCE \databuf_reg_reg[2][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[2][10]_i_1_n_6 ),
        .Q(\databuf_reg_reg[2]_89 [9]));
  FDCE \databuf_reg_reg[3][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[3]_87 [0]));
  FDCE \databuf_reg_reg[3][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][10]_i_1_n_5 ),
        .Q(\databuf_reg_reg[3]_87 [10]));
  CARRY4 \databuf_reg_reg[3][10]_i_1 
       (.CI(\databuf_reg_reg[3][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[3][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[3][10]_i_1_n_2 ,\databuf_reg_reg[3][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[4]_86 [9:8]}),
        .O({\NLW_databuf_reg_reg[3][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[3][10]_i_1_n_5 ,\databuf_reg_reg[3][10]_i_1_n_6 ,\databuf_reg_reg[3][10]_i_1_n_7 }),
        .S({1'b0,\databuf_reg[3][10]_i_2_n_0 ,\databuf_reg[3][10]_i_3_n_0 ,\databuf_reg[3][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[3][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[3]_87 [1]));
  FDCE \databuf_reg_reg[3][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[3]_87 [2]));
  FDCE \databuf_reg_reg[3][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][3]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[3]_87 [3]));
  CARRY4 \databuf_reg_reg[3][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[3][3]_i_1__0_n_0 ,\databuf_reg_reg[3][3]_i_1__0_n_1 ,\databuf_reg_reg[3][3]_i_1__0_n_2 ,\databuf_reg_reg[3][3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[4]_86 [3:0]),
        .O({\databuf_reg_reg[3][3]_i_1__0_n_4 ,\databuf_reg_reg[3][3]_i_1__0_n_5 ,\databuf_reg_reg[3][3]_i_1__0_n_6 ,\databuf_reg_reg[3][3]_i_1__0_n_7 }),
        .S({\databuf_reg[3][3]_i_2__0_n_0 ,\databuf_reg[3][3]_i_3__0_n_0 ,\databuf_reg[3][3]_i_4__0_n_0 ,\databuf_reg[3][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[3][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1__0_n_7 ),
        .Q(\databuf_reg_reg[3]_87 [4]));
  FDCE \databuf_reg_reg[3][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1__0_n_6 ),
        .Q(\databuf_reg_reg[3]_87 [5]));
  FDCE \databuf_reg_reg[3][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1__0_n_5 ),
        .Q(\databuf_reg_reg[3]_87 [6]));
  FDCE \databuf_reg_reg[3][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][7]_i_1__0_n_4 ),
        .Q(\databuf_reg_reg[3]_87 [7]));
  CARRY4 \databuf_reg_reg[3][7]_i_1__0 
       (.CI(\databuf_reg_reg[3][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[3][7]_i_1__0_n_0 ,\databuf_reg_reg[3][7]_i_1__0_n_1 ,\databuf_reg_reg[3][7]_i_1__0_n_2 ,\databuf_reg_reg[3][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[4]_86 [7:4]),
        .O({\databuf_reg_reg[3][7]_i_1__0_n_4 ,\databuf_reg_reg[3][7]_i_1__0_n_5 ,\databuf_reg_reg[3][7]_i_1__0_n_6 ,\databuf_reg_reg[3][7]_i_1__0_n_7 }),
        .S({\databuf_reg[3][7]_i_2__0_n_0 ,\databuf_reg[3][7]_i_3__0_n_0 ,\databuf_reg[3][7]_i_4__0_n_0 ,\databuf_reg[3][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[3][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][10]_i_1_n_7 ),
        .Q(\databuf_reg_reg[3]_87 [8]));
  FDCE \databuf_reg_reg[3][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[3][10]_i_1_n_6 ),
        .Q(\databuf_reg_reg[3]_87 [9]));
  FDCE \databuf_reg_reg[4][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [0]),
        .Q(\databuf_reg_reg[4]_108 [0]));
  FDCE \databuf_reg_reg[4][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [10]),
        .Q(\databuf_reg_reg[4]_108 [10]));
  CARRY4 \databuf_reg_reg[4][10]_i_1 
       (.CI(\databuf_reg_reg[4][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[4][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[4][10]_i_1_n_2 ,\databuf_reg_reg[4][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[1]_92 [10],\latchbuf_reg_reg[1]_92 [8]}),
        .O({\NLW_databuf_reg_reg[4][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[4]0 [10:8]}),
        .S({1'b0,\databuf_reg[4][10]_i_2_n_0 ,\databuf_reg[4][10]_i_3_n_0 ,\databuf_reg[4][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[4][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [1]),
        .Q(\databuf_reg_reg[4]_108 [1]));
  FDCE \databuf_reg_reg[4][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [2]),
        .Q(\databuf_reg_reg[4]_108 [2]));
  FDCE \databuf_reg_reg[4][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [3]),
        .Q(\databuf_reg_reg[4]_108 [3]));
  CARRY4 \databuf_reg_reg[4][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[4][3]_i_1__0_n_0 ,\databuf_reg_reg[4][3]_i_1__0_n_1 ,\databuf_reg_reg[4][3]_i_1__0_n_2 ,\databuf_reg_reg[4][3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[1]_92 [3:0]),
        .O(\databuf_reg_reg[4]0 [3:0]),
        .S({\databuf_reg[4][3]_i_2__0_n_0 ,\databuf_reg[4][3]_i_3__0_n_0 ,\databuf_reg[4][3]_i_4__0_n_0 ,\databuf_reg[4][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[4][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [4]),
        .Q(\databuf_reg_reg[4]_108 [4]));
  FDCE \databuf_reg_reg[4][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [5]),
        .Q(\databuf_reg_reg[4]_108 [5]));
  FDCE \databuf_reg_reg[4][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [6]),
        .Q(\databuf_reg_reg[4]_108 [6]));
  FDCE \databuf_reg_reg[4][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [7]),
        .Q(\databuf_reg_reg[4]_108 [7]));
  CARRY4 \databuf_reg_reg[4][7]_i_1__0 
       (.CI(\databuf_reg_reg[4][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[4][7]_i_1__0_n_0 ,\databuf_reg_reg[4][7]_i_1__0_n_1 ,\databuf_reg_reg[4][7]_i_1__0_n_2 ,\databuf_reg_reg[4][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[1]_92 [7:4]),
        .O(\databuf_reg_reg[4]0 [7:4]),
        .S({\databuf_reg[4][7]_i_2_n_0 ,\databuf_reg[4][7]_i_3__0_n_0 ,\databuf_reg[4][7]_i_4__0_n_0 ,\databuf_reg[4][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[4][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [8]),
        .Q(\databuf_reg_reg[4]_108 [8]));
  FDCE \databuf_reg_reg[4][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[4]0 [9]),
        .Q(\databuf_reg_reg[4]_108 [9]));
  FDCE \databuf_reg_reg[5][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [0]),
        .Q(\databuf_reg_reg[5]_107 [0]));
  FDCE \databuf_reg_reg[5][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [10]),
        .Q(\databuf_reg_reg[5]_107 [10]));
  CARRY4 \databuf_reg_reg[5][10]_i_1 
       (.CI(\databuf_reg_reg[5][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[5][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[5][10]_i_1_n_2 ,\databuf_reg_reg[5][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[2]_90 [10],\latchbuf_reg_reg[2]_90 [8]}),
        .O({\NLW_databuf_reg_reg[5][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[5]0 [10:8]}),
        .S({1'b0,\databuf_reg[5][10]_i_2_n_0 ,\databuf_reg[5][10]_i_3_n_0 ,\databuf_reg[5][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[5][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [1]),
        .Q(\databuf_reg_reg[5]_107 [1]));
  FDCE \databuf_reg_reg[5][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [2]),
        .Q(\databuf_reg_reg[5]_107 [2]));
  FDCE \databuf_reg_reg[5][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [3]),
        .Q(\databuf_reg_reg[5]_107 [3]));
  CARRY4 \databuf_reg_reg[5][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[5][3]_i_1__0_n_0 ,\databuf_reg_reg[5][3]_i_1__0_n_1 ,\databuf_reg_reg[5][3]_i_1__0_n_2 ,\databuf_reg_reg[5][3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[2]_90 [3:0]),
        .O(\databuf_reg_reg[5]0 [3:0]),
        .S({\databuf_reg[5][3]_i_2__0_n_0 ,\databuf_reg[5][3]_i_3__0_n_0 ,\databuf_reg[5][3]_i_4__0_n_0 ,\databuf_reg[5][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[5][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [4]),
        .Q(\databuf_reg_reg[5]_107 [4]));
  FDCE \databuf_reg_reg[5][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [5]),
        .Q(\databuf_reg_reg[5]_107 [5]));
  FDCE \databuf_reg_reg[5][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [6]),
        .Q(\databuf_reg_reg[5]_107 [6]));
  FDCE \databuf_reg_reg[5][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [7]),
        .Q(\databuf_reg_reg[5]_107 [7]));
  CARRY4 \databuf_reg_reg[5][7]_i_1__0 
       (.CI(\databuf_reg_reg[5][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[5][7]_i_1__0_n_0 ,\databuf_reg_reg[5][7]_i_1__0_n_1 ,\databuf_reg_reg[5][7]_i_1__0_n_2 ,\databuf_reg_reg[5][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[2]_90 [7:4]),
        .O(\databuf_reg_reg[5]0 [7:4]),
        .S({\databuf_reg[5][7]_i_2_n_0 ,\databuf_reg[5][7]_i_3__0_n_0 ,\databuf_reg[5][7]_i_4__0_n_0 ,\databuf_reg[5][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[5][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [8]),
        .Q(\databuf_reg_reg[5]_107 [8]));
  FDCE \databuf_reg_reg[5][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[5]0 [9]),
        .Q(\databuf_reg_reg[5]_107 [9]));
  FDCE \databuf_reg_reg[6][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [0]),
        .Q(\databuf_reg_reg[6]_106 [0]));
  FDCE \databuf_reg_reg[6][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [10]),
        .Q(\databuf_reg_reg[6]_106 [10]));
  CARRY4 \databuf_reg_reg[6][10]_i_1 
       (.CI(\databuf_reg_reg[6][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[6][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[6][10]_i_1_n_2 ,\databuf_reg_reg[6][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[3]_88 [10],\latchbuf_reg_reg[3]_88 [8]}),
        .O({\NLW_databuf_reg_reg[6][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[6]0 [10:8]}),
        .S({1'b0,\databuf_reg[6][10]_i_2_n_0 ,\databuf_reg[6][10]_i_3_n_0 ,\databuf_reg[6][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[6][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [1]),
        .Q(\databuf_reg_reg[6]_106 [1]));
  FDCE \databuf_reg_reg[6][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [2]),
        .Q(\databuf_reg_reg[6]_106 [2]));
  FDCE \databuf_reg_reg[6][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [3]),
        .Q(\databuf_reg_reg[6]_106 [3]));
  CARRY4 \databuf_reg_reg[6][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[6][3]_i_1__0_n_0 ,\databuf_reg_reg[6][3]_i_1__0_n_1 ,\databuf_reg_reg[6][3]_i_1__0_n_2 ,\databuf_reg_reg[6][3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[3]_88 [3:0]),
        .O(\databuf_reg_reg[6]0 [3:0]),
        .S({\databuf_reg[6][3]_i_2__0_n_0 ,\databuf_reg[6][3]_i_3__0_n_0 ,\databuf_reg[6][3]_i_4__0_n_0 ,\databuf_reg[6][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[6][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [4]),
        .Q(\databuf_reg_reg[6]_106 [4]));
  FDCE \databuf_reg_reg[6][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [5]),
        .Q(\databuf_reg_reg[6]_106 [5]));
  FDCE \databuf_reg_reg[6][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [6]),
        .Q(\databuf_reg_reg[6]_106 [6]));
  FDCE \databuf_reg_reg[6][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [7]),
        .Q(\databuf_reg_reg[6]_106 [7]));
  CARRY4 \databuf_reg_reg[6][7]_i_1__0 
       (.CI(\databuf_reg_reg[6][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[6][7]_i_1__0_n_0 ,\databuf_reg_reg[6][7]_i_1__0_n_1 ,\databuf_reg_reg[6][7]_i_1__0_n_2 ,\databuf_reg_reg[6][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[3]_88 [7:4]),
        .O(\databuf_reg_reg[6]0 [7:4]),
        .S({\databuf_reg[6][7]_i_2_n_0 ,\databuf_reg[6][7]_i_3__0_n_0 ,\databuf_reg[6][7]_i_4__0_n_0 ,\databuf_reg[6][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[6][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [8]),
        .Q(\databuf_reg_reg[6]_106 [8]));
  FDCE \databuf_reg_reg[6][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[6]0 [9]),
        .Q(\databuf_reg_reg[6]_106 [9]));
  FDCE \databuf_reg_reg[7][0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [0]),
        .Q(\databuf_reg_reg[7]_105 [0]));
  FDCE \databuf_reg_reg[7][10] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [10]),
        .Q(\databuf_reg_reg[7]_105 [10]));
  CARRY4 \databuf_reg_reg[7][10]_i_1 
       (.CI(\databuf_reg_reg[7][7]_i_1__0_n_0 ),
        .CO({\NLW_databuf_reg_reg[7][10]_i_1_CO_UNCONNECTED [3:2],\databuf_reg_reg[7][10]_i_1_n_2 ,\databuf_reg_reg[7][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\latchbuf_reg_reg[4]_86 [9:8]}),
        .O({\NLW_databuf_reg_reg[7][10]_i_1_O_UNCONNECTED [3],\databuf_reg_reg[7]0 [10:8]}),
        .S({1'b0,\databuf_reg[7][10]_i_2_n_0 ,\databuf_reg[7][10]_i_3_n_0 ,\databuf_reg[7][10]_i_4_n_0 }));
  FDCE \databuf_reg_reg[7][1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [1]),
        .Q(\databuf_reg_reg[7]_105 [1]));
  FDCE \databuf_reg_reg[7][2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [2]),
        .Q(\databuf_reg_reg[7]_105 [2]));
  FDCE \databuf_reg_reg[7][3] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [3]),
        .Q(\databuf_reg_reg[7]_105 [3]));
  CARRY4 \databuf_reg_reg[7][3]_i_1__0 
       (.CI(1'b0),
        .CO({\databuf_reg_reg[7][3]_i_1__0_n_0 ,\databuf_reg_reg[7][3]_i_1__0_n_1 ,\databuf_reg_reg[7][3]_i_1__0_n_2 ,\databuf_reg_reg[7][3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI(\latchbuf_reg_reg[4]_86 [3:0]),
        .O(\databuf_reg_reg[7]0 [3:0]),
        .S({\databuf_reg[7][3]_i_2__0_n_0 ,\databuf_reg[7][3]_i_3__0_n_0 ,\databuf_reg[7][3]_i_4__0_n_0 ,\databuf_reg[7][3]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[7][4] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [4]),
        .Q(\databuf_reg_reg[7]_105 [4]));
  FDCE \databuf_reg_reg[7][5] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [5]),
        .Q(\databuf_reg_reg[7]_105 [5]));
  FDCE \databuf_reg_reg[7][6] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [6]),
        .Q(\databuf_reg_reg[7]_105 [6]));
  FDCE \databuf_reg_reg[7][7] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [7]),
        .Q(\databuf_reg_reg[7]_105 [7]));
  CARRY4 \databuf_reg_reg[7][7]_i_1__0 
       (.CI(\databuf_reg_reg[7][3]_i_1__0_n_0 ),
        .CO({\databuf_reg_reg[7][7]_i_1__0_n_0 ,\databuf_reg_reg[7][7]_i_1__0_n_1 ,\databuf_reg_reg[7][7]_i_1__0_n_2 ,\databuf_reg_reg[7][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\latchbuf_reg_reg[4]_86 [7:4]),
        .O(\databuf_reg_reg[7]0 [7:4]),
        .S({\databuf_reg[7][7]_i_2_n_0 ,\databuf_reg[7][7]_i_3__0_n_0 ,\databuf_reg[7][7]_i_4__0_n_0 ,\databuf_reg[7][7]_i_5__0_n_0 }));
  FDCE \databuf_reg_reg[7][8] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [8]),
        .Q(\databuf_reg_reg[7]_105 [8]));
  FDCE \databuf_reg_reg[7][9] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\databuf_reg_reg[7]0 [9]),
        .Q(\databuf_reg_reg[7]_105 [9]));
  FDCE dataready_2_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dataready_s),
        .Q(dataready_2_reg));
  LUT4 #(
    .INIT(16'h88B8)) 
    datareadyack_i_1
       (.I0(datareadyack_s),
        .I1(RST),
        .I2(dataready_s),
        .I3(dataready_2_reg),
        .O(datareadyack_i_1_n_0));
  FDRE datareadyack_reg
       (.C(CLK),
        .CE(1'b1),
        .D(datareadyack_i_1_n_0),
        .Q(datareadyack_s),
        .R(1'b0));
  FDCE \dcto_1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[8]),
        .Q(dcto_1[10]));
  FDCE \dcto_1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[9]),
        .Q(dcto_1[11]));
  FDCE \dcto_1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[10]),
        .Q(dcto_1[12]));
  FDCE \dcto_1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[11]),
        .Q(dcto_1[13]));
  FDCE \dcto_1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[12]),
        .Q(dcto_1[14]));
  FDCE \dcto_1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[13]),
        .Q(dcto_1[15]));
  FDCE \dcto_1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[14]),
        .Q(dcto_1[23]));
  FDCE \dcto_1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[0]),
        .Q(dcto_1[2]));
  FDCE \dcto_1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[1]),
        .Q(dcto_1[3]));
  FDCE \dcto_1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[2]),
        .Q(dcto_1[4]));
  FDCE \dcto_1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[3]),
        .Q(dcto_1[5]));
  FDCE \dcto_1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[4]),
        .Q(dcto_1[6]));
  FDCE \dcto_1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[5]),
        .Q(dcto_1[7]));
  FDCE \dcto_1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[6]),
        .Q(dcto_1[8]));
  FDCE \dcto_1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_reg_0[7]),
        .Q(dcto_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[10]_i_1__0 
       (.I0(\dcto_2_reg[13]_i_2__0_n_7 ),
        .I1(\dcto_2_reg[13]_i_3__0_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[11]_i_1__0 
       (.I0(\dcto_2_reg[13]_i_2__0_n_6 ),
        .I1(\dcto_2_reg[13]_i_3__0_n_6 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[12]_i_1__0 
       (.I0(\dcto_2_reg[13]_i_2__0_n_5 ),
        .I1(\dcto_2_reg[13]_i_3__0_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[12]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_10__0 
       (.I0(\romodatao_d1_reg_n_0_[3][8] ),
        .I1(\romodatao_d1_reg[4]_70 [7]),
        .I2(dcto_1[11]),
        .I3(\dcto_2[13]_i_6__0_n_0 ),
        .O(\dcto_2[13]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_11__0 
       (.I0(\romodatao_d1_reg_n_0_[3][7] ),
        .I1(\romodatao_d1_reg[4]_70 [6]),
        .I2(dcto_1[10]),
        .I3(\dcto_2[13]_i_7__0_n_0 ),
        .O(\dcto_2[13]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_12__0 
       (.I0(\romedatao_d1_reg[3]_71 [9]),
        .I1(\romedatao_d1_reg[4]_72 [8]),
        .I2(dcto_1[12]),
        .O(\dcto_2[13]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_13__0 
       (.I0(\romedatao_d1_reg[3]_71 [8]),
        .I1(\romedatao_d1_reg[4]_72 [7]),
        .I2(dcto_1[11]),
        .O(\dcto_2[13]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_14__0 
       (.I0(\romedatao_d1_reg[3]_71 [7]),
        .I1(\romedatao_d1_reg[4]_72 [6]),
        .I2(dcto_1[10]),
        .O(\dcto_2[13]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_15__0 
       (.I0(\romedatao_d1_reg[3]_71 [6]),
        .I1(\romedatao_d1_reg[4]_72 [5]),
        .I2(dcto_1[9]),
        .O(\dcto_2[13]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_16__0 
       (.I0(\romedatao_d1_reg[3]_71 [10]),
        .I1(\romedatao_d1_reg[4]_72 [9]),
        .I2(dcto_1[13]),
        .I3(\dcto_2[13]_i_12__0_n_0 ),
        .O(\dcto_2[13]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_17__0 
       (.I0(\romedatao_d1_reg[3]_71 [9]),
        .I1(\romedatao_d1_reg[4]_72 [8]),
        .I2(dcto_1[12]),
        .I3(\dcto_2[13]_i_13__0_n_0 ),
        .O(\dcto_2[13]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_18__0 
       (.I0(\romedatao_d1_reg[3]_71 [8]),
        .I1(\romedatao_d1_reg[4]_72 [7]),
        .I2(dcto_1[11]),
        .I3(\dcto_2[13]_i_14__0_n_0 ),
        .O(\dcto_2[13]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_19__0 
       (.I0(\romedatao_d1_reg[3]_71 [7]),
        .I1(\romedatao_d1_reg[4]_72 [6]),
        .I2(dcto_1[10]),
        .I3(\dcto_2[13]_i_15__0_n_0 ),
        .O(\dcto_2[13]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[13]_i_1__0 
       (.I0(\dcto_2_reg[13]_i_2__0_n_4 ),
        .I1(\dcto_2_reg[13]_i_3__0_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[13]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_4__0 
       (.I0(\romodatao_d1_reg_n_0_[3][9] ),
        .I1(\romodatao_d1_reg[4]_70 [8]),
        .I2(dcto_1[12]),
        .O(\dcto_2[13]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_5__0 
       (.I0(\romodatao_d1_reg_n_0_[3][8] ),
        .I1(\romodatao_d1_reg[4]_70 [7]),
        .I2(dcto_1[11]),
        .O(\dcto_2[13]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_6__0 
       (.I0(\romodatao_d1_reg_n_0_[3][7] ),
        .I1(\romodatao_d1_reg[4]_70 [6]),
        .I2(dcto_1[10]),
        .O(\dcto_2[13]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[13]_i_7__0 
       (.I0(\romodatao_d1_reg_n_0_[3][6] ),
        .I1(\romodatao_d1_reg[4]_70 [5]),
        .I2(dcto_1[9]),
        .O(\dcto_2[13]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_8__0 
       (.I0(\romodatao_d1_reg_n_0_[3][10] ),
        .I1(\romodatao_d1_reg[4]_70 [9]),
        .I2(dcto_1[13]),
        .I3(\dcto_2[13]_i_4__0_n_0 ),
        .O(\dcto_2[13]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[13]_i_9__0 
       (.I0(\romodatao_d1_reg_n_0_[3][9] ),
        .I1(\romodatao_d1_reg[4]_70 [8]),
        .I2(dcto_1[12]),
        .I3(\dcto_2[13]_i_5__0_n_0 ),
        .O(\dcto_2[13]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[14]_i_1__0 
       (.I0(\dcto_2_reg[17]_i_2__0_n_7 ),
        .I1(\dcto_2_reg[17]_i_3__0_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[15]_i_1__0 
       (.I0(\dcto_2_reg[17]_i_2__0_n_6 ),
        .I1(\dcto_2_reg[17]_i_3__0_n_6 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[16]_i_1__0 
       (.I0(\dcto_2_reg[17]_i_2__0_n_5 ),
        .I1(\dcto_2_reg[17]_i_3__0_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_10__0 
       (.I0(\dcto_2[17]_i_6__0_n_0 ),
        .I1(\romodatao_d1_reg[4]_70 [11]),
        .I2(\romodatao_d1_reg_n_0_[3][12] ),
        .I3(dcto_1[15]),
        .O(\dcto_2[17]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_11__0 
       (.I0(\romodatao_d1_reg_n_0_[3][11] ),
        .I1(\romodatao_d1_reg[4]_70 [10]),
        .I2(dcto_1[14]),
        .I3(\dcto_2[17]_i_7__0_n_0 ),
        .O(\dcto_2[17]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_2[17]_i_12__0 
       (.I0(dcto_1[23]),
        .I1(\romedatao_d1_reg[3]_71 [13]),
        .I2(\romedatao_d1_reg[4]_72 [12]),
        .O(\dcto_2[17]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[17]_i_13__0 
       (.I0(\romedatao_d1_reg[3]_71 [13]),
        .I1(\romedatao_d1_reg[4]_72 [12]),
        .I2(dcto_1[23]),
        .O(\dcto_2[17]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_14__0 
       (.I0(\romedatao_d1_reg[3]_71 [11]),
        .I1(\romedatao_d1_reg[4]_72 [10]),
        .I2(dcto_1[14]),
        .O(\dcto_2[17]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_15__0 
       (.I0(\romedatao_d1_reg[3]_71 [10]),
        .I1(\romedatao_d1_reg[4]_72 [9]),
        .I2(dcto_1[13]),
        .O(\dcto_2[17]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h63C6)) 
    \dcto_2[17]_i_16__0 
       (.I0(dcto_1[23]),
        .I1(\romedatao_d1_reg[4]_72 [13]),
        .I2(\romedatao_d1_reg[4]_72 [12]),
        .I3(\romedatao_d1_reg[3]_71 [13]),
        .O(\dcto_2[17]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_2[17]_i_17__0 
       (.I0(dcto_1[23]),
        .I1(\romedatao_d1_reg[4]_72 [12]),
        .I2(\romedatao_d1_reg[3]_71 [13]),
        .I3(dcto_1[15]),
        .I4(\romedatao_d1_reg[4]_72 [11]),
        .I5(\romedatao_d1_reg[3]_71 [12]),
        .O(\dcto_2[17]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_18__0 
       (.I0(\dcto_2[17]_i_14__0_n_0 ),
        .I1(\romedatao_d1_reg[4]_72 [11]),
        .I2(\romedatao_d1_reg[3]_71 [12]),
        .I3(dcto_1[15]),
        .O(\dcto_2[17]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[17]_i_19__0 
       (.I0(\romedatao_d1_reg[3]_71 [11]),
        .I1(\romedatao_d1_reg[4]_72 [10]),
        .I2(dcto_1[14]),
        .I3(\dcto_2[17]_i_15__0_n_0 ),
        .O(\dcto_2[17]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[17]_i_1__0 
       (.I0(\dcto_2_reg[17]_i_2__0_n_4 ),
        .I1(\dcto_2_reg[17]_i_3__0_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_2[17]_i_4__0 
       (.I0(dcto_1[23]),
        .I1(p_0_in0),
        .I2(\romodatao_d1_reg[4]_70 [12]),
        .O(\dcto_2[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[17]_i_5__0 
       (.I0(p_0_in0),
        .I1(\romodatao_d1_reg[4]_70 [12]),
        .I2(dcto_1[23]),
        .O(\dcto_2[17]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_6__0 
       (.I0(\romodatao_d1_reg_n_0_[3][11] ),
        .I1(\romodatao_d1_reg[4]_70 [10]),
        .I2(dcto_1[14]),
        .O(\dcto_2[17]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[17]_i_7__0 
       (.I0(\romodatao_d1_reg_n_0_[3][10] ),
        .I1(\romodatao_d1_reg[4]_70 [9]),
        .I2(dcto_1[13]),
        .O(\dcto_2[17]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h63C6)) 
    \dcto_2[17]_i_8__0 
       (.I0(dcto_1[23]),
        .I1(\romodatao_d1_reg[4]_70 [13]),
        .I2(\romodatao_d1_reg[4]_70 [12]),
        .I3(p_0_in0),
        .O(\dcto_2[17]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_2[17]_i_9__0 
       (.I0(dcto_1[23]),
        .I1(\romodatao_d1_reg[4]_70 [12]),
        .I2(p_0_in0),
        .I3(dcto_1[15]),
        .I4(\romodatao_d1_reg[4]_70 [11]),
        .I5(\romodatao_d1_reg_n_0_[3][12] ),
        .O(\dcto_2[17]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[18]_i_1__0 
       (.I0(\dcto_2_reg[23]_i_2_n_7 ),
        .I1(\dcto_2_reg[23]_i_3_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_2[23]_i_1 
       (.I0(\dcto_2_reg[23]_i_2_n_2 ),
        .I1(\dcto_2_reg[23]_i_3_n_2 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_2[23]_i_4 
       (.I0(\romodatao_d1_reg[4]_70 [13]),
        .I1(dcto_1[23]),
        .I2(p_0_in0),
        .I3(\romodatao_d1_reg[4]_70 [12]),
        .O(\dcto_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_2[23]_i_5 
       (.I0(\romodatao_d1_reg[4]_70 [12]),
        .I1(p_0_in0),
        .I2(\romodatao_d1_reg[4]_70 [13]),
        .I3(dcto_1[23]),
        .O(\dcto_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_2[23]_i_6 
       (.I0(\romedatao_d1_reg[4]_72 [13]),
        .I1(dcto_1[23]),
        .I2(\romedatao_d1_reg[3]_71 [13]),
        .I3(\romedatao_d1_reg[4]_72 [12]),
        .O(\dcto_2[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_2[23]_i_7 
       (.I0(\romedatao_d1_reg[4]_72 [12]),
        .I1(\romedatao_d1_reg[3]_71 [13]),
        .I2(\romedatao_d1_reg[4]_72 [13]),
        .I3(dcto_1[23]),
        .O(\dcto_2[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[4]_i_1__0 
       (.I0(\dcto_2_reg[5]_i_2__0_n_5 ),
        .I1(\dcto_2_reg[5]_i_3__0_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[5]_i_1__0 
       (.I0(\dcto_2_reg[5]_i_2__0_n_4 ),
        .I1(\dcto_2_reg[5]_i_3__0_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[5]_i_4__0 
       (.I0(dcto_1[5]),
        .I1(\romodatao_d1_reg_n_0_[3][2] ),
        .I2(\romodatao_d1_reg[4]_70 [1]),
        .O(\dcto_2[5]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_2[5]_i_5__0 
       (.I0(\romodatao_d1_reg_n_0_[3][2] ),
        .I1(\romodatao_d1_reg[4]_70 [1]),
        .I2(dcto_1[5]),
        .I3(\romodatao_d1_reg[4]_70 [0]),
        .I4(\romodatao_d1_reg_n_0_[3][1] ),
        .O(\dcto_2[5]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_2[5]_i_6__0 
       (.I0(\romodatao_d1_reg_n_0_[3][1] ),
        .I1(\romodatao_d1_reg[4]_70 [0]),
        .I2(dcto_1[4]),
        .O(\dcto_2[5]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_2[5]_i_7__0 
       (.I0(dcto_1[3]),
        .I1(\romodatao_d1_reg_n_0_[3][0] ),
        .O(\dcto_2[5]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_2[5]_i_8__0 
       (.I0(dcto_1[5]),
        .I1(\romedatao_d1_reg[3]_71 [2]),
        .O(\dcto_2[5]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_2[5]_i_9__0 
       (.I0(\romedatao_d1_reg[3]_71 [2]),
        .I1(dcto_1[5]),
        .O(\dcto_2[5]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[6]_i_1__0 
       (.I0(\dcto_2_reg[9]_i_2__0_n_7 ),
        .I1(\dcto_2_reg[9]_i_3__0_n_7 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[7]_i_1__0 
       (.I0(\dcto_2_reg[9]_i_2__0_n_6 ),
        .I1(\dcto_2_reg[9]_i_3__0_n_6 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[8]_i_1__0 
       (.I0(\dcto_2_reg[9]_i_2__0_n_5 ),
        .I1(\dcto_2_reg[9]_i_3__0_n_5 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[8]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_10__0 
       (.I0(\romodatao_d1_reg_n_0_[3][4] ),
        .I1(\romodatao_d1_reg[4]_70 [3]),
        .I2(dcto_1[7]),
        .I3(\dcto_2[9]_i_6__0_n_0 ),
        .O(\dcto_2[9]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_11__0 
       (.I0(\romodatao_d1_reg_n_0_[3][3] ),
        .I1(\romodatao_d1_reg[4]_70 [2]),
        .I2(dcto_1[6]),
        .I3(\dcto_2[9]_i_7__0_n_0 ),
        .O(\dcto_2[9]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_12__0 
       (.I0(\romedatao_d1_reg[3]_71 [5]),
        .I1(\romedatao_d1_reg[4]_72 [4]),
        .I2(dcto_1[8]),
        .O(\dcto_2[9]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_13__0 
       (.I0(\romedatao_d1_reg[3]_71 [4]),
        .I1(\romedatao_d1_reg[4]_72 [3]),
        .I2(dcto_1[7]),
        .O(\dcto_2[9]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_14__0 
       (.I0(\romedatao_d1_reg[3]_71 [3]),
        .I1(\romedatao_d1_reg[4]_72 [2]),
        .I2(dcto_1[6]),
        .O(\dcto_2[9]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_2[9]_i_15__0 
       (.I0(\romedatao_d1_reg[3]_71 [2]),
        .I1(dcto_1[5]),
        .O(\dcto_2[9]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_16__0 
       (.I0(\romedatao_d1_reg[3]_71 [6]),
        .I1(\romedatao_d1_reg[4]_72 [5]),
        .I2(dcto_1[9]),
        .I3(\dcto_2[9]_i_12__0_n_0 ),
        .O(\dcto_2[9]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_17__0 
       (.I0(\romedatao_d1_reg[3]_71 [5]),
        .I1(\romedatao_d1_reg[4]_72 [4]),
        .I2(dcto_1[8]),
        .I3(\dcto_2[9]_i_13__0_n_0 ),
        .O(\dcto_2[9]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_18__0 
       (.I0(\romedatao_d1_reg[3]_71 [4]),
        .I1(\romedatao_d1_reg[4]_72 [3]),
        .I2(dcto_1[7]),
        .I3(\dcto_2[9]_i_14__0_n_0 ),
        .O(\dcto_2[9]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_19__0 
       (.I0(\romedatao_d1_reg[3]_71 [3]),
        .I1(\romedatao_d1_reg[4]_72 [2]),
        .I2(dcto_1[6]),
        .I3(\dcto_2[9]_i_15__0_n_0 ),
        .O(\dcto_2[9]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_2[9]_i_1__0 
       (.I0(\dcto_2_reg[9]_i_2__0_n_4 ),
        .I1(\dcto_2_reg[9]_i_3__0_n_4 ),
        .I2(even_not_odd_d1),
        .O(\dcto_2[9]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_4__0 
       (.I0(\romodatao_d1_reg_n_0_[3][5] ),
        .I1(\romodatao_d1_reg[4]_70 [4]),
        .I2(dcto_1[8]),
        .O(\dcto_2[9]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_5__0 
       (.I0(\romodatao_d1_reg_n_0_[3][4] ),
        .I1(\romodatao_d1_reg[4]_70 [3]),
        .I2(dcto_1[7]),
        .O(\dcto_2[9]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_6__0 
       (.I0(\romodatao_d1_reg_n_0_[3][3] ),
        .I1(\romodatao_d1_reg[4]_70 [2]),
        .I2(dcto_1[6]),
        .O(\dcto_2[9]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_2[9]_i_7__0 
       (.I0(\romodatao_d1_reg_n_0_[3][2] ),
        .I1(\romodatao_d1_reg[4]_70 [1]),
        .I2(dcto_1[5]),
        .O(\dcto_2[9]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_8__0 
       (.I0(\romodatao_d1_reg_n_0_[3][6] ),
        .I1(\romodatao_d1_reg[4]_70 [5]),
        .I2(dcto_1[9]),
        .I3(\dcto_2[9]_i_4__0_n_0 ),
        .O(\dcto_2[9]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_2[9]_i_9__0 
       (.I0(\romodatao_d1_reg_n_0_[3][5] ),
        .I1(\romodatao_d1_reg[4]_70 [4]),
        .I2(dcto_1[8]),
        .I3(\dcto_2[9]_i_5__0_n_0 ),
        .O(\dcto_2[9]_i_9__0_n_0 ));
  FDCE \dcto_2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[10]_i_1__0_n_0 ),
        .Q(dcto_2[10]));
  FDCE \dcto_2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[11]_i_1__0_n_0 ),
        .Q(dcto_2[11]));
  FDCE \dcto_2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[12]_i_1__0_n_0 ),
        .Q(dcto_2[12]));
  FDCE \dcto_2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[13]_i_1__0_n_0 ),
        .Q(dcto_2[13]));
  CARRY4 \dcto_2_reg[13]_i_2__0 
       (.CI(\dcto_2_reg[9]_i_2__0_n_0 ),
        .CO({\dcto_2_reg[13]_i_2__0_n_0 ,\dcto_2_reg[13]_i_2__0_n_1 ,\dcto_2_reg[13]_i_2__0_n_2 ,\dcto_2_reg[13]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[13]_i_4__0_n_0 ,\dcto_2[13]_i_5__0_n_0 ,\dcto_2[13]_i_6__0_n_0 ,\dcto_2[13]_i_7__0_n_0 }),
        .O({\dcto_2_reg[13]_i_2__0_n_4 ,\dcto_2_reg[13]_i_2__0_n_5 ,\dcto_2_reg[13]_i_2__0_n_6 ,\dcto_2_reg[13]_i_2__0_n_7 }),
        .S({\dcto_2[13]_i_8__0_n_0 ,\dcto_2[13]_i_9__0_n_0 ,\dcto_2[13]_i_10__0_n_0 ,\dcto_2[13]_i_11__0_n_0 }));
  CARRY4 \dcto_2_reg[13]_i_3__0 
       (.CI(\dcto_2_reg[9]_i_3__0_n_0 ),
        .CO({\dcto_2_reg[13]_i_3__0_n_0 ,\dcto_2_reg[13]_i_3__0_n_1 ,\dcto_2_reg[13]_i_3__0_n_2 ,\dcto_2_reg[13]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[13]_i_12__0_n_0 ,\dcto_2[13]_i_13__0_n_0 ,\dcto_2[13]_i_14__0_n_0 ,\dcto_2[13]_i_15__0_n_0 }),
        .O({\dcto_2_reg[13]_i_3__0_n_4 ,\dcto_2_reg[13]_i_3__0_n_5 ,\dcto_2_reg[13]_i_3__0_n_6 ,\dcto_2_reg[13]_i_3__0_n_7 }),
        .S({\dcto_2[13]_i_16__0_n_0 ,\dcto_2[13]_i_17__0_n_0 ,\dcto_2[13]_i_18__0_n_0 ,\dcto_2[13]_i_19__0_n_0 }));
  FDCE \dcto_2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[14]_i_1__0_n_0 ),
        .Q(dcto_2[14]));
  FDCE \dcto_2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[15]_i_1__0_n_0 ),
        .Q(dcto_2[15]));
  FDCE \dcto_2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[16]_i_1__0_n_0 ),
        .Q(dcto_2[16]));
  FDCE \dcto_2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[17]_i_1__0_n_0 ),
        .Q(dcto_2[17]));
  CARRY4 \dcto_2_reg[17]_i_2__0 
       (.CI(\dcto_2_reg[13]_i_2__0_n_0 ),
        .CO({\dcto_2_reg[17]_i_2__0_n_0 ,\dcto_2_reg[17]_i_2__0_n_1 ,\dcto_2_reg[17]_i_2__0_n_2 ,\dcto_2_reg[17]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[17]_i_4__0_n_0 ,\dcto_2[17]_i_5__0_n_0 ,\dcto_2[17]_i_6__0_n_0 ,\dcto_2[17]_i_7__0_n_0 }),
        .O({\dcto_2_reg[17]_i_2__0_n_4 ,\dcto_2_reg[17]_i_2__0_n_5 ,\dcto_2_reg[17]_i_2__0_n_6 ,\dcto_2_reg[17]_i_2__0_n_7 }),
        .S({\dcto_2[17]_i_8__0_n_0 ,\dcto_2[17]_i_9__0_n_0 ,\dcto_2[17]_i_10__0_n_0 ,\dcto_2[17]_i_11__0_n_0 }));
  CARRY4 \dcto_2_reg[17]_i_3__0 
       (.CI(\dcto_2_reg[13]_i_3__0_n_0 ),
        .CO({\dcto_2_reg[17]_i_3__0_n_0 ,\dcto_2_reg[17]_i_3__0_n_1 ,\dcto_2_reg[17]_i_3__0_n_2 ,\dcto_2_reg[17]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[17]_i_12__0_n_0 ,\dcto_2[17]_i_13__0_n_0 ,\dcto_2[17]_i_14__0_n_0 ,\dcto_2[17]_i_15__0_n_0 }),
        .O({\dcto_2_reg[17]_i_3__0_n_4 ,\dcto_2_reg[17]_i_3__0_n_5 ,\dcto_2_reg[17]_i_3__0_n_6 ,\dcto_2_reg[17]_i_3__0_n_7 }),
        .S({\dcto_2[17]_i_16__0_n_0 ,\dcto_2[17]_i_17__0_n_0 ,\dcto_2[17]_i_18__0_n_0 ,\dcto_2[17]_i_19__0_n_0 }));
  FDCE \dcto_2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[18]_i_1__0_n_0 ),
        .Q(dcto_2[18]));
  FDCE \dcto_2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[23]_i_1_n_0 ),
        .Q(dcto_2[23]));
  CARRY4 \dcto_2_reg[23]_i_2 
       (.CI(\dcto_2_reg[17]_i_2__0_n_0 ),
        .CO({\NLW_dcto_2_reg[23]_i_2_CO_UNCONNECTED [3:2],\dcto_2_reg[23]_i_2_n_2 ,\NLW_dcto_2_reg[23]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_2[23]_i_4_n_0 }),
        .O({\NLW_dcto_2_reg[23]_i_2_O_UNCONNECTED [3:1],\dcto_2_reg[23]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_2[23]_i_5_n_0 }));
  CARRY4 \dcto_2_reg[23]_i_3 
       (.CI(\dcto_2_reg[17]_i_3__0_n_0 ),
        .CO({\NLW_dcto_2_reg[23]_i_3_CO_UNCONNECTED [3:2],\dcto_2_reg[23]_i_3_n_2 ,\NLW_dcto_2_reg[23]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_2[23]_i_6_n_0 }),
        .O({\NLW_dcto_2_reg[23]_i_3_O_UNCONNECTED [3:1],\dcto_2_reg[23]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_2[23]_i_7_n_0 }));
  FDCE \dcto_2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[4]_i_1__0_n_0 ),
        .Q(dcto_2[4]));
  FDCE \dcto_2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[5]_i_1__0_n_0 ),
        .Q(dcto_2[5]));
  CARRY4 \dcto_2_reg[5]_i_2__0 
       (.CI(1'b0),
        .CO({\dcto_2_reg[5]_i_2__0_n_0 ,\dcto_2_reg[5]_i_2__0_n_1 ,\dcto_2_reg[5]_i_2__0_n_2 ,\dcto_2_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[5]_i_4__0_n_0 ,dcto_1[4:3],1'b0}),
        .O({\dcto_2_reg[5]_i_2__0_n_4 ,\dcto_2_reg[5]_i_2__0_n_5 ,\NLW_dcto_2_reg[5]_i_2__0_O_UNCONNECTED [1:0]}),
        .S({\dcto_2[5]_i_5__0_n_0 ,\dcto_2[5]_i_6__0_n_0 ,\dcto_2[5]_i_7__0_n_0 ,dcto_1[2]}));
  CARRY4 \dcto_2_reg[5]_i_3__0 
       (.CI(1'b0),
        .CO({\dcto_2_reg[5]_i_3__0_n_0 ,\dcto_2_reg[5]_i_3__0_n_1 ,\dcto_2_reg[5]_i_3__0_n_2 ,\dcto_2_reg[5]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[5]_i_8__0_n_0 ,1'b0,dcto_1[3],1'b0}),
        .O({\dcto_2_reg[5]_i_3__0_n_4 ,\dcto_2_reg[5]_i_3__0_n_5 ,\NLW_dcto_2_reg[5]_i_3__0_O_UNCONNECTED [1:0]}),
        .S({\dcto_2[5]_i_9__0_n_0 ,dcto_1[4:2]}));
  FDCE \dcto_2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[6]_i_1__0_n_0 ),
        .Q(dcto_2[6]));
  FDCE \dcto_2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[7]_i_1__0_n_0 ),
        .Q(dcto_2[7]));
  FDCE \dcto_2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[8]_i_1__0_n_0 ),
        .Q(dcto_2[8]));
  FDCE \dcto_2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_2[9]_i_1__0_n_0 ),
        .Q(dcto_2[9]));
  CARRY4 \dcto_2_reg[9]_i_2__0 
       (.CI(\dcto_2_reg[5]_i_2__0_n_0 ),
        .CO({\dcto_2_reg[9]_i_2__0_n_0 ,\dcto_2_reg[9]_i_2__0_n_1 ,\dcto_2_reg[9]_i_2__0_n_2 ,\dcto_2_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[9]_i_4__0_n_0 ,\dcto_2[9]_i_5__0_n_0 ,\dcto_2[9]_i_6__0_n_0 ,\dcto_2[9]_i_7__0_n_0 }),
        .O({\dcto_2_reg[9]_i_2__0_n_4 ,\dcto_2_reg[9]_i_2__0_n_5 ,\dcto_2_reg[9]_i_2__0_n_6 ,\dcto_2_reg[9]_i_2__0_n_7 }),
        .S({\dcto_2[9]_i_8__0_n_0 ,\dcto_2[9]_i_9__0_n_0 ,\dcto_2[9]_i_10__0_n_0 ,\dcto_2[9]_i_11__0_n_0 }));
  CARRY4 \dcto_2_reg[9]_i_3__0 
       (.CI(\dcto_2_reg[5]_i_3__0_n_0 ),
        .CO({\dcto_2_reg[9]_i_3__0_n_0 ,\dcto_2_reg[9]_i_3__0_n_1 ,\dcto_2_reg[9]_i_3__0_n_2 ,\dcto_2_reg[9]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_2[9]_i_12__0_n_0 ,\dcto_2[9]_i_13__0_n_0 ,\dcto_2[9]_i_14__0_n_0 ,\dcto_2[9]_i_15__0_n_0 }),
        .O({\dcto_2_reg[9]_i_3__0_n_4 ,\dcto_2_reg[9]_i_3__0_n_5 ,\dcto_2_reg[9]_i_3__0_n_6 ,\dcto_2_reg[9]_i_3__0_n_7 }),
        .S({\dcto_2[9]_i_16__0_n_0 ,\dcto_2[9]_i_17__0_n_0 ,\dcto_2[9]_i_18__0_n_0 ,\dcto_2[9]_i_19__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[10]_i_1__0 
       (.I0(\dcto_3_reg[11]_i_2__0_n_5 ),
        .I1(\dcto_3_reg[11]_i_3__0_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[10]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_10__0 
       (.I0(\romodatao_d2_reg[5]_67 [4]),
        .I1(\romodatao_d2_reg[6]_69 [3]),
        .I2(dcto_2[9]),
        .I3(\dcto_3[11]_i_6__0_n_0 ),
        .O(\dcto_3[11]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_11__0 
       (.I0(\romodatao_d2_reg[5]_67 [3]),
        .I1(\romodatao_d2_reg[6]_69 [2]),
        .I2(dcto_2[8]),
        .I3(\dcto_3[11]_i_7__0_n_0 ),
        .O(\dcto_3[11]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_12__0 
       (.I0(\romedatao_d2_reg[5]_74 [5]),
        .I1(\romedatao_d2_reg[6]_76 [4]),
        .I2(dcto_2[10]),
        .O(\dcto_3[11]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_13__0 
       (.I0(\romedatao_d2_reg[5]_74 [4]),
        .I1(\romedatao_d2_reg[6]_76 [3]),
        .I2(dcto_2[9]),
        .O(\dcto_3[11]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_14__0 
       (.I0(\romedatao_d2_reg[5]_74 [3]),
        .I1(\romedatao_d2_reg[6]_76 [2]),
        .I2(dcto_2[8]),
        .O(\dcto_3[11]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_3[11]_i_15__0 
       (.I0(\romedatao_d2_reg[5]_74 [2]),
        .I1(dcto_2[7]),
        .O(\dcto_3[11]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_16__0 
       (.I0(\romedatao_d2_reg[5]_74 [6]),
        .I1(\romedatao_d2_reg[6]_76 [5]),
        .I2(dcto_2[11]),
        .I3(\dcto_3[11]_i_12__0_n_0 ),
        .O(\dcto_3[11]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_17__0 
       (.I0(\romedatao_d2_reg[5]_74 [5]),
        .I1(\romedatao_d2_reg[6]_76 [4]),
        .I2(dcto_2[10]),
        .I3(\dcto_3[11]_i_13__0_n_0 ),
        .O(\dcto_3[11]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_18__0 
       (.I0(\romedatao_d2_reg[5]_74 [4]),
        .I1(\romedatao_d2_reg[6]_76 [3]),
        .I2(dcto_2[9]),
        .I3(\dcto_3[11]_i_14__0_n_0 ),
        .O(\dcto_3[11]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_19__0 
       (.I0(\romedatao_d2_reg[5]_74 [3]),
        .I1(\romedatao_d2_reg[6]_76 [2]),
        .I2(dcto_2[8]),
        .I3(\dcto_3[11]_i_15__0_n_0 ),
        .O(\dcto_3[11]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[11]_i_1__0 
       (.I0(\dcto_3_reg[11]_i_2__0_n_4 ),
        .I1(\dcto_3_reg[11]_i_3__0_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[11]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_4__0 
       (.I0(\romodatao_d2_reg[5]_67 [5]),
        .I1(\romodatao_d2_reg[6]_69 [4]),
        .I2(dcto_2[10]),
        .O(\dcto_3[11]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_5__0 
       (.I0(\romodatao_d2_reg[5]_67 [4]),
        .I1(\romodatao_d2_reg[6]_69 [3]),
        .I2(dcto_2[9]),
        .O(\dcto_3[11]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_6__0 
       (.I0(\romodatao_d2_reg[5]_67 [3]),
        .I1(\romodatao_d2_reg[6]_69 [2]),
        .I2(dcto_2[8]),
        .O(\dcto_3[11]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[11]_i_7__0 
       (.I0(\romodatao_d2_reg[5]_67 [2]),
        .I1(\romodatao_d2_reg[6]_69 [1]),
        .I2(dcto_2[7]),
        .O(\dcto_3[11]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_8__0 
       (.I0(\romodatao_d2_reg[5]_67 [6]),
        .I1(\romodatao_d2_reg[6]_69 [5]),
        .I2(dcto_2[11]),
        .I3(\dcto_3[11]_i_4__0_n_0 ),
        .O(\dcto_3[11]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[11]_i_9__0 
       (.I0(\romodatao_d2_reg[5]_67 [5]),
        .I1(\romodatao_d2_reg[6]_69 [4]),
        .I2(dcto_2[10]),
        .I3(\dcto_3[11]_i_5__0_n_0 ),
        .O(\dcto_3[11]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[12]_i_1__0 
       (.I0(\dcto_3_reg[15]_i_2__0_n_7 ),
        .I1(\dcto_3_reg[15]_i_3__0_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[13]_i_1__0 
       (.I0(\dcto_3_reg[15]_i_2__0_n_6 ),
        .I1(\dcto_3_reg[15]_i_3__0_n_6 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[14]_i_1__0 
       (.I0(\dcto_3_reg[15]_i_2__0_n_5 ),
        .I1(\dcto_3_reg[15]_i_3__0_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[14]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_10__0 
       (.I0(\romodatao_d2_reg[5]_67 [8]),
        .I1(\romodatao_d2_reg[6]_69 [7]),
        .I2(dcto_2[13]),
        .I3(\dcto_3[15]_i_6__0_n_0 ),
        .O(\dcto_3[15]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_11__0 
       (.I0(\romodatao_d2_reg[5]_67 [7]),
        .I1(\romodatao_d2_reg[6]_69 [6]),
        .I2(dcto_2[12]),
        .I3(\dcto_3[15]_i_7__0_n_0 ),
        .O(\dcto_3[15]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_12__0 
       (.I0(\romedatao_d2_reg[5]_74 [9]),
        .I1(\romedatao_d2_reg[6]_76 [8]),
        .I2(dcto_2[14]),
        .O(\dcto_3[15]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_13__0 
       (.I0(\romedatao_d2_reg[5]_74 [8]),
        .I1(\romedatao_d2_reg[6]_76 [7]),
        .I2(dcto_2[13]),
        .O(\dcto_3[15]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_14__0 
       (.I0(\romedatao_d2_reg[5]_74 [7]),
        .I1(\romedatao_d2_reg[6]_76 [6]),
        .I2(dcto_2[12]),
        .O(\dcto_3[15]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_15__0 
       (.I0(\romedatao_d2_reg[5]_74 [6]),
        .I1(\romedatao_d2_reg[6]_76 [5]),
        .I2(dcto_2[11]),
        .O(\dcto_3[15]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_16__0 
       (.I0(\romedatao_d2_reg[5]_74 [10]),
        .I1(\romedatao_d2_reg[6]_76 [9]),
        .I2(dcto_2[15]),
        .I3(\dcto_3[15]_i_12__0_n_0 ),
        .O(\dcto_3[15]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_17__0 
       (.I0(\romedatao_d2_reg[5]_74 [9]),
        .I1(\romedatao_d2_reg[6]_76 [8]),
        .I2(dcto_2[14]),
        .I3(\dcto_3[15]_i_13__0_n_0 ),
        .O(\dcto_3[15]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_18__0 
       (.I0(\romedatao_d2_reg[5]_74 [8]),
        .I1(\romedatao_d2_reg[6]_76 [7]),
        .I2(dcto_2[13]),
        .I3(\dcto_3[15]_i_14__0_n_0 ),
        .O(\dcto_3[15]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_19__0 
       (.I0(\romedatao_d2_reg[5]_74 [7]),
        .I1(\romedatao_d2_reg[6]_76 [6]),
        .I2(dcto_2[12]),
        .I3(\dcto_3[15]_i_15__0_n_0 ),
        .O(\dcto_3[15]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[15]_i_1__0 
       (.I0(\dcto_3_reg[15]_i_2__0_n_4 ),
        .I1(\dcto_3_reg[15]_i_3__0_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[15]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_4__0 
       (.I0(\romodatao_d2_reg[5]_67 [9]),
        .I1(\romodatao_d2_reg[6]_69 [8]),
        .I2(dcto_2[14]),
        .O(\dcto_3[15]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_5__0 
       (.I0(\romodatao_d2_reg[5]_67 [8]),
        .I1(\romodatao_d2_reg[6]_69 [7]),
        .I2(dcto_2[13]),
        .O(\dcto_3[15]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_6__0 
       (.I0(\romodatao_d2_reg[5]_67 [7]),
        .I1(\romodatao_d2_reg[6]_69 [6]),
        .I2(dcto_2[12]),
        .O(\dcto_3[15]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[15]_i_7__0 
       (.I0(\romodatao_d2_reg[5]_67 [6]),
        .I1(\romodatao_d2_reg[6]_69 [5]),
        .I2(dcto_2[11]),
        .O(\dcto_3[15]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_8__0 
       (.I0(\romodatao_d2_reg[5]_67 [10]),
        .I1(\romodatao_d2_reg[6]_69 [9]),
        .I2(dcto_2[15]),
        .I3(\dcto_3[15]_i_4__0_n_0 ),
        .O(\dcto_3[15]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[15]_i_9__0 
       (.I0(\romodatao_d2_reg[5]_67 [9]),
        .I1(\romodatao_d2_reg[6]_69 [8]),
        .I2(dcto_2[14]),
        .I3(\dcto_3[15]_i_5__0_n_0 ),
        .O(\dcto_3[15]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[16]_i_1__0 
       (.I0(\dcto_3_reg[19]_i_2__0_n_7 ),
        .I1(\dcto_3_reg[19]_i_3__0_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[17]_i_1__0 
       (.I0(\dcto_3_reg[19]_i_2__0_n_6 ),
        .I1(\dcto_3_reg[19]_i_3__0_n_6 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[18]_i_1__0 
       (.I0(\dcto_3_reg[19]_i_2__0_n_5 ),
        .I1(\dcto_3_reg[19]_i_3__0_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_10__0 
       (.I0(\dcto_3[19]_i_6__0_n_0 ),
        .I1(\romodatao_d2_reg[6]_69 [11]),
        .I2(\romodatao_d2_reg[5]_67 [12]),
        .I3(dcto_2[17]),
        .O(\dcto_3[19]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_11__0 
       (.I0(\romodatao_d2_reg[5]_67 [11]),
        .I1(\romodatao_d2_reg[6]_69 [10]),
        .I2(dcto_2[16]),
        .I3(\dcto_3[19]_i_7__0_n_0 ),
        .O(\dcto_3[19]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_3[19]_i_12__0 
       (.I0(dcto_2[18]),
        .I1(\romedatao_d2_reg[5]_74 [13]),
        .I2(\romedatao_d2_reg[6]_76 [12]),
        .O(\dcto_3[19]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[19]_i_13__0 
       (.I0(\romedatao_d2_reg[5]_74 [13]),
        .I1(\romedatao_d2_reg[6]_76 [12]),
        .I2(dcto_2[18]),
        .O(\dcto_3[19]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_14__0 
       (.I0(\romedatao_d2_reg[5]_74 [11]),
        .I1(\romedatao_d2_reg[6]_76 [10]),
        .I2(dcto_2[16]),
        .O(\dcto_3[19]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_15__0 
       (.I0(\romedatao_d2_reg[5]_74 [10]),
        .I1(\romedatao_d2_reg[6]_76 [9]),
        .I2(dcto_2[15]),
        .O(\dcto_3[19]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \dcto_3[19]_i_16__0 
       (.I0(dcto_2[18]),
        .I1(dcto_2[23]),
        .I2(\romedatao_d2_reg[6]_76 [13]),
        .I3(\romedatao_d2_reg[6]_76 [12]),
        .I4(\romedatao_d2_reg[5]_74 [13]),
        .O(\dcto_3[19]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_3[19]_i_17__0 
       (.I0(dcto_2[18]),
        .I1(\romedatao_d2_reg[6]_76 [12]),
        .I2(\romedatao_d2_reg[5]_74 [13]),
        .I3(dcto_2[17]),
        .I4(\romedatao_d2_reg[6]_76 [11]),
        .I5(\romedatao_d2_reg[5]_74 [12]),
        .O(\dcto_3[19]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_18__0 
       (.I0(\dcto_3[19]_i_14__0_n_0 ),
        .I1(\romedatao_d2_reg[6]_76 [11]),
        .I2(\romedatao_d2_reg[5]_74 [12]),
        .I3(dcto_2[17]),
        .O(\dcto_3[19]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_3[19]_i_19__0 
       (.I0(\romedatao_d2_reg[5]_74 [11]),
        .I1(\romedatao_d2_reg[6]_76 [10]),
        .I2(dcto_2[16]),
        .I3(\dcto_3[19]_i_15__0_n_0 ),
        .O(\dcto_3[19]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[19]_i_1__0 
       (.I0(\dcto_3_reg[19]_i_2__0_n_4 ),
        .I1(\dcto_3_reg[19]_i_3__0_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_3[19]_i_4__0 
       (.I0(dcto_2[18]),
        .I1(\romodatao_d2_reg[5]_67 [13]),
        .I2(\romodatao_d2_reg[6]_69 [12]),
        .O(\dcto_3[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[19]_i_5__0 
       (.I0(\romodatao_d2_reg[5]_67 [13]),
        .I1(\romodatao_d2_reg[6]_69 [12]),
        .I2(dcto_2[18]),
        .O(\dcto_3[19]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_6__0 
       (.I0(\romodatao_d2_reg[5]_67 [11]),
        .I1(\romodatao_d2_reg[6]_69 [10]),
        .I2(dcto_2[16]),
        .O(\dcto_3[19]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_3[19]_i_7__0 
       (.I0(\romodatao_d2_reg[5]_67 [10]),
        .I1(\romodatao_d2_reg[6]_69 [9]),
        .I2(dcto_2[15]),
        .O(\dcto_3[19]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \dcto_3[19]_i_8__0 
       (.I0(dcto_2[18]),
        .I1(dcto_2[23]),
        .I2(\romodatao_d2_reg[6]_69 [13]),
        .I3(\romodatao_d2_reg[6]_69 [12]),
        .I4(\romodatao_d2_reg[5]_67 [13]),
        .O(\dcto_3[19]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_3[19]_i_9__0 
       (.I0(dcto_2[18]),
        .I1(\romodatao_d2_reg[6]_69 [12]),
        .I2(\romodatao_d2_reg[5]_67 [13]),
        .I3(dcto_2[17]),
        .I4(\romodatao_d2_reg[6]_69 [11]),
        .I5(\romodatao_d2_reg[5]_67 [12]),
        .O(\dcto_3[19]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[20]_i_1__0 
       (.I0(\dcto_3_reg[23]_i_2_n_7 ),
        .I1(\dcto_3_reg[23]_i_3_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_3[23]_i_1 
       (.I0(\dcto_3_reg[23]_i_2_n_2 ),
        .I1(\dcto_3_reg[23]_i_3_n_2 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_3[23]_i_4 
       (.I0(\romodatao_d2_reg[6]_69 [13]),
        .I1(dcto_2[23]),
        .I2(\romodatao_d2_reg[5]_67 [13]),
        .I3(\romodatao_d2_reg[6]_69 [12]),
        .O(\dcto_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_3[23]_i_5 
       (.I0(\romodatao_d2_reg[6]_69 [12]),
        .I1(\romodatao_d2_reg[5]_67 [13]),
        .I2(\romodatao_d2_reg[6]_69 [13]),
        .I3(dcto_2[23]),
        .O(\dcto_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_3[23]_i_6 
       (.I0(\romedatao_d2_reg[6]_76 [13]),
        .I1(dcto_2[23]),
        .I2(\romedatao_d2_reg[5]_74 [13]),
        .I3(\romedatao_d2_reg[6]_76 [12]),
        .O(\dcto_3[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_3[23]_i_7 
       (.I0(\romedatao_d2_reg[6]_76 [12]),
        .I1(\romedatao_d2_reg[5]_74 [13]),
        .I2(\romedatao_d2_reg[6]_76 [13]),
        .I3(dcto_2[23]),
        .O(\dcto_3[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[6]_i_1__0 
       (.I0(\dcto_3_reg[7]_i_2__0_n_5 ),
        .I1(\dcto_3_reg[7]_i_3__0_n_5 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[7]_i_1__0 
       (.I0(\dcto_3_reg[7]_i_2__0_n_4 ),
        .I1(\dcto_3_reg[7]_i_3__0_n_4 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[7]_i_4__0 
       (.I0(dcto_2[7]),
        .I1(\romodatao_d2_reg[5]_67 [2]),
        .I2(\romodatao_d2_reg[6]_69 [1]),
        .O(\dcto_3[7]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_3[7]_i_5__0 
       (.I0(\romodatao_d2_reg[5]_67 [2]),
        .I1(\romodatao_d2_reg[6]_69 [1]),
        .I2(dcto_2[7]),
        .I3(\romodatao_d2_reg[6]_69 [0]),
        .I4(\romodatao_d2_reg[5]_67 [1]),
        .O(\dcto_3[7]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_3[7]_i_6__0 
       (.I0(\romodatao_d2_reg[5]_67 [1]),
        .I1(\romodatao_d2_reg[6]_69 [0]),
        .I2(dcto_2[6]),
        .O(\dcto_3[7]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_3[7]_i_7__0 
       (.I0(dcto_2[5]),
        .I1(\romodatao_d2_reg[5]_67 [0]),
        .O(\dcto_3[7]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_3[7]_i_8__0 
       (.I0(dcto_2[7]),
        .I1(\romedatao_d2_reg[5]_74 [2]),
        .O(\dcto_3[7]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_3[7]_i_9__0 
       (.I0(\romedatao_d2_reg[5]_74 [2]),
        .I1(dcto_2[7]),
        .O(\dcto_3[7]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[8]_i_1__0 
       (.I0(\dcto_3_reg[11]_i_2__0_n_7 ),
        .I1(\dcto_3_reg[11]_i_3__0_n_7 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_3[9]_i_1__0 
       (.I0(\dcto_3_reg[11]_i_2__0_n_6 ),
        .I1(\dcto_3_reg[11]_i_3__0_n_6 ),
        .I2(even_not_odd_d2),
        .O(\dcto_3[9]_i_1__0_n_0 ));
  FDCE \dcto_3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[10]_i_1__0_n_0 ),
        .Q(dcto_3[10]));
  FDCE \dcto_3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[11]_i_1__0_n_0 ),
        .Q(dcto_3[11]));
  CARRY4 \dcto_3_reg[11]_i_2__0 
       (.CI(\dcto_3_reg[7]_i_2__0_n_0 ),
        .CO({\dcto_3_reg[11]_i_2__0_n_0 ,\dcto_3_reg[11]_i_2__0_n_1 ,\dcto_3_reg[11]_i_2__0_n_2 ,\dcto_3_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[11]_i_4__0_n_0 ,\dcto_3[11]_i_5__0_n_0 ,\dcto_3[11]_i_6__0_n_0 ,\dcto_3[11]_i_7__0_n_0 }),
        .O({\dcto_3_reg[11]_i_2__0_n_4 ,\dcto_3_reg[11]_i_2__0_n_5 ,\dcto_3_reg[11]_i_2__0_n_6 ,\dcto_3_reg[11]_i_2__0_n_7 }),
        .S({\dcto_3[11]_i_8__0_n_0 ,\dcto_3[11]_i_9__0_n_0 ,\dcto_3[11]_i_10__0_n_0 ,\dcto_3[11]_i_11__0_n_0 }));
  CARRY4 \dcto_3_reg[11]_i_3__0 
       (.CI(\dcto_3_reg[7]_i_3__0_n_0 ),
        .CO({\dcto_3_reg[11]_i_3__0_n_0 ,\dcto_3_reg[11]_i_3__0_n_1 ,\dcto_3_reg[11]_i_3__0_n_2 ,\dcto_3_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[11]_i_12__0_n_0 ,\dcto_3[11]_i_13__0_n_0 ,\dcto_3[11]_i_14__0_n_0 ,\dcto_3[11]_i_15__0_n_0 }),
        .O({\dcto_3_reg[11]_i_3__0_n_4 ,\dcto_3_reg[11]_i_3__0_n_5 ,\dcto_3_reg[11]_i_3__0_n_6 ,\dcto_3_reg[11]_i_3__0_n_7 }),
        .S({\dcto_3[11]_i_16__0_n_0 ,\dcto_3[11]_i_17__0_n_0 ,\dcto_3[11]_i_18__0_n_0 ,\dcto_3[11]_i_19__0_n_0 }));
  FDCE \dcto_3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[12]_i_1__0_n_0 ),
        .Q(dcto_3[12]));
  FDCE \dcto_3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[13]_i_1__0_n_0 ),
        .Q(dcto_3[13]));
  FDCE \dcto_3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[14]_i_1__0_n_0 ),
        .Q(dcto_3[14]));
  FDCE \dcto_3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[15]_i_1__0_n_0 ),
        .Q(dcto_3[15]));
  CARRY4 \dcto_3_reg[15]_i_2__0 
       (.CI(\dcto_3_reg[11]_i_2__0_n_0 ),
        .CO({\dcto_3_reg[15]_i_2__0_n_0 ,\dcto_3_reg[15]_i_2__0_n_1 ,\dcto_3_reg[15]_i_2__0_n_2 ,\dcto_3_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[15]_i_4__0_n_0 ,\dcto_3[15]_i_5__0_n_0 ,\dcto_3[15]_i_6__0_n_0 ,\dcto_3[15]_i_7__0_n_0 }),
        .O({\dcto_3_reg[15]_i_2__0_n_4 ,\dcto_3_reg[15]_i_2__0_n_5 ,\dcto_3_reg[15]_i_2__0_n_6 ,\dcto_3_reg[15]_i_2__0_n_7 }),
        .S({\dcto_3[15]_i_8__0_n_0 ,\dcto_3[15]_i_9__0_n_0 ,\dcto_3[15]_i_10__0_n_0 ,\dcto_3[15]_i_11__0_n_0 }));
  CARRY4 \dcto_3_reg[15]_i_3__0 
       (.CI(\dcto_3_reg[11]_i_3__0_n_0 ),
        .CO({\dcto_3_reg[15]_i_3__0_n_0 ,\dcto_3_reg[15]_i_3__0_n_1 ,\dcto_3_reg[15]_i_3__0_n_2 ,\dcto_3_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[15]_i_12__0_n_0 ,\dcto_3[15]_i_13__0_n_0 ,\dcto_3[15]_i_14__0_n_0 ,\dcto_3[15]_i_15__0_n_0 }),
        .O({\dcto_3_reg[15]_i_3__0_n_4 ,\dcto_3_reg[15]_i_3__0_n_5 ,\dcto_3_reg[15]_i_3__0_n_6 ,\dcto_3_reg[15]_i_3__0_n_7 }),
        .S({\dcto_3[15]_i_16__0_n_0 ,\dcto_3[15]_i_17__0_n_0 ,\dcto_3[15]_i_18__0_n_0 ,\dcto_3[15]_i_19__0_n_0 }));
  FDCE \dcto_3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[16]_i_1__0_n_0 ),
        .Q(dcto_3[16]));
  FDCE \dcto_3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[17]_i_1__0_n_0 ),
        .Q(dcto_3[17]));
  FDCE \dcto_3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[18]_i_1__0_n_0 ),
        .Q(dcto_3[18]));
  FDCE \dcto_3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[19]_i_1__0_n_0 ),
        .Q(dcto_3[19]));
  CARRY4 \dcto_3_reg[19]_i_2__0 
       (.CI(\dcto_3_reg[15]_i_2__0_n_0 ),
        .CO({\dcto_3_reg[19]_i_2__0_n_0 ,\dcto_3_reg[19]_i_2__0_n_1 ,\dcto_3_reg[19]_i_2__0_n_2 ,\dcto_3_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[19]_i_4__0_n_0 ,\dcto_3[19]_i_5__0_n_0 ,\dcto_3[19]_i_6__0_n_0 ,\dcto_3[19]_i_7__0_n_0 }),
        .O({\dcto_3_reg[19]_i_2__0_n_4 ,\dcto_3_reg[19]_i_2__0_n_5 ,\dcto_3_reg[19]_i_2__0_n_6 ,\dcto_3_reg[19]_i_2__0_n_7 }),
        .S({\dcto_3[19]_i_8__0_n_0 ,\dcto_3[19]_i_9__0_n_0 ,\dcto_3[19]_i_10__0_n_0 ,\dcto_3[19]_i_11__0_n_0 }));
  CARRY4 \dcto_3_reg[19]_i_3__0 
       (.CI(\dcto_3_reg[15]_i_3__0_n_0 ),
        .CO({\dcto_3_reg[19]_i_3__0_n_0 ,\dcto_3_reg[19]_i_3__0_n_1 ,\dcto_3_reg[19]_i_3__0_n_2 ,\dcto_3_reg[19]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[19]_i_12__0_n_0 ,\dcto_3[19]_i_13__0_n_0 ,\dcto_3[19]_i_14__0_n_0 ,\dcto_3[19]_i_15__0_n_0 }),
        .O({\dcto_3_reg[19]_i_3__0_n_4 ,\dcto_3_reg[19]_i_3__0_n_5 ,\dcto_3_reg[19]_i_3__0_n_6 ,\dcto_3_reg[19]_i_3__0_n_7 }),
        .S({\dcto_3[19]_i_16__0_n_0 ,\dcto_3[19]_i_17__0_n_0 ,\dcto_3[19]_i_18__0_n_0 ,\dcto_3[19]_i_19__0_n_0 }));
  FDCE \dcto_3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[20]_i_1__0_n_0 ),
        .Q(dcto_3[20]));
  FDCE \dcto_3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[23]_i_1_n_0 ),
        .Q(dcto_3[23]));
  CARRY4 \dcto_3_reg[23]_i_2 
       (.CI(\dcto_3_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_dcto_3_reg[23]_i_2_CO_UNCONNECTED [3:2],\dcto_3_reg[23]_i_2_n_2 ,\NLW_dcto_3_reg[23]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_3[23]_i_4_n_0 }),
        .O({\NLW_dcto_3_reg[23]_i_2_O_UNCONNECTED [3:1],\dcto_3_reg[23]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_3[23]_i_5_n_0 }));
  CARRY4 \dcto_3_reg[23]_i_3 
       (.CI(\dcto_3_reg[19]_i_3__0_n_0 ),
        .CO({\NLW_dcto_3_reg[23]_i_3_CO_UNCONNECTED [3:2],\dcto_3_reg[23]_i_3_n_2 ,\NLW_dcto_3_reg[23]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_3[23]_i_6_n_0 }),
        .O({\NLW_dcto_3_reg[23]_i_3_O_UNCONNECTED [3:1],\dcto_3_reg[23]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_3[23]_i_7_n_0 }));
  FDCE \dcto_3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[6]_i_1__0_n_0 ),
        .Q(dcto_3[6]));
  FDCE \dcto_3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[7]_i_1__0_n_0 ),
        .Q(dcto_3[7]));
  CARRY4 \dcto_3_reg[7]_i_2__0 
       (.CI(1'b0),
        .CO({\dcto_3_reg[7]_i_2__0_n_0 ,\dcto_3_reg[7]_i_2__0_n_1 ,\dcto_3_reg[7]_i_2__0_n_2 ,\dcto_3_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[7]_i_4__0_n_0 ,dcto_2[6:5],1'b0}),
        .O({\dcto_3_reg[7]_i_2__0_n_4 ,\dcto_3_reg[7]_i_2__0_n_5 ,\NLW_dcto_3_reg[7]_i_2__0_O_UNCONNECTED [1:0]}),
        .S({\dcto_3[7]_i_5__0_n_0 ,\dcto_3[7]_i_6__0_n_0 ,\dcto_3[7]_i_7__0_n_0 ,dcto_2[4]}));
  CARRY4 \dcto_3_reg[7]_i_3__0 
       (.CI(1'b0),
        .CO({\dcto_3_reg[7]_i_3__0_n_0 ,\dcto_3_reg[7]_i_3__0_n_1 ,\dcto_3_reg[7]_i_3__0_n_2 ,\dcto_3_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_3[7]_i_8__0_n_0 ,1'b0,dcto_2[5],1'b0}),
        .O({\dcto_3_reg[7]_i_3__0_n_4 ,\dcto_3_reg[7]_i_3__0_n_5 ,\NLW_dcto_3_reg[7]_i_3__0_O_UNCONNECTED [1:0]}),
        .S({\dcto_3[7]_i_9__0_n_0 ,dcto_2[6:4]}));
  FDCE \dcto_3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[8]_i_1__0_n_0 ),
        .Q(dcto_3[8]));
  FDCE \dcto_3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_3[9]_i_1__0_n_0 ),
        .Q(dcto_3[9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[10]_i_1__0 
       (.I0(\dcto_4_reg[13]_i_2__0_n_7 ),
        .I1(\dcto_4_reg[13]_i_3__0_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[11]_i_1__0 
       (.I0(\dcto_4_reg[13]_i_2__0_n_6 ),
        .I1(\dcto_4_reg[13]_i_3__0_n_6 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[12]_i_1__0 
       (.I0(\dcto_4_reg[13]_i_2__0_n_5 ),
        .I1(\dcto_4_reg[13]_i_3__0_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[12]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_10__0 
       (.I0(\romodatao_d3_reg[7]_62 [4]),
        .I1(\romodatao_d3_reg[8]_65 [3]),
        .I2(dcto_3[11]),
        .I3(\dcto_4[13]_i_6__0_n_0 ),
        .O(\dcto_4[13]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_11__0 
       (.I0(\romodatao_d3_reg[7]_62 [3]),
        .I1(\romodatao_d3_reg[8]_65 [2]),
        .I2(dcto_3[10]),
        .I3(\dcto_4[13]_i_7__0_n_0 ),
        .O(\dcto_4[13]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_12__0 
       (.I0(\romedatao_d3_reg[7]_79 [5]),
        .I1(\romedatao_d3_reg[8]_82 [4]),
        .I2(dcto_3[12]),
        .O(\dcto_4[13]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_13 
       (.I0(\romedatao_d3_reg[7]_79 [4]),
        .I1(\romedatao_d3_reg[8]_82 [3]),
        .I2(dcto_3[11]),
        .O(\dcto_4[13]_i_13_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_14__0 
       (.I0(\romedatao_d3_reg[7]_79 [3]),
        .I1(\romedatao_d3_reg[8]_82 [2]),
        .I2(dcto_3[10]),
        .O(\dcto_4[13]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_4[13]_i_15__0 
       (.I0(\romedatao_d3_reg[7]_79 [2]),
        .I1(dcto_3[9]),
        .O(\dcto_4[13]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_16__0 
       (.I0(\romedatao_d3_reg[7]_79 [6]),
        .I1(\romedatao_d3_reg[8]_82 [5]),
        .I2(dcto_3[13]),
        .I3(\dcto_4[13]_i_12__0_n_0 ),
        .O(\dcto_4[13]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_17 
       (.I0(\romedatao_d3_reg[7]_79 [5]),
        .I1(\romedatao_d3_reg[8]_82 [4]),
        .I2(dcto_3[12]),
        .I3(\dcto_4[13]_i_13_n_0 ),
        .O(\dcto_4[13]_i_17_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_18__0 
       (.I0(\romedatao_d3_reg[7]_79 [4]),
        .I1(\romedatao_d3_reg[8]_82 [3]),
        .I2(dcto_3[11]),
        .I3(\dcto_4[13]_i_14__0_n_0 ),
        .O(\dcto_4[13]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_19__0 
       (.I0(\romedatao_d3_reg[7]_79 [3]),
        .I1(\romedatao_d3_reg[8]_82 [2]),
        .I2(dcto_3[10]),
        .I3(\dcto_4[13]_i_15__0_n_0 ),
        .O(\dcto_4[13]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[13]_i_1__0 
       (.I0(\dcto_4_reg[13]_i_2__0_n_4 ),
        .I1(\dcto_4_reg[13]_i_3__0_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[13]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_4 
       (.I0(\romodatao_d3_reg[7]_62 [5]),
        .I1(\romodatao_d3_reg[8]_65 [4]),
        .I2(dcto_3[12]),
        .O(\dcto_4[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_5__0 
       (.I0(\romodatao_d3_reg[7]_62 [4]),
        .I1(\romodatao_d3_reg[8]_65 [3]),
        .I2(dcto_3[11]),
        .O(\dcto_4[13]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_6__0 
       (.I0(\romodatao_d3_reg[7]_62 [3]),
        .I1(\romodatao_d3_reg[8]_65 [2]),
        .I2(dcto_3[10]),
        .O(\dcto_4[13]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[13]_i_7__0 
       (.I0(\romodatao_d3_reg[7]_62 [2]),
        .I1(\romodatao_d3_reg[8]_65 [1]),
        .I2(dcto_3[9]),
        .O(\dcto_4[13]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_8__0 
       (.I0(\romodatao_d3_reg[7]_62 [6]),
        .I1(\romodatao_d3_reg[8]_65 [5]),
        .I2(dcto_3[13]),
        .I3(\dcto_4[13]_i_4_n_0 ),
        .O(\dcto_4[13]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[13]_i_9__0 
       (.I0(\romodatao_d3_reg[7]_62 [5]),
        .I1(\romodatao_d3_reg[8]_65 [4]),
        .I2(dcto_3[12]),
        .I3(\dcto_4[13]_i_5__0_n_0 ),
        .O(\dcto_4[13]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[14]_i_1__0 
       (.I0(\dcto_4_reg[17]_i_2__0_n_7 ),
        .I1(\dcto_4_reg[17]_i_3__0_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[15]_i_1__0 
       (.I0(\dcto_4_reg[17]_i_2__0_n_6 ),
        .I1(\dcto_4_reg[17]_i_3__0_n_6 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[16]_i_1__0 
       (.I0(\dcto_4_reg[17]_i_2__0_n_5 ),
        .I1(\dcto_4_reg[17]_i_3__0_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[16]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_10__0 
       (.I0(\romodatao_d3_reg[7]_62 [8]),
        .I1(\romodatao_d3_reg[8]_65 [7]),
        .I2(dcto_3[15]),
        .I3(\dcto_4[17]_i_6__0_n_0 ),
        .O(\dcto_4[17]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_11__0 
       (.I0(\romodatao_d3_reg[7]_62 [7]),
        .I1(\romodatao_d3_reg[8]_65 [6]),
        .I2(dcto_3[14]),
        .I3(\dcto_4[17]_i_7__0_n_0 ),
        .O(\dcto_4[17]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_12__0 
       (.I0(\romedatao_d3_reg[7]_79 [9]),
        .I1(\romedatao_d3_reg[8]_82 [8]),
        .I2(dcto_3[16]),
        .O(\dcto_4[17]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_13__0 
       (.I0(\romedatao_d3_reg[7]_79 [8]),
        .I1(\romedatao_d3_reg[8]_82 [7]),
        .I2(dcto_3[15]),
        .O(\dcto_4[17]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_14__0 
       (.I0(\romedatao_d3_reg[7]_79 [7]),
        .I1(\romedatao_d3_reg[8]_82 [6]),
        .I2(dcto_3[14]),
        .O(\dcto_4[17]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_15__0 
       (.I0(\romedatao_d3_reg[7]_79 [6]),
        .I1(\romedatao_d3_reg[8]_82 [5]),
        .I2(dcto_3[13]),
        .O(\dcto_4[17]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_16__0 
       (.I0(\romedatao_d3_reg[7]_79 [10]),
        .I1(\romedatao_d3_reg[8]_82 [9]),
        .I2(dcto_3[17]),
        .I3(\dcto_4[17]_i_12__0_n_0 ),
        .O(\dcto_4[17]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_17__0 
       (.I0(\romedatao_d3_reg[7]_79 [9]),
        .I1(\romedatao_d3_reg[8]_82 [8]),
        .I2(dcto_3[16]),
        .I3(\dcto_4[17]_i_13__0_n_0 ),
        .O(\dcto_4[17]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_18__0 
       (.I0(\romedatao_d3_reg[7]_79 [8]),
        .I1(\romedatao_d3_reg[8]_82 [7]),
        .I2(dcto_3[15]),
        .I3(\dcto_4[17]_i_14__0_n_0 ),
        .O(\dcto_4[17]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_19__0 
       (.I0(\romedatao_d3_reg[7]_79 [7]),
        .I1(\romedatao_d3_reg[8]_82 [6]),
        .I2(dcto_3[14]),
        .I3(\dcto_4[17]_i_15__0_n_0 ),
        .O(\dcto_4[17]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[17]_i_1__0 
       (.I0(\dcto_4_reg[17]_i_2__0_n_4 ),
        .I1(\dcto_4_reg[17]_i_3__0_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[17]_i_1__0_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_4__0 
       (.I0(\romodatao_d3_reg[7]_62 [9]),
        .I1(\romodatao_d3_reg[8]_65 [8]),
        .I2(dcto_3[16]),
        .O(\dcto_4[17]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_5__0 
       (.I0(\romodatao_d3_reg[7]_62 [8]),
        .I1(\romodatao_d3_reg[8]_65 [7]),
        .I2(dcto_3[15]),
        .O(\dcto_4[17]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_6__0 
       (.I0(\romodatao_d3_reg[7]_62 [7]),
        .I1(\romodatao_d3_reg[8]_65 [6]),
        .I2(dcto_3[14]),
        .O(\dcto_4[17]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[17]_i_7__0 
       (.I0(\romodatao_d3_reg[7]_62 [6]),
        .I1(\romodatao_d3_reg[8]_65 [5]),
        .I2(dcto_3[13]),
        .O(\dcto_4[17]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_8__0 
       (.I0(\romodatao_d3_reg[7]_62 [10]),
        .I1(\romodatao_d3_reg[8]_65 [9]),
        .I2(dcto_3[17]),
        .I3(\dcto_4[17]_i_4__0_n_0 ),
        .O(\dcto_4[17]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[17]_i_9__0 
       (.I0(\romodatao_d3_reg[7]_62 [9]),
        .I1(\romodatao_d3_reg[8]_65 [8]),
        .I2(dcto_3[16]),
        .I3(\dcto_4[17]_i_5__0_n_0 ),
        .O(\dcto_4[17]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[18]_i_1__0 
       (.I0(\dcto_4_reg[21]_i_2__0_n_7 ),
        .I1(\dcto_4_reg[21]_i_3__0_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[19]_i_1__0 
       (.I0(\dcto_4_reg[21]_i_2__0_n_6 ),
        .I1(\dcto_4_reg[21]_i_3__0_n_6 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[20]_i_1__0 
       (.I0(\dcto_4_reg[21]_i_2__0_n_5 ),
        .I1(\dcto_4_reg[21]_i_3__0_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[21]_i_10__0 
       (.I0(\dcto_4[21]_i_6__0_n_0 ),
        .I1(\romodatao_d3_reg[8]_65 [11]),
        .I2(\romodatao_d3_reg[7]_62 [12]),
        .I3(dcto_3[19]),
        .O(\dcto_4[21]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[21]_i_11__0 
       (.I0(\romodatao_d3_reg[7]_62 [11]),
        .I1(\romodatao_d3_reg[8]_65 [10]),
        .I2(dcto_3[18]),
        .I3(\dcto_4[21]_i_7__0_n_0 ),
        .O(\dcto_4[21]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_4[21]_i_12__0 
       (.I0(dcto_3[20]),
        .I1(\romedatao_d3_reg[7]_79 [13]),
        .I2(\romedatao_d3_reg[8]_82 [12]),
        .O(\dcto_4[21]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_4[21]_i_13__0 
       (.I0(\romedatao_d3_reg[7]_79 [13]),
        .I1(\romedatao_d3_reg[8]_82 [12]),
        .I2(dcto_3[20]),
        .O(\dcto_4[21]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[21]_i_14__0 
       (.I0(\romedatao_d3_reg[7]_79 [11]),
        .I1(\romedatao_d3_reg[8]_82 [10]),
        .I2(dcto_3[18]),
        .O(\dcto_4[21]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[21]_i_15__0 
       (.I0(\romedatao_d3_reg[7]_79 [10]),
        .I1(\romedatao_d3_reg[8]_82 [9]),
        .I2(dcto_3[17]),
        .O(\dcto_4[21]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \dcto_4[21]_i_16__0 
       (.I0(dcto_3[20]),
        .I1(dcto_3[23]),
        .I2(\romedatao_d3_reg[8]_82 [13]),
        .I3(\romedatao_d3_reg[8]_82 [12]),
        .I4(\romedatao_d3_reg[7]_79 [13]),
        .O(\dcto_4[21]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_4[21]_i_17__0 
       (.I0(dcto_3[20]),
        .I1(\romedatao_d3_reg[8]_82 [12]),
        .I2(\romedatao_d3_reg[7]_79 [13]),
        .I3(dcto_3[19]),
        .I4(\romedatao_d3_reg[8]_82 [11]),
        .I5(\romedatao_d3_reg[7]_79 [12]),
        .O(\dcto_4[21]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[21]_i_18 
       (.I0(\dcto_4[21]_i_14__0_n_0 ),
        .I1(\romedatao_d3_reg[8]_82 [11]),
        .I2(\romedatao_d3_reg[7]_79 [12]),
        .I3(dcto_3[19]),
        .O(\dcto_4[21]_i_18_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_4[21]_i_19 
       (.I0(\romedatao_d3_reg[7]_79 [11]),
        .I1(\romedatao_d3_reg[8]_82 [10]),
        .I2(dcto_3[18]),
        .I3(\dcto_4[21]_i_15__0_n_0 ),
        .O(\dcto_4[21]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[21]_i_1__0 
       (.I0(\dcto_4_reg[21]_i_2__0_n_4 ),
        .I1(\dcto_4_reg[21]_i_3__0_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \dcto_4[21]_i_4__0 
       (.I0(dcto_3[20]),
        .I1(\romodatao_d3_reg[7]_62 [13]),
        .I2(\romodatao_d3_reg[8]_65 [12]),
        .O(\dcto_4[21]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_4[21]_i_5__0 
       (.I0(\romodatao_d3_reg[7]_62 [13]),
        .I1(\romodatao_d3_reg[8]_65 [12]),
        .I2(dcto_3[20]),
        .O(\dcto_4[21]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[21]_i_6__0 
       (.I0(\romodatao_d3_reg[7]_62 [11]),
        .I1(\romodatao_d3_reg[8]_65 [10]),
        .I2(dcto_3[18]),
        .O(\dcto_4[21]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_4[21]_i_7__0 
       (.I0(\romodatao_d3_reg[7]_62 [10]),
        .I1(\romodatao_d3_reg[8]_65 [9]),
        .I2(dcto_3[17]),
        .O(\dcto_4[21]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \dcto_4[21]_i_8__0 
       (.I0(dcto_3[20]),
        .I1(dcto_3[23]),
        .I2(\romodatao_d3_reg[8]_65 [13]),
        .I3(\romodatao_d3_reg[8]_65 [12]),
        .I4(\romodatao_d3_reg[7]_62 [13]),
        .O(\dcto_4[21]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_4[21]_i_9__0 
       (.I0(dcto_3[20]),
        .I1(\romodatao_d3_reg[8]_65 [12]),
        .I2(\romodatao_d3_reg[7]_62 [13]),
        .I3(dcto_3[19]),
        .I4(\romodatao_d3_reg[8]_65 [11]),
        .I5(\romodatao_d3_reg[7]_62 [12]),
        .O(\dcto_4[21]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[22]_i_1 
       (.I0(\dcto_4_reg[23]_i_2_n_7 ),
        .I1(\dcto_4_reg[23]_i_3_n_7 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_4[23]_i_1 
       (.I0(\dcto_4_reg[23]_i_2_n_2 ),
        .I1(\dcto_4_reg[23]_i_3_n_2 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_4[23]_i_4 
       (.I0(\romodatao_d3_reg[8]_65 [13]),
        .I1(dcto_3[23]),
        .I2(\romodatao_d3_reg[7]_62 [13]),
        .I3(\romodatao_d3_reg[8]_65 [12]),
        .O(\dcto_4[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_4[23]_i_5 
       (.I0(\romodatao_d3_reg[8]_65 [12]),
        .I1(\romodatao_d3_reg[7]_62 [13]),
        .I2(\romodatao_d3_reg[8]_65 [13]),
        .I3(dcto_3[23]),
        .O(\dcto_4[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \dcto_4[23]_i_6 
       (.I0(\romedatao_d3_reg[8]_82 [13]),
        .I1(dcto_3[23]),
        .I2(\romedatao_d3_reg[7]_79 [13]),
        .I3(\romedatao_d3_reg[8]_82 [12]),
        .O(\dcto_4[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBFF4)) 
    \dcto_4[23]_i_7 
       (.I0(\romedatao_d3_reg[8]_82 [12]),
        .I1(\romedatao_d3_reg[7]_79 [13]),
        .I2(\romedatao_d3_reg[8]_82 [13]),
        .I3(dcto_3[23]),
        .O(\dcto_4[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[8]_i_1 
       (.I0(\dcto_4_reg[9]_i_2_n_5 ),
        .I1(\dcto_4_reg[9]_i_3_n_5 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_4[9]_i_1 
       (.I0(\dcto_4_reg[9]_i_2_n_4 ),
        .I1(\dcto_4_reg[9]_i_3_n_4 ),
        .I2(even_not_odd_d3),
        .O(\dcto_4[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_4[9]_i_4 
       (.I0(dcto_3[9]),
        .I1(\romodatao_d3_reg[7]_62 [2]),
        .I2(\romodatao_d3_reg[8]_65 [1]),
        .O(\dcto_4[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_4[9]_i_5 
       (.I0(\romodatao_d3_reg[7]_62 [2]),
        .I1(\romodatao_d3_reg[8]_65 [1]),
        .I2(dcto_3[9]),
        .I3(\romodatao_d3_reg[8]_65 [0]),
        .I4(\romodatao_d3_reg[7]_62 [1]),
        .O(\dcto_4[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_4[9]_i_6 
       (.I0(\romodatao_d3_reg[7]_62 [1]),
        .I1(\romodatao_d3_reg[8]_65 [0]),
        .I2(dcto_3[8]),
        .O(\dcto_4[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_4[9]_i_7 
       (.I0(dcto_3[7]),
        .I1(\romodatao_d3_reg[7]_62 [0]),
        .O(\dcto_4[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_4[9]_i_8 
       (.I0(dcto_3[9]),
        .I1(\romedatao_d3_reg[7]_79 [2]),
        .O(\dcto_4[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_4[9]_i_9 
       (.I0(\romedatao_d3_reg[7]_79 [2]),
        .I1(dcto_3[9]),
        .O(\dcto_4[9]_i_9_n_0 ));
  FDCE \dcto_4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[10]_i_1__0_n_0 ),
        .Q(dcto_4[10]));
  FDCE \dcto_4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[11]_i_1__0_n_0 ),
        .Q(dcto_4[11]));
  FDCE \dcto_4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[12]_i_1__0_n_0 ),
        .Q(dcto_4[12]));
  FDCE \dcto_4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[13]_i_1__0_n_0 ),
        .Q(dcto_4[13]));
  CARRY4 \dcto_4_reg[13]_i_2__0 
       (.CI(\dcto_4_reg[9]_i_2_n_0 ),
        .CO({\dcto_4_reg[13]_i_2__0_n_0 ,\dcto_4_reg[13]_i_2__0_n_1 ,\dcto_4_reg[13]_i_2__0_n_2 ,\dcto_4_reg[13]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[13]_i_4_n_0 ,\dcto_4[13]_i_5__0_n_0 ,\dcto_4[13]_i_6__0_n_0 ,\dcto_4[13]_i_7__0_n_0 }),
        .O({\dcto_4_reg[13]_i_2__0_n_4 ,\dcto_4_reg[13]_i_2__0_n_5 ,\dcto_4_reg[13]_i_2__0_n_6 ,\dcto_4_reg[13]_i_2__0_n_7 }),
        .S({\dcto_4[13]_i_8__0_n_0 ,\dcto_4[13]_i_9__0_n_0 ,\dcto_4[13]_i_10__0_n_0 ,\dcto_4[13]_i_11__0_n_0 }));
  CARRY4 \dcto_4_reg[13]_i_3__0 
       (.CI(\dcto_4_reg[9]_i_3_n_0 ),
        .CO({\dcto_4_reg[13]_i_3__0_n_0 ,\dcto_4_reg[13]_i_3__0_n_1 ,\dcto_4_reg[13]_i_3__0_n_2 ,\dcto_4_reg[13]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[13]_i_12__0_n_0 ,\dcto_4[13]_i_13_n_0 ,\dcto_4[13]_i_14__0_n_0 ,\dcto_4[13]_i_15__0_n_0 }),
        .O({\dcto_4_reg[13]_i_3__0_n_4 ,\dcto_4_reg[13]_i_3__0_n_5 ,\dcto_4_reg[13]_i_3__0_n_6 ,\dcto_4_reg[13]_i_3__0_n_7 }),
        .S({\dcto_4[13]_i_16__0_n_0 ,\dcto_4[13]_i_17_n_0 ,\dcto_4[13]_i_18__0_n_0 ,\dcto_4[13]_i_19__0_n_0 }));
  FDCE \dcto_4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[14]_i_1__0_n_0 ),
        .Q(dcto_4[14]));
  FDCE \dcto_4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[15]_i_1__0_n_0 ),
        .Q(dcto_4[15]));
  FDCE \dcto_4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[16]_i_1__0_n_0 ),
        .Q(dcto_4[16]));
  FDCE \dcto_4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[17]_i_1__0_n_0 ),
        .Q(dcto_4[17]));
  CARRY4 \dcto_4_reg[17]_i_2__0 
       (.CI(\dcto_4_reg[13]_i_2__0_n_0 ),
        .CO({\dcto_4_reg[17]_i_2__0_n_0 ,\dcto_4_reg[17]_i_2__0_n_1 ,\dcto_4_reg[17]_i_2__0_n_2 ,\dcto_4_reg[17]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[17]_i_4__0_n_0 ,\dcto_4[17]_i_5__0_n_0 ,\dcto_4[17]_i_6__0_n_0 ,\dcto_4[17]_i_7__0_n_0 }),
        .O({\dcto_4_reg[17]_i_2__0_n_4 ,\dcto_4_reg[17]_i_2__0_n_5 ,\dcto_4_reg[17]_i_2__0_n_6 ,\dcto_4_reg[17]_i_2__0_n_7 }),
        .S({\dcto_4[17]_i_8__0_n_0 ,\dcto_4[17]_i_9__0_n_0 ,\dcto_4[17]_i_10__0_n_0 ,\dcto_4[17]_i_11__0_n_0 }));
  CARRY4 \dcto_4_reg[17]_i_3__0 
       (.CI(\dcto_4_reg[13]_i_3__0_n_0 ),
        .CO({\dcto_4_reg[17]_i_3__0_n_0 ,\dcto_4_reg[17]_i_3__0_n_1 ,\dcto_4_reg[17]_i_3__0_n_2 ,\dcto_4_reg[17]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[17]_i_12__0_n_0 ,\dcto_4[17]_i_13__0_n_0 ,\dcto_4[17]_i_14__0_n_0 ,\dcto_4[17]_i_15__0_n_0 }),
        .O({\dcto_4_reg[17]_i_3__0_n_4 ,\dcto_4_reg[17]_i_3__0_n_5 ,\dcto_4_reg[17]_i_3__0_n_6 ,\dcto_4_reg[17]_i_3__0_n_7 }),
        .S({\dcto_4[17]_i_16__0_n_0 ,\dcto_4[17]_i_17__0_n_0 ,\dcto_4[17]_i_18__0_n_0 ,\dcto_4[17]_i_19__0_n_0 }));
  FDCE \dcto_4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[18]_i_1__0_n_0 ),
        .Q(dcto_4[18]));
  FDCE \dcto_4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[19]_i_1__0_n_0 ),
        .Q(dcto_4[19]));
  FDCE \dcto_4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[20]_i_1__0_n_0 ),
        .Q(dcto_4[20]));
  FDCE \dcto_4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[21]_i_1__0_n_0 ),
        .Q(dcto_4[21]));
  CARRY4 \dcto_4_reg[21]_i_2__0 
       (.CI(\dcto_4_reg[17]_i_2__0_n_0 ),
        .CO({\dcto_4_reg[21]_i_2__0_n_0 ,\dcto_4_reg[21]_i_2__0_n_1 ,\dcto_4_reg[21]_i_2__0_n_2 ,\dcto_4_reg[21]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[21]_i_4__0_n_0 ,\dcto_4[21]_i_5__0_n_0 ,\dcto_4[21]_i_6__0_n_0 ,\dcto_4[21]_i_7__0_n_0 }),
        .O({\dcto_4_reg[21]_i_2__0_n_4 ,\dcto_4_reg[21]_i_2__0_n_5 ,\dcto_4_reg[21]_i_2__0_n_6 ,\dcto_4_reg[21]_i_2__0_n_7 }),
        .S({\dcto_4[21]_i_8__0_n_0 ,\dcto_4[21]_i_9__0_n_0 ,\dcto_4[21]_i_10__0_n_0 ,\dcto_4[21]_i_11__0_n_0 }));
  CARRY4 \dcto_4_reg[21]_i_3__0 
       (.CI(\dcto_4_reg[17]_i_3__0_n_0 ),
        .CO({\dcto_4_reg[21]_i_3__0_n_0 ,\dcto_4_reg[21]_i_3__0_n_1 ,\dcto_4_reg[21]_i_3__0_n_2 ,\dcto_4_reg[21]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[21]_i_12__0_n_0 ,\dcto_4[21]_i_13__0_n_0 ,\dcto_4[21]_i_14__0_n_0 ,\dcto_4[21]_i_15__0_n_0 }),
        .O({\dcto_4_reg[21]_i_3__0_n_4 ,\dcto_4_reg[21]_i_3__0_n_5 ,\dcto_4_reg[21]_i_3__0_n_6 ,\dcto_4_reg[21]_i_3__0_n_7 }),
        .S({\dcto_4[21]_i_16__0_n_0 ,\dcto_4[21]_i_17__0_n_0 ,\dcto_4[21]_i_18_n_0 ,\dcto_4[21]_i_19_n_0 }));
  FDCE \dcto_4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[22]_i_1_n_0 ),
        .Q(dcto_4[22]));
  FDCE \dcto_4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[23]_i_1_n_0 ),
        .Q(dcto_4[23]));
  CARRY4 \dcto_4_reg[23]_i_2 
       (.CI(\dcto_4_reg[21]_i_2__0_n_0 ),
        .CO({\NLW_dcto_4_reg[23]_i_2_CO_UNCONNECTED [3:2],\dcto_4_reg[23]_i_2_n_2 ,\NLW_dcto_4_reg[23]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_4[23]_i_4_n_0 }),
        .O({\NLW_dcto_4_reg[23]_i_2_O_UNCONNECTED [3:1],\dcto_4_reg[23]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_4[23]_i_5_n_0 }));
  CARRY4 \dcto_4_reg[23]_i_3 
       (.CI(\dcto_4_reg[21]_i_3__0_n_0 ),
        .CO({\NLW_dcto_4_reg[23]_i_3_CO_UNCONNECTED [3:2],\dcto_4_reg[23]_i_3_n_2 ,\NLW_dcto_4_reg[23]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dcto_4[23]_i_6_n_0 }),
        .O({\NLW_dcto_4_reg[23]_i_3_O_UNCONNECTED [3:1],\dcto_4_reg[23]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b1,\dcto_4[23]_i_7_n_0 }));
  FDCE \dcto_4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[8]_i_1_n_0 ),
        .Q(dcto_4[8]));
  FDCE \dcto_4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_4[9]_i_1_n_0 ),
        .Q(dcto_4[9]));
  CARRY4 \dcto_4_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\dcto_4_reg[9]_i_2_n_0 ,\dcto_4_reg[9]_i_2_n_1 ,\dcto_4_reg[9]_i_2_n_2 ,\dcto_4_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[9]_i_4_n_0 ,dcto_3[8:7],1'b0}),
        .O({\dcto_4_reg[9]_i_2_n_4 ,\dcto_4_reg[9]_i_2_n_5 ,\NLW_dcto_4_reg[9]_i_2_O_UNCONNECTED [1:0]}),
        .S({\dcto_4[9]_i_5_n_0 ,\dcto_4[9]_i_6_n_0 ,\dcto_4[9]_i_7_n_0 ,dcto_3[6]}));
  CARRY4 \dcto_4_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\dcto_4_reg[9]_i_3_n_0 ,\dcto_4_reg[9]_i_3_n_1 ,\dcto_4_reg[9]_i_3_n_2 ,\dcto_4_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_4[9]_i_8_n_0 ,1'b0,dcto_3[7],1'b0}),
        .O({\dcto_4_reg[9]_i_3_n_4 ,\dcto_4_reg[9]_i_3_n_5 ,\NLW_dcto_4_reg[9]_i_3_O_UNCONNECTED [1:0]}),
        .S({\dcto_4[9]_i_9_n_0 ,dcto_3[8:6]}));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[10]_i_1 
       (.I0(\dcto_5_reg[11]_i_2_n_5 ),
        .I1(\dcto_5_reg[11]_i_3_n_5 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[11]_i_1 
       (.I0(\dcto_5_reg[11]_i_2_n_4 ),
        .I1(\dcto_5_reg[11]_i_3_n_4 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[11]_i_1_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dcto_5[11]_i_4 
       (.I0(\romodatao_d4_reg[9]_0 [1]),
        .I1(\romodatao_d4_reg[10]_1 [0]),
        .O(\dcto_5[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[11]_i_5 
       (.I0(\romodatao_d4_reg[10]_1 [1]),
        .I1(\romodatao_d4_reg[9]_0 [2]),
        .I2(dcto_4[11]),
        .I3(\dcto_5[11]_i_4_n_0 ),
        .O(\dcto_5[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_5[11]_i_6 
       (.I0(\romodatao_d4_reg[9]_0 [1]),
        .I1(\romodatao_d4_reg[10]_1 [0]),
        .I2(dcto_4[10]),
        .O(\dcto_5[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_5[11]_i_7 
       (.I0(dcto_4[9]),
        .I1(\romodatao_d4_reg[9]_0 [0]),
        .O(\dcto_5[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_5[11]_i_8 
       (.I0(\romedatao_d4_reg[9]_2 [2]),
        .I1(dcto_4[11]),
        .O(\dcto_5[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[12]_i_1 
       (.I0(\dcto_5_reg[15]_i_2_n_7 ),
        .I1(\dcto_5_reg[15]_i_3_n_7 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[13]_i_1 
       (.I0(\dcto_5_reg[15]_i_2_n_6 ),
        .I1(\dcto_5_reg[15]_i_3_n_6 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[14]_i_1 
       (.I0(\dcto_5_reg[15]_i_2_n_5 ),
        .I1(\dcto_5_reg[15]_i_3_n_5 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[15]_i_1 
       (.I0(\dcto_5_reg[15]_i_2_n_4 ),
        .I1(\dcto_5_reg[15]_i_3_n_4 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[15]_i_1_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_10 
       (.I0(\romodatao_d4_reg[10]_1 [3]),
        .I1(\romodatao_d4_reg[9]_0 [4]),
        .I2(dcto_4[13]),
        .I3(\dcto_5[15]_i_6_n_0 ),
        .O(\dcto_5[15]_i_10_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_11 
       (.I0(\romodatao_d4_reg[10]_1 [2]),
        .I1(\romodatao_d4_reg[9]_0 [3]),
        .I2(dcto_4[12]),
        .I3(\dcto_5[15]_i_7_n_0 ),
        .O(\dcto_5[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_12 
       (.I0(\romedatao_d4_reg[10]_3 [4]),
        .I1(\romedatao_d4_reg[9]_2 [5]),
        .I2(dcto_4[14]),
        .O(\dcto_5[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_13 
       (.I0(\romedatao_d4_reg[10]_3 [3]),
        .I1(\romedatao_d4_reg[9]_2 [4]),
        .I2(dcto_4[13]),
        .O(\dcto_5[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_14 
       (.I0(\romedatao_d4_reg[10]_3 [2]),
        .I1(\romedatao_d4_reg[9]_2 [3]),
        .I2(dcto_4[12]),
        .O(\dcto_5[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dcto_5[15]_i_15 
       (.I0(\romedatao_d4_reg[9]_2 [2]),
        .I1(dcto_4[11]),
        .O(\dcto_5[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_16 
       (.I0(\romedatao_d4_reg[10]_3 [5]),
        .I1(\romedatao_d4_reg[9]_2 [6]),
        .I2(dcto_4[15]),
        .I3(\dcto_5[15]_i_12_n_0 ),
        .O(\dcto_5[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_17 
       (.I0(\romedatao_d4_reg[10]_3 [4]),
        .I1(\romedatao_d4_reg[9]_2 [5]),
        .I2(dcto_4[14]),
        .I3(\dcto_5[15]_i_13_n_0 ),
        .O(\dcto_5[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_18 
       (.I0(\romedatao_d4_reg[10]_3 [3]),
        .I1(\romedatao_d4_reg[9]_2 [4]),
        .I2(dcto_4[13]),
        .I3(\dcto_5[15]_i_14_n_0 ),
        .O(\dcto_5[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_19 
       (.I0(\romedatao_d4_reg[10]_3 [2]),
        .I1(\romedatao_d4_reg[9]_2 [3]),
        .I2(dcto_4[12]),
        .I3(\dcto_5[15]_i_15_n_0 ),
        .O(\dcto_5[15]_i_19_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_4 
       (.I0(\romodatao_d4_reg[10]_1 [4]),
        .I1(\romodatao_d4_reg[9]_0 [5]),
        .I2(dcto_4[14]),
        .O(\dcto_5[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_5 
       (.I0(\romodatao_d4_reg[10]_1 [3]),
        .I1(\romodatao_d4_reg[9]_0 [4]),
        .I2(dcto_4[13]),
        .O(\dcto_5[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_6 
       (.I0(\romodatao_d4_reg[10]_1 [2]),
        .I1(\romodatao_d4_reg[9]_0 [3]),
        .I2(dcto_4[12]),
        .O(\dcto_5[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[15]_i_7 
       (.I0(\romodatao_d4_reg[10]_1 [1]),
        .I1(\romodatao_d4_reg[9]_0 [2]),
        .I2(dcto_4[11]),
        .O(\dcto_5[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_8 
       (.I0(\romodatao_d4_reg[10]_1 [5]),
        .I1(\romodatao_d4_reg[9]_0 [6]),
        .I2(dcto_4[15]),
        .I3(\dcto_5[15]_i_4_n_0 ),
        .O(\dcto_5[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[15]_i_9 
       (.I0(\romodatao_d4_reg[10]_1 [4]),
        .I1(\romodatao_d4_reg[9]_0 [5]),
        .I2(dcto_4[14]),
        .I3(\dcto_5[15]_i_5_n_0 ),
        .O(\dcto_5[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[16]_i_1 
       (.I0(\dcto_5_reg[19]_i_2_n_7 ),
        .I1(\dcto_5_reg[19]_i_3_n_7 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[17]_i_1 
       (.I0(\dcto_5_reg[19]_i_2_n_6 ),
        .I1(\dcto_5_reg[19]_i_3_n_6 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[18]_i_1 
       (.I0(\dcto_5_reg[19]_i_2_n_5 ),
        .I1(\dcto_5_reg[19]_i_3_n_5 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[19]_i_1 
       (.I0(\dcto_5_reg[19]_i_2_n_4 ),
        .I1(\dcto_5_reg[19]_i_3_n_4 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[19]_i_1_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_10 
       (.I0(\romodatao_d4_reg[10]_1 [7]),
        .I1(\romodatao_d4_reg[9]_0 [8]),
        .I2(dcto_4[17]),
        .I3(\dcto_5[19]_i_6_n_0 ),
        .O(\dcto_5[19]_i_10_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_11 
       (.I0(\romodatao_d4_reg[10]_1 [6]),
        .I1(\romodatao_d4_reg[9]_0 [7]),
        .I2(dcto_4[16]),
        .I3(\dcto_5[19]_i_7_n_0 ),
        .O(\dcto_5[19]_i_11_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_12 
       (.I0(\romedatao_d4_reg[10]_3 [8]),
        .I1(\romedatao_d4_reg[9]_2 [9]),
        .I2(dcto_4[18]),
        .O(\dcto_5[19]_i_12_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_13 
       (.I0(\romedatao_d4_reg[10]_3 [7]),
        .I1(\romedatao_d4_reg[9]_2 [8]),
        .I2(dcto_4[17]),
        .O(\dcto_5[19]_i_13_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_14 
       (.I0(\romedatao_d4_reg[10]_3 [6]),
        .I1(\romedatao_d4_reg[9]_2 [7]),
        .I2(dcto_4[16]),
        .O(\dcto_5[19]_i_14_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_15 
       (.I0(\romedatao_d4_reg[10]_3 [5]),
        .I1(\romedatao_d4_reg[9]_2 [6]),
        .I2(dcto_4[15]),
        .O(\dcto_5[19]_i_15_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_16 
       (.I0(\romedatao_d4_reg[10]_3 [9]),
        .I1(\romedatao_d4_reg[9]_2 [10]),
        .I2(dcto_4[19]),
        .I3(\dcto_5[19]_i_12_n_0 ),
        .O(\dcto_5[19]_i_16_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_17 
       (.I0(\romedatao_d4_reg[10]_3 [8]),
        .I1(\romedatao_d4_reg[9]_2 [9]),
        .I2(dcto_4[18]),
        .I3(\dcto_5[19]_i_13_n_0 ),
        .O(\dcto_5[19]_i_17_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_18 
       (.I0(\romedatao_d4_reg[10]_3 [7]),
        .I1(\romedatao_d4_reg[9]_2 [8]),
        .I2(dcto_4[17]),
        .I3(\dcto_5[19]_i_14_n_0 ),
        .O(\dcto_5[19]_i_18_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_19 
       (.I0(\romedatao_d4_reg[10]_3 [6]),
        .I1(\romedatao_d4_reg[9]_2 [7]),
        .I2(dcto_4[16]),
        .I3(\dcto_5[19]_i_15_n_0 ),
        .O(\dcto_5[19]_i_19_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_4 
       (.I0(\romodatao_d4_reg[10]_1 [8]),
        .I1(\romodatao_d4_reg[9]_0 [9]),
        .I2(dcto_4[18]),
        .O(\dcto_5[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_5 
       (.I0(\romodatao_d4_reg[10]_1 [7]),
        .I1(\romodatao_d4_reg[9]_0 [8]),
        .I2(dcto_4[17]),
        .O(\dcto_5[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_6 
       (.I0(\romodatao_d4_reg[10]_1 [6]),
        .I1(\romodatao_d4_reg[9]_0 [7]),
        .I2(dcto_4[16]),
        .O(\dcto_5[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[19]_i_7 
       (.I0(\romodatao_d4_reg[10]_1 [5]),
        .I1(\romodatao_d4_reg[9]_0 [6]),
        .I2(dcto_4[15]),
        .O(\dcto_5[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_8 
       (.I0(\romodatao_d4_reg[10]_1 [9]),
        .I1(\romodatao_d4_reg[9]_0 [10]),
        .I2(dcto_4[19]),
        .I3(\dcto_5[19]_i_4_n_0 ),
        .O(\dcto_5[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[19]_i_9 
       (.I0(\romodatao_d4_reg[10]_1 [8]),
        .I1(\romodatao_d4_reg[9]_0 [9]),
        .I2(dcto_4[18]),
        .I3(\dcto_5[19]_i_5_n_0 ),
        .O(\dcto_5[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[20]_i_1 
       (.I0(\dcto_5_reg[23]_i_2_n_7 ),
        .I1(\dcto_5_reg[23]_i_3_n_7 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[21]_i_1 
       (.I0(\dcto_5_reg[23]_i_2_n_6 ),
        .I1(\dcto_5_reg[23]_i_3_n_6 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[22]_i_1 
       (.I0(\dcto_5_reg[23]_i_2_n_5 ),
        .I1(\dcto_5_reg[23]_i_3_n_5 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_5[23]_i_1 
       (.I0(\dcto_5_reg[23]_i_2_n_4 ),
        .I1(\dcto_5_reg[23]_i_3_n_4 ),
        .I2(even_not_odd_d4),
        .O(\dcto_5[23]_i_1_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[23]_i_10 
       (.I0(\romodatao_d4_reg[10]_1 [10]),
        .I1(\romodatao_d4_reg[9]_0 [11]),
        .I2(dcto_4[20]),
        .I3(\dcto_5[23]_i_6_n_0 ),
        .O(\dcto_5[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \dcto_5[23]_i_11 
       (.I0(\romedatao_d4_reg[9]_2 [13]),
        .I1(\romedatao_d4_reg[10]_3 [12]),
        .I2(dcto_4[22]),
        .O(\dcto_5[23]_i_11_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[23]_i_12 
       (.I0(\romedatao_d4_reg[10]_3 [10]),
        .I1(\romedatao_d4_reg[9]_2 [11]),
        .I2(dcto_4[20]),
        .O(\dcto_5[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[23]_i_13 
       (.I0(\romedatao_d4_reg[10]_3 [9]),
        .I1(\romedatao_d4_reg[9]_2 [10]),
        .I2(dcto_4[19]),
        .O(\dcto_5[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h96C3C369)) 
    \dcto_5[23]_i_14 
       (.I0(dcto_4[22]),
        .I1(dcto_4[23]),
        .I2(\romedatao_d4_reg[10]_3 [13]),
        .I3(\romedatao_d4_reg[10]_3 [12]),
        .I4(\romedatao_d4_reg[9]_2 [13]),
        .O(\dcto_5[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \dcto_5[23]_i_15 
       (.I0(dcto_4[22]),
        .I1(\romedatao_d4_reg[10]_3 [12]),
        .I2(\romedatao_d4_reg[9]_2 [13]),
        .I3(dcto_4[21]),
        .I4(\romedatao_d4_reg[9]_2 [12]),
        .I5(\romedatao_d4_reg[10]_3 [11]),
        .O(\dcto_5[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[23]_i_16 
       (.I0(\dcto_5[23]_i_12_n_0 ),
        .I1(\romedatao_d4_reg[10]_3 [11]),
        .I2(\romedatao_d4_reg[9]_2 [12]),
        .I3(dcto_4[21]),
        .O(\dcto_5[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[23]_i_17 
       (.I0(\romedatao_d4_reg[10]_3 [10]),
        .I1(\romedatao_d4_reg[9]_2 [11]),
        .I2(dcto_4[20]),
        .I3(\dcto_5[23]_i_13_n_0 ),
        .O(\dcto_5[23]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \dcto_5[23]_i_4 
       (.I0(\romodatao_d4_reg[9]_0 [13]),
        .I1(\romodatao_d4_reg[10]_1 [12]),
        .I2(dcto_4[22]),
        .O(\dcto_5[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[23]_i_5 
       (.I0(\romodatao_d4_reg[10]_1 [10]),
        .I1(\romodatao_d4_reg[9]_0 [11]),
        .I2(dcto_4[20]),
        .O(\dcto_5[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \dcto_5[23]_i_6 
       (.I0(\romodatao_d4_reg[10]_1 [9]),
        .I1(\romodatao_d4_reg[9]_0 [10]),
        .I2(dcto_4[19]),
        .O(\dcto_5[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96C3C369)) 
    \dcto_5[23]_i_7 
       (.I0(dcto_4[22]),
        .I1(dcto_4[23]),
        .I2(\romodatao_d4_reg[10]_1 [13]),
        .I3(\romodatao_d4_reg[10]_1 [12]),
        .I4(\romodatao_d4_reg[9]_0 [13]),
        .O(\dcto_5[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \dcto_5[23]_i_8 
       (.I0(dcto_4[22]),
        .I1(\romodatao_d4_reg[10]_1 [12]),
        .I2(\romodatao_d4_reg[9]_0 [13]),
        .I3(dcto_4[21]),
        .I4(\romodatao_d4_reg[9]_0 [12]),
        .I5(\romodatao_d4_reg[10]_1 [11]),
        .O(\dcto_5[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \dcto_5[23]_i_9 
       (.I0(\dcto_5[23]_i_5_n_0 ),
        .I1(\romodatao_d4_reg[10]_1 [11]),
        .I2(\romodatao_d4_reg[9]_0 [12]),
        .I3(dcto_4[21]),
        .O(\dcto_5[23]_i_9_n_0 ));
  FDCE \dcto_5_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[10]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[10] ));
  FDCE \dcto_5_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[11]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[11] ));
  CARRY4 \dcto_5_reg[11]_i_2 
       (.CI(1'b0),
        .CO({\dcto_5_reg[11]_i_2_n_0 ,\dcto_5_reg[11]_i_2_n_1 ,\dcto_5_reg[11]_i_2_n_2 ,\dcto_5_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_5[11]_i_4_n_0 ,dcto_4[10:9],1'b0}),
        .O({\dcto_5_reg[11]_i_2_n_4 ,\dcto_5_reg[11]_i_2_n_5 ,\NLW_dcto_5_reg[11]_i_2_O_UNCONNECTED [1:0]}),
        .S({\dcto_5[11]_i_5_n_0 ,\dcto_5[11]_i_6_n_0 ,\dcto_5[11]_i_7_n_0 ,dcto_4[8]}));
  CARRY4 \dcto_5_reg[11]_i_3 
       (.CI(1'b0),
        .CO({\dcto_5_reg[11]_i_3_n_0 ,\dcto_5_reg[11]_i_3_n_1 ,\dcto_5_reg[11]_i_3_n_2 ,\dcto_5_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,dcto_4[9],1'b0}),
        .O({\dcto_5_reg[11]_i_3_n_4 ,\dcto_5_reg[11]_i_3_n_5 ,\NLW_dcto_5_reg[11]_i_3_O_UNCONNECTED [1:0]}),
        .S({\dcto_5[11]_i_8_n_0 ,dcto_4[10:8]}));
  FDCE \dcto_5_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[12]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[12] ));
  FDCE \dcto_5_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[13]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[13] ));
  FDCE \dcto_5_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[14]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[14] ));
  FDCE \dcto_5_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[15]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[15] ));
  CARRY4 \dcto_5_reg[15]_i_2 
       (.CI(\dcto_5_reg[11]_i_2_n_0 ),
        .CO({\dcto_5_reg[15]_i_2_n_0 ,\dcto_5_reg[15]_i_2_n_1 ,\dcto_5_reg[15]_i_2_n_2 ,\dcto_5_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_5[15]_i_4_n_0 ,\dcto_5[15]_i_5_n_0 ,\dcto_5[15]_i_6_n_0 ,\dcto_5[15]_i_7_n_0 }),
        .O({\dcto_5_reg[15]_i_2_n_4 ,\dcto_5_reg[15]_i_2_n_5 ,\dcto_5_reg[15]_i_2_n_6 ,\dcto_5_reg[15]_i_2_n_7 }),
        .S({\dcto_5[15]_i_8_n_0 ,\dcto_5[15]_i_9_n_0 ,\dcto_5[15]_i_10_n_0 ,\dcto_5[15]_i_11_n_0 }));
  CARRY4 \dcto_5_reg[15]_i_3 
       (.CI(\dcto_5_reg[11]_i_3_n_0 ),
        .CO({\dcto_5_reg[15]_i_3_n_0 ,\dcto_5_reg[15]_i_3_n_1 ,\dcto_5_reg[15]_i_3_n_2 ,\dcto_5_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_5[15]_i_12_n_0 ,\dcto_5[15]_i_13_n_0 ,\dcto_5[15]_i_14_n_0 ,\dcto_5[15]_i_15_n_0 }),
        .O({\dcto_5_reg[15]_i_3_n_4 ,\dcto_5_reg[15]_i_3_n_5 ,\dcto_5_reg[15]_i_3_n_6 ,\dcto_5_reg[15]_i_3_n_7 }),
        .S({\dcto_5[15]_i_16_n_0 ,\dcto_5[15]_i_17_n_0 ,\dcto_5[15]_i_18_n_0 ,\dcto_5[15]_i_19_n_0 }));
  FDCE \dcto_5_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[16]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[16] ));
  FDCE \dcto_5_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[17]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[17] ));
  FDCE \dcto_5_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[18]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[18] ));
  FDCE \dcto_5_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[19]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[19] ));
  CARRY4 \dcto_5_reg[19]_i_2 
       (.CI(\dcto_5_reg[15]_i_2_n_0 ),
        .CO({\dcto_5_reg[19]_i_2_n_0 ,\dcto_5_reg[19]_i_2_n_1 ,\dcto_5_reg[19]_i_2_n_2 ,\dcto_5_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_5[19]_i_4_n_0 ,\dcto_5[19]_i_5_n_0 ,\dcto_5[19]_i_6_n_0 ,\dcto_5[19]_i_7_n_0 }),
        .O({\dcto_5_reg[19]_i_2_n_4 ,\dcto_5_reg[19]_i_2_n_5 ,\dcto_5_reg[19]_i_2_n_6 ,\dcto_5_reg[19]_i_2_n_7 }),
        .S({\dcto_5[19]_i_8_n_0 ,\dcto_5[19]_i_9_n_0 ,\dcto_5[19]_i_10_n_0 ,\dcto_5[19]_i_11_n_0 }));
  CARRY4 \dcto_5_reg[19]_i_3 
       (.CI(\dcto_5_reg[15]_i_3_n_0 ),
        .CO({\dcto_5_reg[19]_i_3_n_0 ,\dcto_5_reg[19]_i_3_n_1 ,\dcto_5_reg[19]_i_3_n_2 ,\dcto_5_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_5[19]_i_12_n_0 ,\dcto_5[19]_i_13_n_0 ,\dcto_5[19]_i_14_n_0 ,\dcto_5[19]_i_15_n_0 }),
        .O({\dcto_5_reg[19]_i_3_n_4 ,\dcto_5_reg[19]_i_3_n_5 ,\dcto_5_reg[19]_i_3_n_6 ,\dcto_5_reg[19]_i_3_n_7 }),
        .S({\dcto_5[19]_i_16_n_0 ,\dcto_5[19]_i_17_n_0 ,\dcto_5[19]_i_18_n_0 ,\dcto_5[19]_i_19_n_0 }));
  FDCE \dcto_5_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[20]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[20] ));
  FDCE \dcto_5_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[21]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[21] ));
  FDCE \dcto_5_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[22]_i_1_n_0 ),
        .Q(\dcto_5_reg_n_0_[22] ));
  FDCE \dcto_5_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\dcto_5[23]_i_1_n_0 ),
        .Q(sign));
  CARRY4 \dcto_5_reg[23]_i_2 
       (.CI(\dcto_5_reg[19]_i_2_n_0 ),
        .CO({\NLW_dcto_5_reg[23]_i_2_CO_UNCONNECTED [3],\dcto_5_reg[23]_i_2_n_1 ,\dcto_5_reg[23]_i_2_n_2 ,\dcto_5_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dcto_5[23]_i_4_n_0 ,\dcto_5[23]_i_5_n_0 ,\dcto_5[23]_i_6_n_0 }),
        .O({\dcto_5_reg[23]_i_2_n_4 ,\dcto_5_reg[23]_i_2_n_5 ,\dcto_5_reg[23]_i_2_n_6 ,\dcto_5_reg[23]_i_2_n_7 }),
        .S({\dcto_5[23]_i_7_n_0 ,\dcto_5[23]_i_8_n_0 ,\dcto_5[23]_i_9_n_0 ,\dcto_5[23]_i_10_n_0 }));
  CARRY4 \dcto_5_reg[23]_i_3 
       (.CI(\dcto_5_reg[19]_i_3_n_0 ),
        .CO({\NLW_dcto_5_reg[23]_i_3_CO_UNCONNECTED [3],\dcto_5_reg[23]_i_3_n_1 ,\dcto_5_reg[23]_i_3_n_2 ,\dcto_5_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dcto_5[23]_i_11_n_0 ,\dcto_5[23]_i_12_n_0 ,\dcto_5[23]_i_13_n_0 }),
        .O({\dcto_5_reg[23]_i_3_n_4 ,\dcto_5_reg[23]_i_3_n_5 ,\dcto_5_reg[23]_i_3_n_6 ,\dcto_5_reg[23]_i_3_n_7 }),
        .S({\dcto_5[23]_i_14_n_0 ,\dcto_5[23]_i_15_n_0 ,\dcto_5[23]_i_16_n_0 ,\dcto_5[23]_i_17_n_0 }));
  FDCE even_not_odd_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd),
        .Q(even_not_odd_d1));
  FDCE even_not_odd_d2_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_d1),
        .Q(even_not_odd_d2));
  FDCE even_not_odd_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_d2),
        .Q(even_not_odd_d3));
  FDCE even_not_odd_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(even_not_odd_d3),
        .Q(even_not_odd_d4));
  FDCE even_not_odd_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(stage2_cnt_reg_reg),
        .Q(even_not_odd));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_6 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[0]));
  LUT6 #(
    .INIT(64'h66665A5A33CC0FF0)) 
    g0_b0__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [0]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[10]));
  LUT6 #(
    .INIT(64'h300CDD2255509D9C)) 
    g0_b10__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [10]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_6 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[11]));
  LUT6 #(
    .INIT(64'h969A5A78CC361EE0)) 
    g0_b11__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [11]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_5 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_6 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFEE000)) 
    g0_b12__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [12]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_5 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_6 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[13]));
  LUT6 #(
    .INIT(64'hB2BA5070CCFE0000)) 
    g0_b13__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [13]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_5 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_6 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[1]));
  LUT6 #(
    .INIT(64'h1E1E05FA5566CC3C)) 
    g0_b1__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [1]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_5 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[2]));
  LUT6 #(
    .INIT(64'hFEFE00FAFFEE0030)) 
    g0_b2__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [2]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[3]));
  LUT6 #(
    .INIT(64'h98985AA0CC220FC0)) 
    g0_b3__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [3]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[4]));
  LUT6 #(
    .INIT(64'h1FE093CC5A786966)) 
    g0_b4__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [4]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[5]));
  LUT6 #(
    .INIT(64'h8666495A63BC42B4)) 
    g0_b5__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [5]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[6]));
  LUT6 #(
    .INIT(64'hE888A1A08C304F04)) 
    g0_b6__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [6]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[7]));
  LUT6 #(
    .INIT(64'hC33C9866A56AD992)) 
    g0_b7__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [7]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[8]));
  LUT6 #(
    .INIT(64'hF3302244502A0B42)) 
    g0_b8__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [8]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__10
       (.I0(\romo2addro_s[2]_111 [0]),
        .I1(\romo2addro_s[2]_111 [1]),
        .I2(\romo2addro_s[2]_111 [2]),
        .I3(\romo2addro_s[2]_111 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__11
       (.I0(\romo2addro_s[3]_112 [0]),
        .I1(\romo2addro_s[3]_112 [1]),
        .I2(\romo2addro_s[3]_112 [2]),
        .I3(\romo2addro_s[3]_112 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_1 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__12
       (.I0(\romo2addro_s[4]_113 [0]),
        .I1(\romo2addro_s[4]_113 [1]),
        .I2(\romo2addro_s[4]_113 [2]),
        .I3(\romo2addro_s[4]_113 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13]_2 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__13
       (.I0(\romo2addro_s[5]_114 [0]),
        .I1(\romo2addro_s[5]_114 [1]),
        .I2(\romo2addro_s[5]_114 [2]),
        .I3(\romo2addro_s[5]_114 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_3 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__14
       (.I0(\romo2addro_s[6]_115 [0]),
        .I1(\romo2addro_s[6]_115 [1]),
        .I2(\romo2addro_s[6]_115 [2]),
        .I3(\romo2addro_s[6]_115 [3]),
        .I4(\datao_reg[12]_0 ),
        .I5(\datao_reg[12] ),
        .O(\datao_reg[13]_4 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__15
       (.I0(\romo2addro_s[7]_116 [0]),
        .I1(\romo2addro_s[7]_116 [1]),
        .I2(\romo2addro_s[7]_116 [2]),
        .I3(\romo2addro_s[7]_116 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_5 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__16
       (.I0(\romo2addro_s[8]_117 [0]),
        .I1(\romo2addro_s[8]_117 [1]),
        .I2(\romo2addro_s[8]_117 [2]),
        .I3(\romo2addro_s[8]_117 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_6 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__17
       (.I0(\romo2addro_s[9]_118 [0]),
        .I1(\romo2addro_s[9]_118 [1]),
        .I2(\romo2addro_s[9]_118 [2]),
        .I3(\romo2addro_s[9]_118 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_7 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__18
       (.I0(\romo2addro_s[10]_119 [0]),
        .I1(\romo2addro_s[10]_119 [1]),
        .I2(\romo2addro_s[10]_119 [2]),
        .I3(\romo2addro_s[10]_119 [3]),
        .I4(\rome2addro_s[10]_104 [4]),
        .I5(\rome2addro_s[10]_104 [5]),
        .O(\datao_reg[13]_8 [9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__8
       (.I0(\romo2addro_s[0]_109 [0]),
        .I1(\romo2addro_s[0]_109 [1]),
        .I2(\romo2addro_s[0]_109 [2]),
        .I3(\romo2addro_s[0]_109 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(out[9]));
  LUT6 #(
    .INIT(64'hC0FC66220FDA5158)) 
    g0_b9__9
       (.I0(\romo2addro_s[1]_110 [0]),
        .I1(\romo2addro_s[1]_110 [1]),
        .I2(\romo2addro_s[1]_110 [2]),
        .I3(\romo2addro_s[1]_110 [3]),
        .I4(\datao_reg[0]_0 ),
        .I5(\datao_reg[0] ),
        .O(\datao_reg[13] [9]));
  FDCE \latchbuf_reg_reg[1][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [0]),
        .Q(\latchbuf_reg_reg[1]_92 [0]));
  FDCE \latchbuf_reg_reg[1][10] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [10]),
        .Q(\latchbuf_reg_reg[1]_92 [10]));
  FDCE \latchbuf_reg_reg[1][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [1]),
        .Q(\latchbuf_reg_reg[1]_92 [1]));
  FDCE \latchbuf_reg_reg[1][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [2]),
        .Q(\latchbuf_reg_reg[1]_92 [2]));
  FDCE \latchbuf_reg_reg[1][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [3]),
        .Q(\latchbuf_reg_reg[1]_92 [3]));
  FDCE \latchbuf_reg_reg[1][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [4]),
        .Q(\latchbuf_reg_reg[1]_92 [4]));
  FDCE \latchbuf_reg_reg[1][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [5]),
        .Q(\latchbuf_reg_reg[1]_92 [5]));
  FDCE \latchbuf_reg_reg[1][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [6]),
        .Q(\latchbuf_reg_reg[1]_92 [6]));
  FDCE \latchbuf_reg_reg[1][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [7]),
        .Q(\latchbuf_reg_reg[1]_92 [7]));
  FDCE \latchbuf_reg_reg[1][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[2]_90 [8]),
        .Q(\latchbuf_reg_reg[1]_92 [8]));
  FDCE \latchbuf_reg_reg[2][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [0]),
        .Q(\latchbuf_reg_reg[2]_90 [0]));
  FDCE \latchbuf_reg_reg[2][10] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [10]),
        .Q(\latchbuf_reg_reg[2]_90 [10]));
  FDCE \latchbuf_reg_reg[2][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [1]),
        .Q(\latchbuf_reg_reg[2]_90 [1]));
  FDCE \latchbuf_reg_reg[2][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [2]),
        .Q(\latchbuf_reg_reg[2]_90 [2]));
  FDCE \latchbuf_reg_reg[2][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [3]),
        .Q(\latchbuf_reg_reg[2]_90 [3]));
  FDCE \latchbuf_reg_reg[2][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [4]),
        .Q(\latchbuf_reg_reg[2]_90 [4]));
  FDCE \latchbuf_reg_reg[2][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [5]),
        .Q(\latchbuf_reg_reg[2]_90 [5]));
  FDCE \latchbuf_reg_reg[2][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [6]),
        .Q(\latchbuf_reg_reg[2]_90 [6]));
  FDCE \latchbuf_reg_reg[2][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [7]),
        .Q(\latchbuf_reg_reg[2]_90 [7]));
  FDCE \latchbuf_reg_reg[2][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[3]_88 [8]),
        .Q(\latchbuf_reg_reg[2]_90 [8]));
  FDCE \latchbuf_reg_reg[3][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [0]),
        .Q(\latchbuf_reg_reg[3]_88 [0]));
  FDCE \latchbuf_reg_reg[3][10] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [9]),
        .Q(\latchbuf_reg_reg[3]_88 [10]));
  FDCE \latchbuf_reg_reg[3][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [1]),
        .Q(\latchbuf_reg_reg[3]_88 [1]));
  FDCE \latchbuf_reg_reg[3][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [2]),
        .Q(\latchbuf_reg_reg[3]_88 [2]));
  FDCE \latchbuf_reg_reg[3][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [3]),
        .Q(\latchbuf_reg_reg[3]_88 [3]));
  FDCE \latchbuf_reg_reg[3][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [4]),
        .Q(\latchbuf_reg_reg[3]_88 [4]));
  FDCE \latchbuf_reg_reg[3][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [5]),
        .Q(\latchbuf_reg_reg[3]_88 [5]));
  FDCE \latchbuf_reg_reg[3][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [6]),
        .Q(\latchbuf_reg_reg[3]_88 [6]));
  FDCE \latchbuf_reg_reg[3][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [7]),
        .Q(\latchbuf_reg_reg[3]_88 [7]));
  FDCE \latchbuf_reg_reg[3][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[4]_86 [8]),
        .Q(\latchbuf_reg_reg[3]_88 [8]));
  FDCE \latchbuf_reg_reg[4][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [0]),
        .Q(\latchbuf_reg_reg[4]_86 [0]));
  FDCE \latchbuf_reg_reg[4][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [1]),
        .Q(\latchbuf_reg_reg[4]_86 [1]));
  FDCE \latchbuf_reg_reg[4][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [2]),
        .Q(\latchbuf_reg_reg[4]_86 [2]));
  FDCE \latchbuf_reg_reg[4][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [3]),
        .Q(\latchbuf_reg_reg[4]_86 [3]));
  FDCE \latchbuf_reg_reg[4][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [4]),
        .Q(\latchbuf_reg_reg[4]_86 [4]));
  FDCE \latchbuf_reg_reg[4][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [5]),
        .Q(\latchbuf_reg_reg[4]_86 [5]));
  FDCE \latchbuf_reg_reg[4][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [6]),
        .Q(\latchbuf_reg_reg[4]_86 [6]));
  FDCE \latchbuf_reg_reg[4][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [7]),
        .Q(\latchbuf_reg_reg[4]_86 [7]));
  FDCE \latchbuf_reg_reg[4][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [8]),
        .Q(\latchbuf_reg_reg[4]_86 [8]));
  FDCE \latchbuf_reg_reg[4][9] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[5]_85 [10]),
        .Q(\latchbuf_reg_reg[4]_86 [9]));
  FDCE \latchbuf_reg_reg[5][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [0]),
        .Q(\latchbuf_reg_reg[5]_85 [0]));
  FDCE \latchbuf_reg_reg[5][10] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [10]),
        .Q(\latchbuf_reg_reg[5]_85 [10]));
  FDCE \latchbuf_reg_reg[5][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [1]),
        .Q(\latchbuf_reg_reg[5]_85 [1]));
  FDCE \latchbuf_reg_reg[5][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [2]),
        .Q(\latchbuf_reg_reg[5]_85 [2]));
  FDCE \latchbuf_reg_reg[5][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [3]),
        .Q(\latchbuf_reg_reg[5]_85 [3]));
  FDCE \latchbuf_reg_reg[5][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [4]),
        .Q(\latchbuf_reg_reg[5]_85 [4]));
  FDCE \latchbuf_reg_reg[5][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [5]),
        .Q(\latchbuf_reg_reg[5]_85 [5]));
  FDCE \latchbuf_reg_reg[5][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [6]),
        .Q(\latchbuf_reg_reg[5]_85 [6]));
  FDCE \latchbuf_reg_reg[5][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [7]),
        .Q(\latchbuf_reg_reg[5]_85 [7]));
  FDCE \latchbuf_reg_reg[5][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[6]_84 [8]),
        .Q(\latchbuf_reg_reg[5]_85 [8]));
  FDCE \latchbuf_reg_reg[6][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [0]),
        .Q(\latchbuf_reg_reg[6]_84 [0]));
  FDCE \latchbuf_reg_reg[6][10] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [10]),
        .Q(\latchbuf_reg_reg[6]_84 [10]));
  FDCE \latchbuf_reg_reg[6][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [1]),
        .Q(\latchbuf_reg_reg[6]_84 [1]));
  FDCE \latchbuf_reg_reg[6][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [2]),
        .Q(\latchbuf_reg_reg[6]_84 [2]));
  FDCE \latchbuf_reg_reg[6][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [3]),
        .Q(\latchbuf_reg_reg[6]_84 [3]));
  FDCE \latchbuf_reg_reg[6][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [4]),
        .Q(\latchbuf_reg_reg[6]_84 [4]));
  FDCE \latchbuf_reg_reg[6][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [5]),
        .Q(\latchbuf_reg_reg[6]_84 [5]));
  FDCE \latchbuf_reg_reg[6][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [6]),
        .Q(\latchbuf_reg_reg[6]_84 [6]));
  FDCE \latchbuf_reg_reg[6][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [7]),
        .Q(\latchbuf_reg_reg[6]_84 [7]));
  FDCE \latchbuf_reg_reg[6][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(\latchbuf_reg_reg[7]_83 [8]),
        .Q(\latchbuf_reg_reg[6]_84 [8]));
  FDCE \latchbuf_reg_reg[7][0] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[0]),
        .Q(\latchbuf_reg_reg[7]_83 [0]));
  FDCE \latchbuf_reg_reg[7][10] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[9]),
        .Q(\latchbuf_reg_reg[7]_83 [10]));
  FDCE \latchbuf_reg_reg[7][1] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[1]),
        .Q(\latchbuf_reg_reg[7]_83 [1]));
  FDCE \latchbuf_reg_reg[7][2] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[2]),
        .Q(\latchbuf_reg_reg[7]_83 [2]));
  FDCE \latchbuf_reg_reg[7][3] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[3]),
        .Q(\latchbuf_reg_reg[7]_83 [3]));
  FDCE \latchbuf_reg_reg[7][4] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[4]),
        .Q(\latchbuf_reg_reg[7]_83 [4]));
  FDCE \latchbuf_reg_reg[7][5] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[5]),
        .Q(\latchbuf_reg_reg[7]_83 [5]));
  FDCE \latchbuf_reg_reg[7][6] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[6]),
        .Q(\latchbuf_reg_reg[7]_83 [6]));
  FDCE \latchbuf_reg_reg[7][7] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[7]),
        .Q(\latchbuf_reg_reg[7]_83 [7]));
  FDCE \latchbuf_reg_reg[7][8] 
       (.C(CLK),
        .CE(stage1_reg),
        .CLR(RST),
        .D(rmemsel_reg_reg_0[8]),
        .Q(\latchbuf_reg_reg[7]_83 [8]));
  FDCE odv_d0_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(odv_d0_reg_c_n_0));
  FDCE odv_d1_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(odv_d0_reg_c_n_0),
        .Q(odv_d1_reg_c_n_0));
  FDCE odv_d2_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(odv_d1_reg_c_n_0),
        .Q(odv_d3_reg_c_0));
  FDCE odv_d3_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(odv_d3_reg_c_0),
        .Q(odv_d4_reg_c_0));
  FDCE odv_d4_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(odv_d4_reg_c_0),
        .Q(odv_d5_reg_c_0));
  FDCE odv_d5_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(odv_d5_reg_c_0),
        .Q(dataval_d1_reg_c));
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c " *) 
  SRL16E odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_i_1_n_0),
        .Q(odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h01)) 
    odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_i_1
       (.I0(stage2_cnt_reg_reg__0__0[5]),
        .I1(stage2_cnt_reg_reg__0__0[3]),
        .I2(stage2_cnt_reg_reg__0__0[4]),
        .O(odv_d5_reg_srl6_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    rmemsel_reg_i_1
       (.I0(\colr_reg[2]_i_2_n_0 ),
        .I1(stage1_reg),
        .I2(rmemsel_s),
        .O(rmemsel_reg_i_1_n_0));
  FDCE rmemsel_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rmemsel_reg_i_1_n_0),
        .Q(rmemsel_s));
  FDCE \romeaddro_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [0]),
        .Q(\datao_reg[3] [0]));
  FDCE \romeaddro_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [0]),
        .Q(\datao_reg[3] [1]));
  FDCE \romeaddro_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [0]),
        .Q(\datao_reg[3] [2]));
  FDCE \romeaddro_reg[0][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [0]),
        .Q(\datao_reg[3] [3]));
  FDCE \romeaddro_reg[10][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [10]),
        .Q(\rome2addro_s[10]_104 [0]));
  FDCE \romeaddro_reg[10][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [10]),
        .Q(\rome2addro_s[10]_104 [1]));
  FDCE \romeaddro_reg[10][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [10]),
        .Q(\rome2addro_s[10]_104 [2]));
  FDCE \romeaddro_reg[10][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [10]),
        .Q(\rome2addro_s[10]_104 [3]));
  (* ORIG_CELL_NAME = "romeaddro_reg[10][4]" *) 
  FDCE \romeaddro_reg[10][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_21_out[4]),
        .Q(\rome2addro_s[10]_104 [4]));
  (* ORIG_CELL_NAME = "romeaddro_reg[10][4]" *) 
  FDCE \romeaddro_reg[10][4]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_21_out[4]),
        .Q(\datao_reg[12]_0 ));
  (* ORIG_CELL_NAME = "romeaddro_reg[10][4]" *) 
  FDCE \romeaddro_reg[10][4]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_21_out[4]),
        .Q(\datao_reg[0]_0 ));
  (* ORIG_CELL_NAME = "romeaddro_reg[10][5]" *) 
  FDCE \romeaddro_reg[10][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_21_out[5]),
        .Q(\rome2addro_s[10]_104 [5]));
  (* ORIG_CELL_NAME = "romeaddro_reg[10][5]" *) 
  FDCE \romeaddro_reg[10][5]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_21_out[5]),
        .Q(\datao_reg[12] ));
  (* ORIG_CELL_NAME = "romeaddro_reg[10][5]" *) 
  FDCE \romeaddro_reg[10][5]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_21_out[5]),
        .Q(\datao_reg[0] ));
  FDCE \romeaddro_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [1]),
        .Q(\datao_reg[3]_0 [0]));
  FDCE \romeaddro_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [1]),
        .Q(\datao_reg[3]_0 [1]));
  FDCE \romeaddro_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [1]),
        .Q(\datao_reg[3]_0 [2]));
  FDCE \romeaddro_reg[1][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [1]),
        .Q(\datao_reg[3]_0 [3]));
  FDCE \romeaddro_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [2]),
        .Q(\datao_reg[3]_1 [0]));
  FDCE \romeaddro_reg[2][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [2]),
        .Q(\datao_reg[3]_1 [1]));
  FDCE \romeaddro_reg[2][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [2]),
        .Q(\datao_reg[3]_1 [2]));
  FDCE \romeaddro_reg[2][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [2]),
        .Q(\datao_reg[3]_1 [3]));
  FDCE \romeaddro_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [3]),
        .Q(\datao_reg[3]_2 [0]));
  FDCE \romeaddro_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [3]),
        .Q(\datao_reg[3]_2 [1]));
  FDCE \romeaddro_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [3]),
        .Q(\datao_reg[3]_2 [2]));
  FDCE \romeaddro_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [3]),
        .Q(\datao_reg[3]_2 [3]));
  FDCE \romeaddro_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [4]),
        .Q(\datao_reg[3]_3 [0]));
  FDCE \romeaddro_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [4]),
        .Q(\datao_reg[3]_3 [1]));
  FDCE \romeaddro_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [4]),
        .Q(\datao_reg[3]_3 [2]));
  FDCE \romeaddro_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [4]),
        .Q(\datao_reg[3]_3 [3]));
  FDCE \romeaddro_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [5]),
        .Q(\datao_reg[3]_4 [0]));
  FDCE \romeaddro_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [5]),
        .Q(\datao_reg[3]_4 [1]));
  FDCE \romeaddro_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [5]),
        .Q(\datao_reg[3]_4 [2]));
  FDCE \romeaddro_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [5]),
        .Q(\datao_reg[3]_4 [3]));
  FDCE \romeaddro_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [6]),
        .Q(\datao_reg[3]_5 [0]));
  FDCE \romeaddro_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [6]),
        .Q(\datao_reg[3]_5 [1]));
  FDCE \romeaddro_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [6]),
        .Q(\datao_reg[3]_5 [2]));
  FDCE \romeaddro_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [6]),
        .Q(\datao_reg[3]_5 [3]));
  FDCE \romeaddro_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [7]),
        .Q(\datao_reg[3]_6 [0]));
  FDCE \romeaddro_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [7]),
        .Q(\datao_reg[3]_6 [1]));
  FDCE \romeaddro_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [7]),
        .Q(\datao_reg[3]_6 [2]));
  FDCE \romeaddro_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [7]),
        .Q(\datao_reg[3]_6 [3]));
  FDCE \romeaddro_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [8]),
        .Q(\datao_reg[3]_7 [0]));
  FDCE \romeaddro_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [8]),
        .Q(\datao_reg[3]_7 [1]));
  FDCE \romeaddro_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [8]),
        .Q(\datao_reg[3]_7 [2]));
  FDCE \romeaddro_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [8]),
        .Q(\datao_reg[3]_7 [3]));
  FDCE \romeaddro_reg[9][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[3]_87 [9]),
        .Q(\datao_reg[3]_8 [0]));
  FDCE \romeaddro_reg[9][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[2]_89 [9]),
        .Q(\datao_reg[3]_8 [1]));
  FDCE \romeaddro_reg[9][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[1]_91 [9]),
        .Q(\datao_reg[3]_8 [2]));
  FDCE \romeaddro_reg[9][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[0]_93 [9]),
        .Q(\datao_reg[3]_8 [3]));
  FDCE \romedatao_d1_reg[3][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [8]),
        .Q(\romedatao_d1_reg[3]_71 [10]));
  FDCE \romedatao_d1_reg[3][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [9]),
        .Q(\romedatao_d1_reg[3]_71 [11]));
  FDCE \romedatao_d1_reg[3][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [10]),
        .Q(\romedatao_d1_reg[3]_71 [12]));
  FDCE \romedatao_d1_reg[3][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [11]),
        .Q(\romedatao_d1_reg[3]_71 [13]));
  FDCE \romedatao_d1_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [0]),
        .Q(\romedatao_d1_reg[3]_71 [2]));
  FDCE \romedatao_d1_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [1]),
        .Q(\romedatao_d1_reg[3]_71 [3]));
  FDCE \romedatao_d1_reg[3][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [2]),
        .Q(\romedatao_d1_reg[3]_71 [4]));
  FDCE \romedatao_d1_reg[3][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [3]),
        .Q(\romedatao_d1_reg[3]_71 [5]));
  FDCE \romedatao_d1_reg[3][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [4]),
        .Q(\romedatao_d1_reg[3]_71 [6]));
  FDCE \romedatao_d1_reg[3][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [5]),
        .Q(\romedatao_d1_reg[3]_71 [7]));
  FDCE \romedatao_d1_reg[3][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [6]),
        .Q(\romedatao_d1_reg[3]_71 [8]));
  FDCE \romedatao_d1_reg[3][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_17 [7]),
        .Q(\romedatao_d1_reg[3]_71 [9]));
  FDCE \romedatao_d1_reg[4][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [8]),
        .Q(\romedatao_d1_reg[4]_72 [10]));
  FDCE \romedatao_d1_reg[4][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [9]),
        .Q(\romedatao_d1_reg[4]_72 [11]));
  FDCE \romedatao_d1_reg[4][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [10]),
        .Q(\romedatao_d1_reg[4]_72 [12]));
  FDCE \romedatao_d1_reg[4][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [11]),
        .Q(\romedatao_d1_reg[4]_72 [13]));
  FDCE \romedatao_d1_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [0]),
        .Q(\romedatao_d1_reg[4]_72 [2]));
  FDCE \romedatao_d1_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [1]),
        .Q(\romedatao_d1_reg[4]_72 [3]));
  FDCE \romedatao_d1_reg[4][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [2]),
        .Q(\romedatao_d1_reg[4]_72 [4]));
  FDCE \romedatao_d1_reg[4][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [3]),
        .Q(\romedatao_d1_reg[4]_72 [5]));
  FDCE \romedatao_d1_reg[4][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [4]),
        .Q(\romedatao_d1_reg[4]_72 [6]));
  FDCE \romedatao_d1_reg[4][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [5]),
        .Q(\romedatao_d1_reg[4]_72 [7]));
  FDCE \romedatao_d1_reg[4][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [6]),
        .Q(\romedatao_d1_reg[4]_72 [8]));
  FDCE \romedatao_d1_reg[4][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_18 [7]),
        .Q(\romedatao_d1_reg[4]_72 [9]));
  FDCE \romedatao_d1_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [8]),
        .Q(\romedatao_d1_reg[5]_73 [10]));
  FDCE \romedatao_d1_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [9]),
        .Q(\romedatao_d1_reg[5]_73 [11]));
  FDCE \romedatao_d1_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [10]),
        .Q(\romedatao_d1_reg[5]_73 [12]));
  FDCE \romedatao_d1_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [11]),
        .Q(\romedatao_d1_reg[5]_73 [13]));
  FDCE \romedatao_d1_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [0]),
        .Q(\romedatao_d1_reg[5]_73 [2]));
  FDCE \romedatao_d1_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [1]),
        .Q(\romedatao_d1_reg[5]_73 [3]));
  FDCE \romedatao_d1_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [2]),
        .Q(\romedatao_d1_reg[5]_73 [4]));
  FDCE \romedatao_d1_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [3]),
        .Q(\romedatao_d1_reg[5]_73 [5]));
  FDCE \romedatao_d1_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [4]),
        .Q(\romedatao_d1_reg[5]_73 [6]));
  FDCE \romedatao_d1_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [5]),
        .Q(\romedatao_d1_reg[5]_73 [7]));
  FDCE \romedatao_d1_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [6]),
        .Q(\romedatao_d1_reg[5]_73 [8]));
  FDCE \romedatao_d1_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_19 [7]),
        .Q(\romedatao_d1_reg[5]_73 [9]));
  FDCE \romedatao_d1_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [8]),
        .Q(\romedatao_d1_reg[6]_75 [10]));
  FDCE \romedatao_d1_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [9]),
        .Q(\romedatao_d1_reg[6]_75 [11]));
  FDCE \romedatao_d1_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [10]),
        .Q(\romedatao_d1_reg[6]_75 [12]));
  FDCE \romedatao_d1_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [11]),
        .Q(\romedatao_d1_reg[6]_75 [13]));
  FDCE \romedatao_d1_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [0]),
        .Q(\romedatao_d1_reg[6]_75 [2]));
  FDCE \romedatao_d1_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [1]),
        .Q(\romedatao_d1_reg[6]_75 [3]));
  FDCE \romedatao_d1_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [2]),
        .Q(\romedatao_d1_reg[6]_75 [4]));
  FDCE \romedatao_d1_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [3]),
        .Q(\romedatao_d1_reg[6]_75 [5]));
  FDCE \romedatao_d1_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [4]),
        .Q(\romedatao_d1_reg[6]_75 [6]));
  FDCE \romedatao_d1_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [5]),
        .Q(\romedatao_d1_reg[6]_75 [7]));
  FDCE \romedatao_d1_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [6]),
        .Q(\romedatao_d1_reg[6]_75 [8]));
  FDCE \romedatao_d1_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_20 [7]),
        .Q(\romedatao_d1_reg[6]_75 [9]));
  FDCE \romedatao_d1_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [8]),
        .Q(\romedatao_d1_reg[7]_77 [10]));
  FDCE \romedatao_d1_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [9]),
        .Q(\romedatao_d1_reg[7]_77 [11]));
  FDCE \romedatao_d1_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [10]),
        .Q(\romedatao_d1_reg[7]_77 [12]));
  FDCE \romedatao_d1_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [11]),
        .Q(\romedatao_d1_reg[7]_77 [13]));
  FDCE \romedatao_d1_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [0]),
        .Q(\romedatao_d1_reg[7]_77 [2]));
  FDCE \romedatao_d1_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [1]),
        .Q(\romedatao_d1_reg[7]_77 [3]));
  FDCE \romedatao_d1_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [2]),
        .Q(\romedatao_d1_reg[7]_77 [4]));
  FDCE \romedatao_d1_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [3]),
        .Q(\romedatao_d1_reg[7]_77 [5]));
  FDCE \romedatao_d1_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [4]),
        .Q(\romedatao_d1_reg[7]_77 [6]));
  FDCE \romedatao_d1_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [5]),
        .Q(\romedatao_d1_reg[7]_77 [7]));
  FDCE \romedatao_d1_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [6]),
        .Q(\romedatao_d1_reg[7]_77 [8]));
  FDCE \romedatao_d1_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_21 [7]),
        .Q(\romedatao_d1_reg[7]_77 [9]));
  FDCE \romedatao_d1_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [8]),
        .Q(\romedatao_d1_reg[8]_80 [10]));
  FDCE \romedatao_d1_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [9]),
        .Q(\romedatao_d1_reg[8]_80 [11]));
  FDCE \romedatao_d1_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [10]),
        .Q(\romedatao_d1_reg[8]_80 [12]));
  FDCE \romedatao_d1_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [11]),
        .Q(\romedatao_d1_reg[8]_80 [13]));
  FDCE \romedatao_d1_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [0]),
        .Q(\romedatao_d1_reg[8]_80 [2]));
  FDCE \romedatao_d1_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [1]),
        .Q(\romedatao_d1_reg[8]_80 [3]));
  FDCE \romedatao_d1_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [2]),
        .Q(\romedatao_d1_reg[8]_80 [4]));
  FDCE \romedatao_d1_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [3]),
        .Q(\romedatao_d1_reg[8]_80 [5]));
  FDCE \romedatao_d1_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [4]),
        .Q(\romedatao_d1_reg[8]_80 [6]));
  FDCE \romedatao_d1_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [5]),
        .Q(\romedatao_d1_reg[8]_80 [7]));
  FDCE \romedatao_d1_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [6]),
        .Q(\romedatao_d1_reg[8]_80 [8]));
  FDCE \romedatao_d1_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_22 [7]),
        .Q(\romedatao_d1_reg[8]_80 [9]));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [8]),
        .Q(\romedatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [9]),
        .Q(\romedatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [10]),
        .Q(\romedatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [11]),
        .Q(\romedatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [0]),
        .Q(\romedatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [1]),
        .Q(\romedatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [2]),
        .Q(\romedatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [3]),
        .Q(\romedatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [4]),
        .Q(\romedatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [5]),
        .Q(\romedatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [6]),
        .Q(\romedatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_11 [7]),
        .Q(\romedatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  FDCE \romedatao_d2_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [10]),
        .Q(\romedatao_d2_reg[5]_74 [10]));
  FDCE \romedatao_d2_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [11]),
        .Q(\romedatao_d2_reg[5]_74 [11]));
  FDCE \romedatao_d2_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [12]),
        .Q(\romedatao_d2_reg[5]_74 [12]));
  FDCE \romedatao_d2_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [13]),
        .Q(\romedatao_d2_reg[5]_74 [13]));
  FDCE \romedatao_d2_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [2]),
        .Q(\romedatao_d2_reg[5]_74 [2]));
  FDCE \romedatao_d2_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [3]),
        .Q(\romedatao_d2_reg[5]_74 [3]));
  FDCE \romedatao_d2_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [4]),
        .Q(\romedatao_d2_reg[5]_74 [4]));
  FDCE \romedatao_d2_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [5]),
        .Q(\romedatao_d2_reg[5]_74 [5]));
  FDCE \romedatao_d2_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [6]),
        .Q(\romedatao_d2_reg[5]_74 [6]));
  FDCE \romedatao_d2_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [7]),
        .Q(\romedatao_d2_reg[5]_74 [7]));
  FDCE \romedatao_d2_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [8]),
        .Q(\romedatao_d2_reg[5]_74 [8]));
  FDCE \romedatao_d2_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[5]_73 [9]),
        .Q(\romedatao_d2_reg[5]_74 [9]));
  FDCE \romedatao_d2_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [10]),
        .Q(\romedatao_d2_reg[6]_76 [10]));
  FDCE \romedatao_d2_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [11]),
        .Q(\romedatao_d2_reg[6]_76 [11]));
  FDCE \romedatao_d2_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [12]),
        .Q(\romedatao_d2_reg[6]_76 [12]));
  FDCE \romedatao_d2_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [13]),
        .Q(\romedatao_d2_reg[6]_76 [13]));
  FDCE \romedatao_d2_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [2]),
        .Q(\romedatao_d2_reg[6]_76 [2]));
  FDCE \romedatao_d2_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [3]),
        .Q(\romedatao_d2_reg[6]_76 [3]));
  FDCE \romedatao_d2_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [4]),
        .Q(\romedatao_d2_reg[6]_76 [4]));
  FDCE \romedatao_d2_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [5]),
        .Q(\romedatao_d2_reg[6]_76 [5]));
  FDCE \romedatao_d2_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [6]),
        .Q(\romedatao_d2_reg[6]_76 [6]));
  FDCE \romedatao_d2_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [7]),
        .Q(\romedatao_d2_reg[6]_76 [7]));
  FDCE \romedatao_d2_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [8]),
        .Q(\romedatao_d2_reg[6]_76 [8]));
  FDCE \romedatao_d2_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[6]_75 [9]),
        .Q(\romedatao_d2_reg[6]_76 [9]));
  FDCE \romedatao_d2_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [10]),
        .Q(\romedatao_d2_reg[7]_78 [10]));
  FDCE \romedatao_d2_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [11]),
        .Q(\romedatao_d2_reg[7]_78 [11]));
  FDCE \romedatao_d2_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [12]),
        .Q(\romedatao_d2_reg[7]_78 [12]));
  FDCE \romedatao_d2_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [13]),
        .Q(\romedatao_d2_reg[7]_78 [13]));
  FDCE \romedatao_d2_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [2]),
        .Q(\romedatao_d2_reg[7]_78 [2]));
  FDCE \romedatao_d2_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [3]),
        .Q(\romedatao_d2_reg[7]_78 [3]));
  FDCE \romedatao_d2_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [4]),
        .Q(\romedatao_d2_reg[7]_78 [4]));
  FDCE \romedatao_d2_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [5]),
        .Q(\romedatao_d2_reg[7]_78 [5]));
  FDCE \romedatao_d2_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [6]),
        .Q(\romedatao_d2_reg[7]_78 [6]));
  FDCE \romedatao_d2_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [7]),
        .Q(\romedatao_d2_reg[7]_78 [7]));
  FDCE \romedatao_d2_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [8]),
        .Q(\romedatao_d2_reg[7]_78 [8]));
  FDCE \romedatao_d2_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[7]_77 [9]),
        .Q(\romedatao_d2_reg[7]_78 [9]));
  FDCE \romedatao_d2_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [10]),
        .Q(\romedatao_d2_reg[8]_81 [10]));
  FDCE \romedatao_d2_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [11]),
        .Q(\romedatao_d2_reg[8]_81 [11]));
  FDCE \romedatao_d2_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [12]),
        .Q(\romedatao_d2_reg[8]_81 [12]));
  FDCE \romedatao_d2_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [13]),
        .Q(\romedatao_d2_reg[8]_81 [13]));
  FDCE \romedatao_d2_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [2]),
        .Q(\romedatao_d2_reg[8]_81 [2]));
  FDCE \romedatao_d2_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [3]),
        .Q(\romedatao_d2_reg[8]_81 [3]));
  FDCE \romedatao_d2_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [4]),
        .Q(\romedatao_d2_reg[8]_81 [4]));
  FDCE \romedatao_d2_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [5]),
        .Q(\romedatao_d2_reg[8]_81 [5]));
  FDCE \romedatao_d2_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [6]),
        .Q(\romedatao_d2_reg[8]_81 [6]));
  FDCE \romedatao_d2_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [7]),
        .Q(\romedatao_d2_reg[8]_81 [7]));
  FDCE \romedatao_d2_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [8]),
        .Q(\romedatao_d2_reg[8]_81 [8]));
  FDCE \romedatao_d2_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d1_reg[8]_80 [9]),
        .Q(\romedatao_d2_reg[8]_81 [9]));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [8]),
        .Q(\romedatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [9]),
        .Q(\romedatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [10]),
        .Q(\romedatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [11]),
        .Q(\romedatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [0]),
        .Q(\romedatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [1]),
        .Q(\romedatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [2]),
        .Q(\romedatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [3]),
        .Q(\romedatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [4]),
        .Q(\romedatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [5]),
        .Q(\romedatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [6]),
        .Q(\romedatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romedatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_10 [7]),
        .Q(\romedatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  FDRE \romedatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDCE \romedatao_d3_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [10]),
        .Q(\romedatao_d3_reg[7]_79 [10]));
  FDCE \romedatao_d3_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [11]),
        .Q(\romedatao_d3_reg[7]_79 [11]));
  FDCE \romedatao_d3_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [12]),
        .Q(\romedatao_d3_reg[7]_79 [12]));
  FDCE \romedatao_d3_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [13]),
        .Q(\romedatao_d3_reg[7]_79 [13]));
  FDCE \romedatao_d3_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [2]),
        .Q(\romedatao_d3_reg[7]_79 [2]));
  FDCE \romedatao_d3_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [3]),
        .Q(\romedatao_d3_reg[7]_79 [3]));
  FDCE \romedatao_d3_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [4]),
        .Q(\romedatao_d3_reg[7]_79 [4]));
  FDCE \romedatao_d3_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [5]),
        .Q(\romedatao_d3_reg[7]_79 [5]));
  FDCE \romedatao_d3_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [6]),
        .Q(\romedatao_d3_reg[7]_79 [6]));
  FDCE \romedatao_d3_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [7]),
        .Q(\romedatao_d3_reg[7]_79 [7]));
  FDCE \romedatao_d3_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [8]),
        .Q(\romedatao_d3_reg[7]_79 [8]));
  FDCE \romedatao_d3_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[7]_78 [9]),
        .Q(\romedatao_d3_reg[7]_79 [9]));
  FDCE \romedatao_d3_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [10]),
        .Q(\romedatao_d3_reg[8]_82 [10]));
  FDCE \romedatao_d3_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [11]),
        .Q(\romedatao_d3_reg[8]_82 [11]));
  FDCE \romedatao_d3_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [12]),
        .Q(\romedatao_d3_reg[8]_82 [12]));
  FDCE \romedatao_d3_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [13]),
        .Q(\romedatao_d3_reg[8]_82 [13]));
  FDCE \romedatao_d3_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [2]),
        .Q(\romedatao_d3_reg[8]_82 [2]));
  FDCE \romedatao_d3_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [3]),
        .Q(\romedatao_d3_reg[8]_82 [3]));
  FDCE \romedatao_d3_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [4]),
        .Q(\romedatao_d3_reg[8]_82 [4]));
  FDCE \romedatao_d3_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [5]),
        .Q(\romedatao_d3_reg[8]_82 [5]));
  FDCE \romedatao_d3_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [6]),
        .Q(\romedatao_d3_reg[8]_82 [6]));
  FDCE \romedatao_d3_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [7]),
        .Q(\romedatao_d3_reg[8]_82 [7]));
  FDCE \romedatao_d3_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [8]),
        .Q(\romedatao_d3_reg[8]_82 [8]));
  FDCE \romedatao_d3_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romedatao_d2_reg[8]_81 [9]),
        .Q(\romedatao_d3_reg[8]_82 [9]));
  FDRE \romedatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romedatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romedatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romedatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate
       (.I0(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__0
       (.I0(\romedatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__1
       (.I0(\romedatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__10
       (.I0(\romedatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__11
       (.I0(\romedatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__12
       (.I0(\romedatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__13
       (.I0(\romedatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__14
       (.I0(\romedatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__15
       (.I0(\romedatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__16
       (.I0(\romedatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__17
       (.I0(\romedatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__18
       (.I0(\romedatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__19
       (.I0(\romedatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__2
       (.I0(\romedatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__20
       (.I0(\romedatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__21
       (.I0(\romedatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__22
       (.I0(\romedatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__3
       (.I0(\romedatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__4
       (.I0(\romedatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__5
       (.I0(\romedatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__6
       (.I0(\romedatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__7
       (.I0(\romedatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__8
       (.I0(\romedatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romedatao_d3_reg_gate__9
       (.I0(\romedatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romedatao_d3_reg_gate__9_n_0));
  FDCE \romedatao_d4_reg[10][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__14_n_0),
        .Q(\romedatao_d4_reg[10]_3 [10]));
  FDCE \romedatao_d4_reg[10][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__13_n_0),
        .Q(\romedatao_d4_reg[10]_3 [11]));
  FDCE \romedatao_d4_reg[10][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__12_n_0),
        .Q(\romedatao_d4_reg[10]_3 [12]));
  FDCE \romedatao_d4_reg[10][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__11_n_0),
        .Q(\romedatao_d4_reg[10]_3 [13]));
  FDCE \romedatao_d4_reg[10][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__22_n_0),
        .Q(\romedatao_d4_reg[10]_3 [2]));
  FDCE \romedatao_d4_reg[10][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__21_n_0),
        .Q(\romedatao_d4_reg[10]_3 [3]));
  FDCE \romedatao_d4_reg[10][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__20_n_0),
        .Q(\romedatao_d4_reg[10]_3 [4]));
  FDCE \romedatao_d4_reg[10][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__19_n_0),
        .Q(\romedatao_d4_reg[10]_3 [5]));
  FDCE \romedatao_d4_reg[10][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__18_n_0),
        .Q(\romedatao_d4_reg[10]_3 [6]));
  FDCE \romedatao_d4_reg[10][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__17_n_0),
        .Q(\romedatao_d4_reg[10]_3 [7]));
  FDCE \romedatao_d4_reg[10][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__16_n_0),
        .Q(\romedatao_d4_reg[10]_3 [8]));
  FDCE \romedatao_d4_reg[10][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__15_n_0),
        .Q(\romedatao_d4_reg[10]_3 [9]));
  FDCE \romedatao_d4_reg[9][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__2_n_0),
        .Q(\romedatao_d4_reg[9]_2 [10]));
  FDCE \romedatao_d4_reg[9][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__1_n_0),
        .Q(\romedatao_d4_reg[9]_2 [11]));
  FDCE \romedatao_d4_reg[9][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__0_n_0),
        .Q(\romedatao_d4_reg[9]_2 [12]));
  FDCE \romedatao_d4_reg[9][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate_n_0),
        .Q(\romedatao_d4_reg[9]_2 [13]));
  FDCE \romedatao_d4_reg[9][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__10_n_0),
        .Q(\romedatao_d4_reg[9]_2 [2]));
  FDCE \romedatao_d4_reg[9][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__9_n_0),
        .Q(\romedatao_d4_reg[9]_2 [3]));
  FDCE \romedatao_d4_reg[9][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__8_n_0),
        .Q(\romedatao_d4_reg[9]_2 [4]));
  FDCE \romedatao_d4_reg[9][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__7_n_0),
        .Q(\romedatao_d4_reg[9]_2 [5]));
  FDCE \romedatao_d4_reg[9][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__6_n_0),
        .Q(\romedatao_d4_reg[9]_2 [6]));
  FDCE \romedatao_d4_reg[9][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__5_n_0),
        .Q(\romedatao_d4_reg[9]_2 [7]));
  FDCE \romedatao_d4_reg[9][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__4_n_0),
        .Q(\romedatao_d4_reg[9]_2 [8]));
  FDCE \romedatao_d4_reg[9][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romedatao_d3_reg_gate__3_n_0),
        .Q(\romedatao_d4_reg[9]_2 [9]));
  FDCE \romoaddro_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [0]),
        .Q(\romo2addro_s[0]_109 [0]));
  FDCE \romoaddro_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [0]),
        .Q(\romo2addro_s[0]_109 [1]));
  FDCE \romoaddro_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [0]),
        .Q(\romo2addro_s[0]_109 [2]));
  FDCE \romoaddro_reg[0][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [0]),
        .Q(\romo2addro_s[0]_109 [3]));
  FDCE \romoaddro_reg[10][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [10]),
        .Q(\romo2addro_s[10]_119 [0]));
  FDCE \romoaddro_reg[10][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [10]),
        .Q(\romo2addro_s[10]_119 [1]));
  FDCE \romoaddro_reg[10][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [10]),
        .Q(\romo2addro_s[10]_119 [2]));
  FDCE \romoaddro_reg[10][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [10]),
        .Q(\romo2addro_s[10]_119 [3]));
  FDCE \romoaddro_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [1]),
        .Q(\romo2addro_s[1]_110 [0]));
  FDCE \romoaddro_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [1]),
        .Q(\romo2addro_s[1]_110 [1]));
  FDCE \romoaddro_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [1]),
        .Q(\romo2addro_s[1]_110 [2]));
  FDCE \romoaddro_reg[1][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [1]),
        .Q(\romo2addro_s[1]_110 [3]));
  FDCE \romoaddro_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [2]),
        .Q(\romo2addro_s[2]_111 [0]));
  FDCE \romoaddro_reg[2][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [2]),
        .Q(\romo2addro_s[2]_111 [1]));
  FDCE \romoaddro_reg[2][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [2]),
        .Q(\romo2addro_s[2]_111 [2]));
  FDCE \romoaddro_reg[2][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [2]),
        .Q(\romo2addro_s[2]_111 [3]));
  FDCE \romoaddro_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [3]),
        .Q(\romo2addro_s[3]_112 [0]));
  FDCE \romoaddro_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [3]),
        .Q(\romo2addro_s[3]_112 [1]));
  FDCE \romoaddro_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [3]),
        .Q(\romo2addro_s[3]_112 [2]));
  FDCE \romoaddro_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [3]),
        .Q(\romo2addro_s[3]_112 [3]));
  FDCE \romoaddro_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [4]),
        .Q(\romo2addro_s[4]_113 [0]));
  FDCE \romoaddro_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [4]),
        .Q(\romo2addro_s[4]_113 [1]));
  FDCE \romoaddro_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [4]),
        .Q(\romo2addro_s[4]_113 [2]));
  FDCE \romoaddro_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [4]),
        .Q(\romo2addro_s[4]_113 [3]));
  FDCE \romoaddro_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [5]),
        .Q(\romo2addro_s[5]_114 [0]));
  FDCE \romoaddro_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [5]),
        .Q(\romo2addro_s[5]_114 [1]));
  FDCE \romoaddro_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [5]),
        .Q(\romo2addro_s[5]_114 [2]));
  FDCE \romoaddro_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [5]),
        .Q(\romo2addro_s[5]_114 [3]));
  FDCE \romoaddro_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [6]),
        .Q(\romo2addro_s[6]_115 [0]));
  FDCE \romoaddro_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [6]),
        .Q(\romo2addro_s[6]_115 [1]));
  FDCE \romoaddro_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [6]),
        .Q(\romo2addro_s[6]_115 [2]));
  FDCE \romoaddro_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [6]),
        .Q(\romo2addro_s[6]_115 [3]));
  FDCE \romoaddro_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [7]),
        .Q(\romo2addro_s[7]_116 [0]));
  FDCE \romoaddro_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [7]),
        .Q(\romo2addro_s[7]_116 [1]));
  FDCE \romoaddro_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [7]),
        .Q(\romo2addro_s[7]_116 [2]));
  FDCE \romoaddro_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [7]),
        .Q(\romo2addro_s[7]_116 [3]));
  FDCE \romoaddro_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [8]),
        .Q(\romo2addro_s[8]_117 [0]));
  FDCE \romoaddro_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [8]),
        .Q(\romo2addro_s[8]_117 [1]));
  FDCE \romoaddro_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [8]),
        .Q(\romo2addro_s[8]_117 [2]));
  FDCE \romoaddro_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [8]),
        .Q(\romo2addro_s[8]_117 [3]));
  FDCE \romoaddro_reg[9][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[7]_105 [9]),
        .Q(\romo2addro_s[9]_118 [0]));
  FDCE \romoaddro_reg[9][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[6]_106 [9]),
        .Q(\romo2addro_s[9]_118 [1]));
  FDCE \romoaddro_reg[9][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[5]_107 [9]),
        .Q(\romo2addro_s[9]_118 [2]));
  FDCE \romoaddro_reg[9][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\databuf_reg_reg[4]_108 [9]),
        .Q(\romo2addro_s[9]_118 [3]));
  FDCE \romodatao_d1_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [0]),
        .Q(\romodatao_d1_reg_n_0_[3][0] ));
  FDCE \romodatao_d1_reg[3][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [10]),
        .Q(\romodatao_d1_reg_n_0_[3][10] ));
  FDCE \romodatao_d1_reg[3][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [11]),
        .Q(\romodatao_d1_reg_n_0_[3][11] ));
  FDCE \romodatao_d1_reg[3][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [12]),
        .Q(\romodatao_d1_reg_n_0_[3][12] ));
  FDCE \romodatao_d1_reg[3][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [13]),
        .Q(p_0_in0));
  FDCE \romodatao_d1_reg[3][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [1]),
        .Q(\romodatao_d1_reg_n_0_[3][1] ));
  FDCE \romodatao_d1_reg[3][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [2]),
        .Q(\romodatao_d1_reg_n_0_[3][2] ));
  FDCE \romodatao_d1_reg[3][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [3]),
        .Q(\romodatao_d1_reg_n_0_[3][3] ));
  FDCE \romodatao_d1_reg[3][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [4]),
        .Q(\romodatao_d1_reg_n_0_[3][4] ));
  FDCE \romodatao_d1_reg[3][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [5]),
        .Q(\romodatao_d1_reg_n_0_[3][5] ));
  FDCE \romodatao_d1_reg[3][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [6]),
        .Q(\romodatao_d1_reg_n_0_[3][6] ));
  FDCE \romodatao_d1_reg[3][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [7]),
        .Q(\romodatao_d1_reg_n_0_[3][7] ));
  FDCE \romodatao_d1_reg[3][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [8]),
        .Q(\romodatao_d1_reg_n_0_[3][8] ));
  FDCE \romodatao_d1_reg[3][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_15 [9]),
        .Q(\romodatao_d1_reg_n_0_[3][9] ));
  FDCE \romodatao_d1_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [0]),
        .Q(\romodatao_d1_reg[4]_70 [0]));
  FDCE \romodatao_d1_reg[4][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [10]),
        .Q(\romodatao_d1_reg[4]_70 [10]));
  FDCE \romodatao_d1_reg[4][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [11]),
        .Q(\romodatao_d1_reg[4]_70 [11]));
  FDCE \romodatao_d1_reg[4][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [12]),
        .Q(\romodatao_d1_reg[4]_70 [12]));
  FDCE \romodatao_d1_reg[4][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [13]),
        .Q(\romodatao_d1_reg[4]_70 [13]));
  FDCE \romodatao_d1_reg[4][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [1]),
        .Q(\romodatao_d1_reg[4]_70 [1]));
  FDCE \romodatao_d1_reg[4][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [2]),
        .Q(\romodatao_d1_reg[4]_70 [2]));
  FDCE \romodatao_d1_reg[4][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [3]),
        .Q(\romodatao_d1_reg[4]_70 [3]));
  FDCE \romodatao_d1_reg[4][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [4]),
        .Q(\romodatao_d1_reg[4]_70 [4]));
  FDCE \romodatao_d1_reg[4][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [5]),
        .Q(\romodatao_d1_reg[4]_70 [5]));
  FDCE \romodatao_d1_reg[4][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [6]),
        .Q(\romodatao_d1_reg[4]_70 [6]));
  FDCE \romodatao_d1_reg[4][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [7]),
        .Q(\romodatao_d1_reg[4]_70 [7]));
  FDCE \romodatao_d1_reg[4][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [8]),
        .Q(\romodatao_d1_reg[4]_70 [8]));
  FDCE \romodatao_d1_reg[4][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_16 [9]),
        .Q(\romodatao_d1_reg[4]_70 [9]));
  FDCE \romodatao_d1_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [0]),
        .Q(\romodatao_d1_reg[5]_66 [0]));
  FDCE \romodatao_d1_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [10]),
        .Q(\romodatao_d1_reg[5]_66 [10]));
  FDCE \romodatao_d1_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [11]),
        .Q(\romodatao_d1_reg[5]_66 [11]));
  FDCE \romodatao_d1_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [12]),
        .Q(\romodatao_d1_reg[5]_66 [12]));
  FDCE \romodatao_d1_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [13]),
        .Q(\romodatao_d1_reg[5]_66 [13]));
  FDCE \romodatao_d1_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [1]),
        .Q(\romodatao_d1_reg[5]_66 [1]));
  FDCE \romodatao_d1_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [2]),
        .Q(\romodatao_d1_reg[5]_66 [2]));
  FDCE \romodatao_d1_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [3]),
        .Q(\romodatao_d1_reg[5]_66 [3]));
  FDCE \romodatao_d1_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [4]),
        .Q(\romodatao_d1_reg[5]_66 [4]));
  FDCE \romodatao_d1_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [5]),
        .Q(\romodatao_d1_reg[5]_66 [5]));
  FDCE \romodatao_d1_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [6]),
        .Q(\romodatao_d1_reg[5]_66 [6]));
  FDCE \romodatao_d1_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [7]),
        .Q(\romodatao_d1_reg[5]_66 [7]));
  FDCE \romodatao_d1_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [8]),
        .Q(\romodatao_d1_reg[5]_66 [8]));
  FDCE \romodatao_d1_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_13 [9]),
        .Q(\romodatao_d1_reg[5]_66 [9]));
  FDCE \romodatao_d1_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [0]),
        .Q(\romodatao_d1_reg[6]_68 [0]));
  FDCE \romodatao_d1_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [10]),
        .Q(\romodatao_d1_reg[6]_68 [10]));
  FDCE \romodatao_d1_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [11]),
        .Q(\romodatao_d1_reg[6]_68 [11]));
  FDCE \romodatao_d1_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [12]),
        .Q(\romodatao_d1_reg[6]_68 [12]));
  FDCE \romodatao_d1_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [13]),
        .Q(\romodatao_d1_reg[6]_68 [13]));
  FDCE \romodatao_d1_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [1]),
        .Q(\romodatao_d1_reg[6]_68 [1]));
  FDCE \romodatao_d1_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [2]),
        .Q(\romodatao_d1_reg[6]_68 [2]));
  FDCE \romodatao_d1_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [3]),
        .Q(\romodatao_d1_reg[6]_68 [3]));
  FDCE \romodatao_d1_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [4]),
        .Q(\romodatao_d1_reg[6]_68 [4]));
  FDCE \romodatao_d1_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [5]),
        .Q(\romodatao_d1_reg[6]_68 [5]));
  FDCE \romodatao_d1_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [6]),
        .Q(\romodatao_d1_reg[6]_68 [6]));
  FDCE \romodatao_d1_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [7]),
        .Q(\romodatao_d1_reg[6]_68 [7]));
  FDCE \romodatao_d1_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [8]),
        .Q(\romodatao_d1_reg[6]_68 [8]));
  FDCE \romodatao_d1_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_14 [9]),
        .Q(\romodatao_d1_reg[6]_68 [9]));
  FDCE \romodatao_d1_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[0]),
        .Q(\romodatao_d1_reg[7]_60 [0]));
  FDCE \romodatao_d1_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[10]),
        .Q(\romodatao_d1_reg[7]_60 [10]));
  FDCE \romodatao_d1_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[11]),
        .Q(\romodatao_d1_reg[7]_60 [11]));
  FDCE \romodatao_d1_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[12]),
        .Q(\romodatao_d1_reg[7]_60 [12]));
  FDCE \romodatao_d1_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[13]),
        .Q(\romodatao_d1_reg[7]_60 [13]));
  FDCE \romodatao_d1_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[1]),
        .Q(\romodatao_d1_reg[7]_60 [1]));
  FDCE \romodatao_d1_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[2]),
        .Q(\romodatao_d1_reg[7]_60 [2]));
  FDCE \romodatao_d1_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[3]),
        .Q(\romodatao_d1_reg[7]_60 [3]));
  FDCE \romodatao_d1_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[4]),
        .Q(\romodatao_d1_reg[7]_60 [4]));
  FDCE \romodatao_d1_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[5]),
        .Q(\romodatao_d1_reg[7]_60 [5]));
  FDCE \romodatao_d1_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[6]),
        .Q(\romodatao_d1_reg[7]_60 [6]));
  FDCE \romodatao_d1_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[7]),
        .Q(\romodatao_d1_reg[7]_60 [7]));
  FDCE \romodatao_d1_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[8]),
        .Q(\romodatao_d1_reg[7]_60 [8]));
  FDCE \romodatao_d1_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[9]),
        .Q(\romodatao_d1_reg[7]_60 [9]));
  FDCE \romodatao_d1_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [0]),
        .Q(\romodatao_d1_reg[8]_63 [0]));
  FDCE \romodatao_d1_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [10]),
        .Q(\romodatao_d1_reg[8]_63 [10]));
  FDCE \romodatao_d1_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [11]),
        .Q(\romodatao_d1_reg[8]_63 [11]));
  FDCE \romodatao_d1_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [12]),
        .Q(\romodatao_d1_reg[8]_63 [12]));
  FDCE \romodatao_d1_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [13]),
        .Q(\romodatao_d1_reg[8]_63 [13]));
  FDCE \romodatao_d1_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [1]),
        .Q(\romodatao_d1_reg[8]_63 [1]));
  FDCE \romodatao_d1_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [2]),
        .Q(\romodatao_d1_reg[8]_63 [2]));
  FDCE \romodatao_d1_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [3]),
        .Q(\romodatao_d1_reg[8]_63 [3]));
  FDCE \romodatao_d1_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [4]),
        .Q(\romodatao_d1_reg[8]_63 [4]));
  FDCE \romodatao_d1_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [5]),
        .Q(\romodatao_d1_reg[8]_63 [5]));
  FDCE \romodatao_d1_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [6]),
        .Q(\romodatao_d1_reg[8]_63 [6]));
  FDCE \romodatao_d1_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [7]),
        .Q(\romodatao_d1_reg[8]_63 [7]));
  FDCE \romodatao_d1_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [8]),
        .Q(\romodatao_d1_reg[8]_63 [8]));
  FDCE \romodatao_d1_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\datao_reg[13]_12 [9]),
        .Q(\romodatao_d1_reg[8]_63 [9]));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [0]),
        .Q(\romodatao_d2_reg[10][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [10]),
        .Q(\romodatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [11]),
        .Q(\romodatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [12]),
        .Q(\romodatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [13]),
        .Q(\romodatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [1]),
        .Q(\romodatao_d2_reg[10][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [2]),
        .Q(\romodatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [3]),
        .Q(\romodatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [4]),
        .Q(\romodatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [5]),
        .Q(\romodatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [6]),
        .Q(\romodatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [7]),
        .Q(\romodatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [8]),
        .Q(\romodatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\datao_reg[13]_9 [9]),
        .Q(\romodatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  FDCE \romodatao_d2_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [0]),
        .Q(\romodatao_d2_reg[5]_67 [0]));
  FDCE \romodatao_d2_reg[5][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [10]),
        .Q(\romodatao_d2_reg[5]_67 [10]));
  FDCE \romodatao_d2_reg[5][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [11]),
        .Q(\romodatao_d2_reg[5]_67 [11]));
  FDCE \romodatao_d2_reg[5][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [12]),
        .Q(\romodatao_d2_reg[5]_67 [12]));
  FDCE \romodatao_d2_reg[5][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [13]),
        .Q(\romodatao_d2_reg[5]_67 [13]));
  FDCE \romodatao_d2_reg[5][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [1]),
        .Q(\romodatao_d2_reg[5]_67 [1]));
  FDCE \romodatao_d2_reg[5][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [2]),
        .Q(\romodatao_d2_reg[5]_67 [2]));
  FDCE \romodatao_d2_reg[5][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [3]),
        .Q(\romodatao_d2_reg[5]_67 [3]));
  FDCE \romodatao_d2_reg[5][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [4]),
        .Q(\romodatao_d2_reg[5]_67 [4]));
  FDCE \romodatao_d2_reg[5][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [5]),
        .Q(\romodatao_d2_reg[5]_67 [5]));
  FDCE \romodatao_d2_reg[5][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [6]),
        .Q(\romodatao_d2_reg[5]_67 [6]));
  FDCE \romodatao_d2_reg[5][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [7]),
        .Q(\romodatao_d2_reg[5]_67 [7]));
  FDCE \romodatao_d2_reg[5][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [8]),
        .Q(\romodatao_d2_reg[5]_67 [8]));
  FDCE \romodatao_d2_reg[5][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[5]_66 [9]),
        .Q(\romodatao_d2_reg[5]_67 [9]));
  FDCE \romodatao_d2_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [0]),
        .Q(\romodatao_d2_reg[6]_69 [0]));
  FDCE \romodatao_d2_reg[6][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [10]),
        .Q(\romodatao_d2_reg[6]_69 [10]));
  FDCE \romodatao_d2_reg[6][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [11]),
        .Q(\romodatao_d2_reg[6]_69 [11]));
  FDCE \romodatao_d2_reg[6][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [12]),
        .Q(\romodatao_d2_reg[6]_69 [12]));
  FDCE \romodatao_d2_reg[6][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [13]),
        .Q(\romodatao_d2_reg[6]_69 [13]));
  FDCE \romodatao_d2_reg[6][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [1]),
        .Q(\romodatao_d2_reg[6]_69 [1]));
  FDCE \romodatao_d2_reg[6][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [2]),
        .Q(\romodatao_d2_reg[6]_69 [2]));
  FDCE \romodatao_d2_reg[6][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [3]),
        .Q(\romodatao_d2_reg[6]_69 [3]));
  FDCE \romodatao_d2_reg[6][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [4]),
        .Q(\romodatao_d2_reg[6]_69 [4]));
  FDCE \romodatao_d2_reg[6][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [5]),
        .Q(\romodatao_d2_reg[6]_69 [5]));
  FDCE \romodatao_d2_reg[6][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [6]),
        .Q(\romodatao_d2_reg[6]_69 [6]));
  FDCE \romodatao_d2_reg[6][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [7]),
        .Q(\romodatao_d2_reg[6]_69 [7]));
  FDCE \romodatao_d2_reg[6][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [8]),
        .Q(\romodatao_d2_reg[6]_69 [8]));
  FDCE \romodatao_d2_reg[6][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[6]_68 [9]),
        .Q(\romodatao_d2_reg[6]_69 [9]));
  FDCE \romodatao_d2_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [0]),
        .Q(\romodatao_d2_reg[7]_61 [0]));
  FDCE \romodatao_d2_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [10]),
        .Q(\romodatao_d2_reg[7]_61 [10]));
  FDCE \romodatao_d2_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [11]),
        .Q(\romodatao_d2_reg[7]_61 [11]));
  FDCE \romodatao_d2_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [12]),
        .Q(\romodatao_d2_reg[7]_61 [12]));
  FDCE \romodatao_d2_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [13]),
        .Q(\romodatao_d2_reg[7]_61 [13]));
  FDCE \romodatao_d2_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [1]),
        .Q(\romodatao_d2_reg[7]_61 [1]));
  FDCE \romodatao_d2_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [2]),
        .Q(\romodatao_d2_reg[7]_61 [2]));
  FDCE \romodatao_d2_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [3]),
        .Q(\romodatao_d2_reg[7]_61 [3]));
  FDCE \romodatao_d2_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [4]),
        .Q(\romodatao_d2_reg[7]_61 [4]));
  FDCE \romodatao_d2_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [5]),
        .Q(\romodatao_d2_reg[7]_61 [5]));
  FDCE \romodatao_d2_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [6]),
        .Q(\romodatao_d2_reg[7]_61 [6]));
  FDCE \romodatao_d2_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [7]),
        .Q(\romodatao_d2_reg[7]_61 [7]));
  FDCE \romodatao_d2_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [8]),
        .Q(\romodatao_d2_reg[7]_61 [8]));
  FDCE \romodatao_d2_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[7]_60 [9]),
        .Q(\romodatao_d2_reg[7]_61 [9]));
  FDCE \romodatao_d2_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [0]),
        .Q(\romodatao_d2_reg[8]_64 [0]));
  FDCE \romodatao_d2_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [10]),
        .Q(\romodatao_d2_reg[8]_64 [10]));
  FDCE \romodatao_d2_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [11]),
        .Q(\romodatao_d2_reg[8]_64 [11]));
  FDCE \romodatao_d2_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [12]),
        .Q(\romodatao_d2_reg[8]_64 [12]));
  FDCE \romodatao_d2_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [13]),
        .Q(\romodatao_d2_reg[8]_64 [13]));
  FDCE \romodatao_d2_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [1]),
        .Q(\romodatao_d2_reg[8]_64 [1]));
  FDCE \romodatao_d2_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [2]),
        .Q(\romodatao_d2_reg[8]_64 [2]));
  FDCE \romodatao_d2_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [3]),
        .Q(\romodatao_d2_reg[8]_64 [3]));
  FDCE \romodatao_d2_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [4]),
        .Q(\romodatao_d2_reg[8]_64 [4]));
  FDCE \romodatao_d2_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [5]),
        .Q(\romodatao_d2_reg[8]_64 [5]));
  FDCE \romodatao_d2_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [6]),
        .Q(\romodatao_d2_reg[8]_64 [6]));
  FDCE \romodatao_d2_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [7]),
        .Q(\romodatao_d2_reg[8]_64 [7]));
  FDCE \romodatao_d2_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [8]),
        .Q(\romodatao_d2_reg[8]_64 [8]));
  FDCE \romodatao_d2_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d1_reg[8]_63 [9]),
        .Q(\romodatao_d2_reg[8]_64 [9]));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[0]),
        .Q(\romodatao_d2_reg[9][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[10]),
        .Q(\romodatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[11]),
        .Q(\romodatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[12]),
        .Q(\romodatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[13]),
        .Q(\romodatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[1]),
        .Q(\romodatao_d2_reg[9][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[2]),
        .Q(\romodatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[3]),
        .Q(\romodatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[4]),
        .Q(\romodatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[5]),
        .Q(\romodatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[6]),
        .Q(\romodatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[7]),
        .Q(\romodatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[8]),
        .Q(\romodatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9] " *) 
  (* srl_name = "\U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \romodatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q[9]),
        .Q(\romodatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  FDRE \romodatao_d3_reg[10][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[10][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDCE \romodatao_d3_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [0]),
        .Q(\romodatao_d3_reg[7]_62 [0]));
  FDCE \romodatao_d3_reg[7][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [10]),
        .Q(\romodatao_d3_reg[7]_62 [10]));
  FDCE \romodatao_d3_reg[7][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [11]),
        .Q(\romodatao_d3_reg[7]_62 [11]));
  FDCE \romodatao_d3_reg[7][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [12]),
        .Q(\romodatao_d3_reg[7]_62 [12]));
  FDCE \romodatao_d3_reg[7][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [13]),
        .Q(\romodatao_d3_reg[7]_62 [13]));
  FDCE \romodatao_d3_reg[7][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [1]),
        .Q(\romodatao_d3_reg[7]_62 [1]));
  FDCE \romodatao_d3_reg[7][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [2]),
        .Q(\romodatao_d3_reg[7]_62 [2]));
  FDCE \romodatao_d3_reg[7][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [3]),
        .Q(\romodatao_d3_reg[7]_62 [3]));
  FDCE \romodatao_d3_reg[7][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [4]),
        .Q(\romodatao_d3_reg[7]_62 [4]));
  FDCE \romodatao_d3_reg[7][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [5]),
        .Q(\romodatao_d3_reg[7]_62 [5]));
  FDCE \romodatao_d3_reg[7][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [6]),
        .Q(\romodatao_d3_reg[7]_62 [6]));
  FDCE \romodatao_d3_reg[7][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [7]),
        .Q(\romodatao_d3_reg[7]_62 [7]));
  FDCE \romodatao_d3_reg[7][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [8]),
        .Q(\romodatao_d3_reg[7]_62 [8]));
  FDCE \romodatao_d3_reg[7][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[7]_61 [9]),
        .Q(\romodatao_d3_reg[7]_62 [9]));
  FDCE \romodatao_d3_reg[8][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [0]),
        .Q(\romodatao_d3_reg[8]_65 [0]));
  FDCE \romodatao_d3_reg[8][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [10]),
        .Q(\romodatao_d3_reg[8]_65 [10]));
  FDCE \romodatao_d3_reg[8][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [11]),
        .Q(\romodatao_d3_reg[8]_65 [11]));
  FDCE \romodatao_d3_reg[8][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [12]),
        .Q(\romodatao_d3_reg[8]_65 [12]));
  FDCE \romodatao_d3_reg[8][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [13]),
        .Q(\romodatao_d3_reg[8]_65 [13]));
  FDCE \romodatao_d3_reg[8][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [1]),
        .Q(\romodatao_d3_reg[8]_65 [1]));
  FDCE \romodatao_d3_reg[8][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [2]),
        .Q(\romodatao_d3_reg[8]_65 [2]));
  FDCE \romodatao_d3_reg[8][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [3]),
        .Q(\romodatao_d3_reg[8]_65 [3]));
  FDCE \romodatao_d3_reg[8][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [4]),
        .Q(\romodatao_d3_reg[8]_65 [4]));
  FDCE \romodatao_d3_reg[8][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [5]),
        .Q(\romodatao_d3_reg[8]_65 [5]));
  FDCE \romodatao_d3_reg[8][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [6]),
        .Q(\romodatao_d3_reg[8]_65 [6]));
  FDCE \romodatao_d3_reg[8][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [7]),
        .Q(\romodatao_d3_reg[8]_65 [7]));
  FDCE \romodatao_d3_reg[8][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [8]),
        .Q(\romodatao_d3_reg[8]_65 [8]));
  FDCE \romodatao_d3_reg[8][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\romodatao_d2_reg[8]_64 [9]),
        .Q(\romodatao_d3_reg[8]_65 [9]));
  FDRE \romodatao_d3_reg[9][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][10]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][11]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][12]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][13]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][2]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][3]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][4]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][5]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][7]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][8]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \romodatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\romodatao_d2_reg[9][9]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\romodatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate
       (.I0(\romodatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__0
       (.I0(\romodatao_d3_reg[9][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__1
       (.I0(\romodatao_d3_reg[9][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__10
       (.I0(\romodatao_d3_reg[9][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__11
       (.I0(\romodatao_d3_reg[9][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__12
       (.I0(\romodatao_d3_reg[9][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__13
       (.I0(\romodatao_d3_reg[10][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__14
       (.I0(\romodatao_d3_reg[10][12]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__15
       (.I0(\romodatao_d3_reg[10][11]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__16
       (.I0(\romodatao_d3_reg[10][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__17
       (.I0(\romodatao_d3_reg[10][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__18
       (.I0(\romodatao_d3_reg[10][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__19
       (.I0(\romodatao_d3_reg[10][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__2
       (.I0(\romodatao_d3_reg[9][10]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__20
       (.I0(\romodatao_d3_reg[10][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__21
       (.I0(\romodatao_d3_reg[10][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__22
       (.I0(\romodatao_d3_reg[10][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__23
       (.I0(\romodatao_d3_reg[10][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__24
       (.I0(\romodatao_d3_reg[10][2]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__25
       (.I0(\romodatao_d3_reg[10][1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__26
       (.I0(\romodatao_d3_reg[10][0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__3
       (.I0(\romodatao_d3_reg[9][9]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__4
       (.I0(\romodatao_d3_reg[9][8]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__5
       (.I0(\romodatao_d3_reg[9][7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__6
       (.I0(\romodatao_d3_reg[9][6]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__7
       (.I0(\romodatao_d3_reg[9][5]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__8
       (.I0(\romodatao_d3_reg[9][4]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    romodatao_d3_reg_gate__9
       (.I0(\romodatao_d3_reg[9][3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(odv_d3_reg_c_0),
        .O(romodatao_d3_reg_gate__9_n_0));
  FDCE \romodatao_d4_reg[10][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__26_n_0),
        .Q(\romodatao_d4_reg[10]_1 [0]));
  FDCE \romodatao_d4_reg[10][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__16_n_0),
        .Q(\romodatao_d4_reg[10]_1 [10]));
  FDCE \romodatao_d4_reg[10][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__15_n_0),
        .Q(\romodatao_d4_reg[10]_1 [11]));
  FDCE \romodatao_d4_reg[10][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__14_n_0),
        .Q(\romodatao_d4_reg[10]_1 [12]));
  FDCE \romodatao_d4_reg[10][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__13_n_0),
        .Q(\romodatao_d4_reg[10]_1 [13]));
  FDCE \romodatao_d4_reg[10][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__25_n_0),
        .Q(\romodatao_d4_reg[10]_1 [1]));
  FDCE \romodatao_d4_reg[10][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__24_n_0),
        .Q(\romodatao_d4_reg[10]_1 [2]));
  FDCE \romodatao_d4_reg[10][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__23_n_0),
        .Q(\romodatao_d4_reg[10]_1 [3]));
  FDCE \romodatao_d4_reg[10][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__22_n_0),
        .Q(\romodatao_d4_reg[10]_1 [4]));
  FDCE \romodatao_d4_reg[10][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__21_n_0),
        .Q(\romodatao_d4_reg[10]_1 [5]));
  FDCE \romodatao_d4_reg[10][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__20_n_0),
        .Q(\romodatao_d4_reg[10]_1 [6]));
  FDCE \romodatao_d4_reg[10][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__19_n_0),
        .Q(\romodatao_d4_reg[10]_1 [7]));
  FDCE \romodatao_d4_reg[10][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__18_n_0),
        .Q(\romodatao_d4_reg[10]_1 [8]));
  FDCE \romodatao_d4_reg[10][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__17_n_0),
        .Q(\romodatao_d4_reg[10]_1 [9]));
  FDCE \romodatao_d4_reg[9][0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__12_n_0),
        .Q(\romodatao_d4_reg[9]_0 [0]));
  FDCE \romodatao_d4_reg[9][10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__2_n_0),
        .Q(\romodatao_d4_reg[9]_0 [10]));
  FDCE \romodatao_d4_reg[9][11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__1_n_0),
        .Q(\romodatao_d4_reg[9]_0 [11]));
  FDCE \romodatao_d4_reg[9][12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__0_n_0),
        .Q(\romodatao_d4_reg[9]_0 [12]));
  FDCE \romodatao_d4_reg[9][13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate_n_0),
        .Q(\romodatao_d4_reg[9]_0 [13]));
  FDCE \romodatao_d4_reg[9][1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__11_n_0),
        .Q(\romodatao_d4_reg[9]_0 [1]));
  FDCE \romodatao_d4_reg[9][2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__10_n_0),
        .Q(\romodatao_d4_reg[9]_0 [2]));
  FDCE \romodatao_d4_reg[9][3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__9_n_0),
        .Q(\romodatao_d4_reg[9]_0 [3]));
  FDCE \romodatao_d4_reg[9][4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__8_n_0),
        .Q(\romodatao_d4_reg[9]_0 [4]));
  FDCE \romodatao_d4_reg[9][5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__7_n_0),
        .Q(\romodatao_d4_reg[9]_0 [5]));
  FDCE \romodatao_d4_reg[9][6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__6_n_0),
        .Q(\romodatao_d4_reg[9]_0 [6]));
  FDCE \romodatao_d4_reg[9][7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__5_n_0),
        .Q(\romodatao_d4_reg[9]_0 [7]));
  FDCE \romodatao_d4_reg[9][8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__4_n_0),
        .Q(\romodatao_d4_reg[9]_0 [8]));
  FDCE \romodatao_d4_reg[9][9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(romodatao_d3_reg_gate__3_n_0),
        .Q(\romodatao_d4_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \rowr_reg[0]_i_1 
       (.I0(\colram_reg_reg_n_0_[2] ),
        .I1(stage1_reg),
        .I2(\colram_reg_reg_n_0_[1] ),
        .I3(\colram_reg_reg_n_0_[0] ),
        .I4(ramraddro_s[3]),
        .O(\rowr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \rowr_reg[1]_i_1 
       (.I0(ramraddro_s[3]),
        .I1(\colram_reg_reg_n_0_[0] ),
        .I2(\colram_reg_reg_n_0_[1] ),
        .I3(stage1_reg),
        .I4(\colram_reg_reg_n_0_[2] ),
        .I5(ramraddro_s[4]),
        .O(\rowr_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rowr_reg[2]_i_1 
       (.I0(ramraddro_s[3]),
        .I1(ramraddro_s[4]),
        .I2(rowr_reg),
        .I3(ramraddro_s[5]),
        .O(\rowr_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rowr_reg[2]_i_2 
       (.I0(\colram_reg_reg_n_0_[0] ),
        .I1(\colram_reg_reg_n_0_[1] ),
        .I2(stage1_reg),
        .I3(\colram_reg_reg_n_0_[2] ),
        .O(rowr_reg));
  FDCE \rowr_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rowr_reg[0]_i_1_n_0 ),
        .Q(ramraddro_s[3]));
  FDCE \rowr_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rowr_reg[1]_i_1_n_0 ),
        .Q(ramraddro_s[4]));
  FDCE \rowr_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rowr_reg[2]_i_1_n_0 ),
        .Q(ramraddro_s[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \rowram_reg[0]_i_1 
       (.I0(\rowram_reg_reg_n_0_[0] ),
        .O(\rowram_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rowram_reg[1]_i_1 
       (.I0(\rowram_reg_reg_n_0_[0] ),
        .I1(\rowram_reg_reg_n_0_[1] ),
        .O(\rowram_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rowram_reg[2]_i_1 
       (.I0(\rowram_reg_reg_n_0_[1] ),
        .I1(\rowram_reg_reg_n_0_[0] ),
        .I2(\rowram_reg_reg_n_0_[2] ),
        .O(\rowram_reg[2]_i_1_n_0 ));
  FDCE \rowram_reg_reg[0] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\rowram_reg[0]_i_1_n_0 ),
        .Q(\rowram_reg_reg_n_0_[0] ));
  FDCE \rowram_reg_reg[1] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\rowram_reg[1]_i_1_n_0 ),
        .Q(\rowram_reg_reg_n_0_[1] ));
  FDCE \rowram_reg_reg[2] 
       (.C(CLK),
        .CE(stage2_reg),
        .CLR(RST),
        .D(\rowram_reg[2]_i_1_n_0 ),
        .Q(\rowram_reg_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    stage1_reg_i_1
       (.I0(\colr_reg[2]_i_2_n_0 ),
        .I1(stage1_reg),
        .I2(dataready_s),
        .I3(dataready_2_reg),
        .O(stage1_reg_i_1_n_0));
  FDCE stage1_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(stage1_reg_i_1_n_0),
        .Q(stage1_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \stage2_cnt_reg[0]_i_1__0 
       (.I0(stage2_cnt_reg_reg),
        .I1(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \stage2_cnt_reg[1]_i_1__0 
       (.I0(\stage2_cnt_reg_reg_n_0_[1] ),
        .I1(stage2_cnt_reg_reg),
        .I2(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \stage2_cnt_reg[2]_i_1__0 
       (.I0(\stage2_cnt_reg_reg_n_0_[2] ),
        .I1(\stage2_cnt_reg_reg_n_0_[1] ),
        .I2(stage2_cnt_reg_reg),
        .I3(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \stage2_cnt_reg[3]_i_1__0 
       (.I0(stage2_cnt_reg_reg__0__0[3]),
        .I1(\stage2_cnt_reg_reg_n_0_[2] ),
        .I2(stage2_cnt_reg_reg),
        .I3(\stage2_cnt_reg_reg_n_0_[1] ),
        .I4(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \stage2_cnt_reg[4]_i_1__0 
       (.I0(stage2_cnt_reg_reg__0__0[4]),
        .I1(stage2_cnt_reg_reg__0__0[3]),
        .I2(\stage2_cnt_reg_reg_n_0_[1] ),
        .I3(stage2_cnt_reg_reg),
        .I4(\stage2_cnt_reg_reg_n_0_[2] ),
        .I5(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \stage2_cnt_reg[5]_i_1__0 
       (.I0(stage2_cnt_reg_reg__0__0[5]),
        .I1(stage2_cnt_reg_reg__0__0[4]),
        .I2(\stage2_cnt_reg[5]_i_2__0_n_0 ),
        .I3(stage2_reg_reg_n_0),
        .O(\stage2_cnt_reg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \stage2_cnt_reg[5]_i_2__0 
       (.I0(stage2_cnt_reg_reg__0__0[3]),
        .I1(\stage2_cnt_reg_reg_n_0_[1] ),
        .I2(stage2_cnt_reg_reg),
        .I3(\stage2_cnt_reg_reg_n_0_[2] ),
        .O(\stage2_cnt_reg[5]_i_2__0_n_0 ));
  FDPE \stage2_cnt_reg_reg[0] 
       (.C(CLK),
        .CE(col_reg),
        .D(\stage2_cnt_reg[0]_i_1__0_n_0 ),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg));
  FDPE \stage2_cnt_reg_reg[1] 
       (.C(CLK),
        .CE(col_reg),
        .D(\stage2_cnt_reg[1]_i_1__0_n_0 ),
        .PRE(RST),
        .Q(\stage2_cnt_reg_reg_n_0_[1] ));
  FDPE \stage2_cnt_reg_reg[2] 
       (.C(CLK),
        .CE(col_reg),
        .D(\stage2_cnt_reg[2]_i_1__0_n_0 ),
        .PRE(RST),
        .Q(\stage2_cnt_reg_reg_n_0_[2] ));
  FDPE \stage2_cnt_reg_reg[3] 
       (.C(CLK),
        .CE(col_reg),
        .D(\stage2_cnt_reg[3]_i_1__0_n_0 ),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0__0[3]));
  FDPE \stage2_cnt_reg_reg[4] 
       (.C(CLK),
        .CE(col_reg),
        .D(\stage2_cnt_reg[4]_i_1__0_n_0 ),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0__0[4]));
  FDPE \stage2_cnt_reg_reg[5] 
       (.C(CLK),
        .CE(col_reg),
        .D(\stage2_cnt_reg[5]_i_1__0_n_0 ),
        .PRE(RST),
        .Q(stage2_cnt_reg_reg__0__0[5]));
  LUT4 #(
    .INIT(16'h8000)) 
    stage2_reg_i_1__0
       (.I0(stage1_reg),
        .I1(\colram_reg_reg_n_0_[2] ),
        .I2(\colram_reg_reg_n_0_[0] ),
        .I3(\colram_reg_reg_n_0_[1] ),
        .O(stage2_reg));
  FDCE stage2_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(stage2_reg),
        .Q(stage2_reg_reg_n_0));
endmodule

module design_1_JpegEnc_0_0_DC_CR_ROM
   (\VLC_reg[5] ,
    D,
    Q,
    \VLC_reg[3] ,
    CLK,
    RST,
    huf_size,
    fifo1_q,
    rle_buf_sel_s_reg,
    fifo2_q,
    first_rle_word_reg,
    VLC_AC,
    \huf_sm_settings[cmp_idx] ,
    \VLC_AC_reg[10] ,
    \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ,
    VLC_DC,
    \U_FIFO_2/U_RAMF/mem_reg );
  output \VLC_reg[5] ;
  output [5:0]D;
  output [2:0]Q;
  output [2:0]\VLC_reg[3] ;
  input CLK;
  input RST;
  input [2:0]huf_size;
  input [2:0]fifo1_q;
  input rle_buf_sel_s_reg;
  input [2:0]fifo2_q;
  input first_rle_word_reg;
  input [5:0]VLC_AC;
  input [1:0]\huf_sm_settings[cmp_idx] ;
  input [5:0]\VLC_AC_reg[10] ;
  input \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  input [0:0]VLC_DC;
  input [0:0]\U_FIFO_2/U_RAMF/mem_reg ;

  wire CLK;
  wire [5:0]D;
  wire \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  wire [2:0]Q;
  wire RST;
  wire [0:0]\U_FIFO_2/U_RAMF/mem_reg ;
  wire [5:0]VLC_AC;
  wire [5:0]\VLC_AC_reg[10] ;
  wire [0:0]VLC_DC;
  wire \VLC_DC[10]_i_1_n_0 ;
  wire \VLC_DC[1]_i_1__0_n_0 ;
  wire \VLC_DC[2]_i_1_n_0 ;
  wire \VLC_DC[3]_i_1_n_0 ;
  wire \VLC_DC[4]_i_1_n_0 ;
  wire \VLC_DC[6]_i_1_n_0 ;
  wire \VLC_DC[8]_i_1_n_0 ;
  wire \VLC_DC_reg_n_0_[10] ;
  wire \VLC_DC_reg_n_0_[2] ;
  wire \VLC_DC_reg_n_0_[4] ;
  wire \VLC_DC_reg_n_0_[6] ;
  wire \VLC_DC_reg_n_0_[8] ;
  wire \VLC_DC_size[0]_i_1__0_n_0 ;
  wire \VLC_DC_size[1]_i_1__0_n_0 ;
  wire \VLC_DC_size[2]_i_1__0_n_0 ;
  wire \VLC_DC_size[3]_i_1__0_n_0 ;
  wire [2:0]\VLC_reg[3] ;
  wire \VLC_reg[5] ;
  wire [2:0]fifo1_q;
  wire [2:0]fifo2_q;
  wire first_rle_word_reg;
  wire [2:0]huf_size;
  wire [1:0]\huf_sm_settings[cmp_idx] ;
  wire rle_buf_sel_s_reg;

  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \VLC[10]_i_1 
       (.I0(\VLC_DC_reg_n_0_[10] ),
        .I1(first_rle_word_reg),
        .I2(VLC_AC[5]),
        .I3(\huf_sm_settings[cmp_idx] [0]),
        .I4(\huf_sm_settings[cmp_idx] [1]),
        .I5(\VLC_AC_reg[10] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    \VLC[2]_i_1 
       (.I0(\VLC_DC_reg_n_0_[2] ),
        .I1(first_rle_word_reg),
        .I2(VLC_AC[0]),
        .I3(\huf_sm_settings[cmp_idx] [0]),
        .I4(\huf_sm_settings[cmp_idx] [1]),
        .I5(\VLC_AC_reg[10] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[4]_i_1 
       (.I0(\VLC_DC_reg_n_0_[6] ),
        .I1(\VLC_DC_reg_n_0_[4] ),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[1]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[10] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[5]_i_1 
       (.I0(\VLC_reg[5] ),
        .I1(VLC_DC),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[2]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[10] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[6]_i_1 
       (.I0(\VLC_DC_reg_n_0_[8] ),
        .I1(\VLC_DC_reg_n_0_[6] ),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[3]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[10] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[8]_i_1 
       (.I0(\VLC_DC_reg_n_0_[10] ),
        .I1(\VLC_DC_reg_n_0_[8] ),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[4]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[10] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2022200000000000)) 
    \VLC_DC[10]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(fifo1_q[0]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo2_q[0]),
        .I5(huf_size[0]),
        .O(\VLC_DC[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757F656F757A656A)) 
    \VLC_DC[1]_i_1__0 
       (.I0(huf_size[2]),
        .I1(fifo1_q[1]),
        .I2(rle_buf_sel_s_reg),
        .I3(fifo2_q[1]),
        .I4(fifo1_q[0]),
        .I5(fifo2_q[0]),
        .O(\VLC_DC[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7676766666667666)) 
    \VLC_DC[2]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(huf_size[0]),
        .I3(fifo2_q[0]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[0]),
        .O(\VLC_DC[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \VLC_DC[3]_i_1 
       (.I0(fifo2_q[2]),
        .I1(fifo1_q[2]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .O(\VLC_DC[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666262626662)) 
    \VLC_DC[4]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(huf_size[0]),
        .I3(fifo2_q[0]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[0]),
        .O(\VLC_DC[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6262622222226222)) 
    \VLC_DC[6]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(huf_size[0]),
        .I3(fifo2_q[0]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[0]),
        .O(\VLC_DC[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222220222000)) 
    \VLC_DC[8]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(fifo1_q[0]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo2_q[0]),
        .I5(huf_size[0]),
        .O(\VLC_DC[8]_i_1_n_0 ));
  FDCE \VLC_DC_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\U_FIFO_2/U_RAMF/mem_reg ),
        .Q(\VLC_reg[3] [0]));
  FDCE \VLC_DC_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[10]_i_1_n_0 ),
        .Q(\VLC_DC_reg_n_0_[10] ));
  FDCE \VLC_DC_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[1]_i_1__0_n_0 ),
        .Q(\VLC_reg[3] [1]));
  FDCE \VLC_DC_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[2]_i_1_n_0 ),
        .Q(\VLC_DC_reg_n_0_[2] ));
  FDCE \VLC_DC_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[3]_i_1_n_0 ),
        .Q(\VLC_reg[3] [2]));
  FDCE \VLC_DC_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[4]_i_1_n_0 ),
        .Q(\VLC_DC_reg_n_0_[4] ));
  FDCE \VLC_DC_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[6]_i_1_n_0 ),
        .Q(\VLC_DC_reg_n_0_[6] ));
  FDCE \VLC_DC_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[8]_i_1_n_0 ),
        .Q(\VLC_DC_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h7776667600000000)) 
    \VLC_DC_size[0]_i_1__0 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(fifo2_q[0]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[0]),
        .I5(huf_size[0]),
        .O(\VLC_DC_size[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h4540DFD5)) 
    \VLC_DC_size[1]_i_1__0 
       (.I0(huf_size[2]),
        .I1(fifo1_q[0]),
        .I2(rle_buf_sel_s_reg),
        .I3(fifo2_q[0]),
        .I4(huf_size[1]),
        .O(\VLC_DC_size[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \VLC_DC_size[2]_i_1__0 
       (.I0(huf_size[1]),
        .I1(huf_size[2]),
        .O(\VLC_DC_size[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \VLC_DC_size[3]_i_1__0 
       (.I0(fifo2_q[2]),
        .I1(fifo1_q[2]),
        .I2(fifo2_q[1]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[1]),
        .O(\VLC_DC_size[3]_i_1__0_n_0 ));
  FDCE \VLC_DC_size_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \VLC_DC_size_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \VLC_DC_size_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \VLC_DC_size_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[3]_i_1__0_n_0 ),
        .Q(\VLC_reg[5] ));
endmodule

module design_1_JpegEnc_0_0_DC_ROM
   (\VLC_reg[3] ,
    D,
    \VLC_size_reg[3] ,
    \VLC_size_reg[2]_rep ,
    \VLC_size_reg[2]_rep__0 ,
    \VLC_size_reg[1]_rep ,
    \VLC_size_reg[1]_rep__0 ,
    CLK,
    RST,
    huf_size,
    fifo2_q,
    fifo1_q,
    rle_buf_sel_s_reg,
    \VLC_DC_reg[3]_0 ,
    first_rle_word_reg,
    VLC_AC,
    \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ,
    \VLC_AC_reg[9] ,
    \VLC_DC_size_reg[3]_0 ,
    \huf_sm_settings[cmp_idx] ,
    Q,
    VLC_AC_size,
    \VLC_AC_size_reg[3] );
  output [0:0]\VLC_reg[3] ;
  output [4:0]D;
  output [3:0]\VLC_size_reg[3] ;
  output \VLC_size_reg[2]_rep ;
  output \VLC_size_reg[2]_rep__0 ;
  output \VLC_size_reg[1]_rep ;
  output \VLC_size_reg[1]_rep__0 ;
  input CLK;
  input RST;
  input [2:0]huf_size;
  input [1:0]fifo2_q;
  input [1:0]fifo1_q;
  input rle_buf_sel_s_reg;
  input [2:0]\VLC_DC_reg[3]_0 ;
  input first_rle_word_reg;
  input [4:0]VLC_AC;
  input \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  input [4:0]\VLC_AC_reg[9] ;
  input \VLC_DC_size_reg[3]_0 ;
  input [1:0]\huf_sm_settings[cmp_idx] ;
  input [2:0]Q;
  input [3:0]VLC_AC_size;
  input [3:0]\VLC_AC_size_reg[3] ;

  wire CLK;
  wire [4:0]D;
  wire \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  wire [2:0]Q;
  wire RST;
  wire [4:0]VLC_AC;
  wire [4:0]\VLC_AC_reg[9] ;
  wire [3:0]VLC_AC_size;
  wire [3:0]\VLC_AC_size_reg[3] ;
  wire [1:0]VLC_DC;
  wire \VLC_DC[0]_i_1_n_0 ;
  wire \VLC_DC[1]_i_1_n_0 ;
  wire \VLC_DC[3]_i_1__0_n_0 ;
  wire [2:0]\VLC_DC_reg[3]_0 ;
  wire [3:0]VLC_DC_size;
  wire \VLC_DC_size[0]_i_1_n_0 ;
  wire \VLC_DC_size[1]_i_1_n_0 ;
  wire \VLC_DC_size[2]_i_1_n_0 ;
  wire \VLC_DC_size[3]_i_1_n_0 ;
  wire \VLC_DC_size_reg[3]_0 ;
  wire [0:0]\VLC_reg[3] ;
  wire \VLC_size_reg[1]_rep ;
  wire \VLC_size_reg[1]_rep__0 ;
  wire \VLC_size_reg[2]_rep ;
  wire \VLC_size_reg[2]_rep__0 ;
  wire [3:0]\VLC_size_reg[3] ;
  wire [1:0]fifo1_q;
  wire [1:0]fifo2_q;
  wire first_rle_word_reg;
  wire [2:0]huf_size;
  wire [1:0]\huf_sm_settings[cmp_idx] ;
  wire rle_buf_sel_s_reg;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[0]_i_1 
       (.I0(VLC_DC[0]),
        .I1(\VLC_DC_reg[3]_0 [0]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[0]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[1]_i_1 
       (.I0(VLC_DC[1]),
        .I1(\VLC_DC_reg[3]_0 [1]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[1]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[9] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[3]_i_1 
       (.I0(\VLC_reg[3] ),
        .I1(\VLC_DC_reg[3]_0 [2]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[2]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[9] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC[7]_i_1 
       (.I0(VLC_DC_size[3]),
        .I1(\VLC_DC_size_reg[3]_0 ),
        .I2(first_rle_word_reg),
        .I3(VLC_AC[3]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_reg[9] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \VLC[9]_i_1 
       (.I0(VLC_DC_size[3]),
        .I1(first_rle_word_reg),
        .I2(VLC_AC[4]),
        .I3(\huf_sm_settings[cmp_idx] [0]),
        .I4(\huf_sm_settings[cmp_idx] [1]),
        .I5(\VLC_AC_reg[9] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000010154540)) 
    \VLC_DC[0]_i_1 
       (.I0(huf_size[0]),
        .I1(fifo1_q[0]),
        .I2(rle_buf_sel_s_reg),
        .I3(fifo2_q[0]),
        .I4(huf_size[1]),
        .I5(huf_size[2]),
        .O(\VLC_DC[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6667776777722272)) 
    \VLC_DC[1]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(fifo2_q[0]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo1_q[0]),
        .I5(huf_size[0]),
        .O(\VLC_DC[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540A5A04A4AAAAA)) 
    \VLC_DC[3]_i_1__0 
       (.I0(huf_size[2]),
        .I1(fifo1_q[0]),
        .I2(rle_buf_sel_s_reg),
        .I3(fifo2_q[0]),
        .I4(fifo1_q[1]),
        .I5(fifo2_q[1]),
        .O(\VLC_DC[3]_i_1__0_n_0 ));
  FDCE \VLC_DC_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[0]_i_1_n_0 ),
        .Q(VLC_DC[0]));
  FDCE \VLC_DC_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[1]_i_1_n_0 ),
        .Q(VLC_DC[1]));
  FDCE \VLC_DC_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC[3]_i_1__0_n_0 ),
        .Q(\VLC_reg[3] ));
  LUT6 #(
    .INIT(64'h7777777714111444)) 
    \VLC_DC_size[0]_i_1 
       (.I0(huf_size[2]),
        .I1(huf_size[1]),
        .I2(fifo1_q[0]),
        .I3(rle_buf_sel_s_reg),
        .I4(fifo2_q[0]),
        .I5(huf_size[0]),
        .O(\VLC_DC_size[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h050511775F5F1177)) 
    \VLC_DC_size[1]_i_1 
       (.I0(huf_size[2]),
        .I1(fifo2_q[1]),
        .I2(fifo1_q[1]),
        .I3(fifo2_q[0]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[0]),
        .O(\VLC_DC_size[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45402520404A202A)) 
    \VLC_DC_size[2]_i_1 
       (.I0(huf_size[2]),
        .I1(fifo1_q[0]),
        .I2(rle_buf_sel_s_reg),
        .I3(fifo2_q[0]),
        .I4(fifo1_q[1]),
        .I5(fifo2_q[1]),
        .O(\VLC_DC_size[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A220000002200)) 
    \VLC_DC_size[3]_i_1 
       (.I0(huf_size[2]),
        .I1(fifo2_q[1]),
        .I2(fifo1_q[1]),
        .I3(fifo2_q[0]),
        .I4(rle_buf_sel_s_reg),
        .I5(fifo1_q[0]),
        .O(\VLC_DC_size[3]_i_1_n_0 ));
  FDCE \VLC_DC_size_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[0]_i_1_n_0 ),
        .Q(VLC_DC_size[0]));
  FDCE \VLC_DC_size_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[1]_i_1_n_0 ),
        .Q(VLC_DC_size[1]));
  FDCE \VLC_DC_size_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[2]_i_1_n_0 ),
        .Q(VLC_DC_size[2]));
  FDCE \VLC_DC_size_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\VLC_DC_size[3]_i_1_n_0 ),
        .Q(VLC_DC_size[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[0]_i_1 
       (.I0(VLC_DC_size[0]),
        .I1(Q[0]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[0]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [0]),
        .O(\VLC_size_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[1]_i_1 
       (.I0(VLC_DC_size[1]),
        .I1(Q[1]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[1]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [1]),
        .O(\VLC_size_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[1]_rep_i_1 
       (.I0(VLC_DC_size[1]),
        .I1(Q[1]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[1]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [1]),
        .O(\VLC_size_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[1]_rep_i_1__0 
       (.I0(VLC_DC_size[1]),
        .I1(Q[1]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[1]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [1]),
        .O(\VLC_size_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[2]_i_1 
       (.I0(VLC_DC_size[2]),
        .I1(Q[2]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[2]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [2]),
        .O(\VLC_size_reg[3] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[2]_rep_i_1 
       (.I0(VLC_DC_size[2]),
        .I1(Q[2]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[2]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [2]),
        .O(\VLC_size_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[2]_rep_i_1__0 
       (.I0(VLC_DC_size[2]),
        .I1(Q[2]),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[2]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [2]),
        .O(\VLC_size_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VLC_size[3]_i_1 
       (.I0(VLC_DC_size[3]),
        .I1(\VLC_DC_size_reg[3]_0 ),
        .I2(first_rle_word_reg),
        .I3(VLC_AC_size[3]),
        .I4(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .I5(\VLC_AC_size_reg[3] [3]),
        .O(\VLC_size_reg[3] [3]));
endmodule

module design_1_JpegEnc_0_0_DoubleFifo
   (bs_fifo_empty,
    \count_reg_reg[0] ,
    \count_reg_reg[0]_0 ,
    \latch_byte_reg[7] ,
    \U_FIFO_2/U_RAMF/mem_reg__0 ,
    out,
    E,
    O411,
    O412,
    \waddr_reg_reg[6] ,
    O413,
    RST,
    CLK,
    huf_rd_req_s_reg,
    huf_rd_req_s_reg_0,
    fifo_wren_reg,
    bs_buf_sel,
    Q,
    DOBDO,
    \U_FIFO_2/U_RAMF/mem_reg__0_0 );
  output bs_fifo_empty;
  output \count_reg_reg[0] ;
  output \count_reg_reg[0]_0 ;
  output [7:0]\latch_byte_reg[7] ;
  output [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  output [6:0]out;
  output [0:0]E;
  output [6:0]O411;
  output [6:0]O412;
  output [0:0]\waddr_reg_reg[6] ;
  output [6:0]O413;
  input RST;
  input CLK;
  input huf_rd_req_s_reg;
  input huf_rd_req_s_reg_0;
  input fifo_wren_reg;
  input bs_buf_sel;
  input [7:0]Q;
  input [7:0]DOBDO;
  input [7:0]\U_FIFO_2/U_RAMF/mem_reg__0_0 ;

  wire CLK;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [6:0]O411;
  wire [6:0]O412;
  wire [6:0]O413;
  wire [7:0]Q;
  wire RST;
  wire U_FIFO_1_n_16;
  wire U_FIFO_1_n_17;
  wire U_FIFO_1_n_18;
  wire U_FIFO_1_n_19;
  wire U_FIFO_1_n_20;
  wire U_FIFO_1_n_21;
  wire U_FIFO_1_n_22;
  wire U_FIFO_1_n_23;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0_0 ;
  wire U_FIFO_2_n_0;
  wire bs_buf_sel;
  wire bs_fifo_empty;
  wire \count_reg_reg[0] ;
  wire \count_reg_reg[0]_0 ;
  wire fifo1_wr;
  wire fifo1_wr_i_1__0_n_0;
  wire fifo2_wr;
  wire fifo2_wr_i_1__0_n_0;
  wire fifo_wren_reg;
  wire huf_rd_req_s_reg;
  wire huf_rd_req_s_reg_0;
  wire [7:0]\latch_byte_reg[7] ;
  wire [6:0]out;
  wire p_0_in;
  wire [0:0]\waddr_reg_reg[6] ;

  design_1_JpegEnc_0_0_FIFO__parameterized2 U_FIFO_1
       (.CLK(CLK),
        .D({U_FIFO_1_n_16,U_FIFO_1_n_17,U_FIFO_1_n_18,U_FIFO_1_n_19,U_FIFO_1_n_20,U_FIFO_1_n_21,U_FIFO_1_n_22,U_FIFO_1_n_23}),
        .DOBDO(DOBDO),
        .E(E),
        .Q(out),
        .RST(RST),
        .\U_FIFO_1/U_RAMF/mem_reg__0 (O411),
        .\U_FIFO_2/U_RAMF/mem_reg__0 (\U_FIFO_2/U_RAMF/mem_reg__0_0 ),
        .bs_buf_sel(bs_buf_sel),
        .empty_reg_reg_0(U_FIFO_2_n_0),
        .fifo1_rd_reg(\count_reg_reg[0] ),
        .fifo1_wr(fifo1_wr),
        .p_0_in(p_0_in));
  design_1_JpegEnc_0_0_FIFO__parameterized2_2 U_FIFO_2
       (.CLK(CLK),
        .E(\waddr_reg_reg[6] ),
        .Q(O412),
        .RST(RST),
        .\U_FIFO_2/U_RAMF/mem_reg__0 (O413),
        .\count_reg_reg[0]_0 (U_FIFO_2_n_0),
        .fifo2_rd_reg(\count_reg_reg[0]_0 ),
        .fifo2_wr(fifo2_wr));
  FDCE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_23),
        .Q(\latch_byte_reg[7] [0]));
  FDCE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_22),
        .Q(\latch_byte_reg[7] [1]));
  FDCE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_21),
        .Q(\latch_byte_reg[7] [2]));
  FDCE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_20),
        .Q(\latch_byte_reg[7] [3]));
  FDCE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_19),
        .Q(\latch_byte_reg[7] [4]));
  FDCE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_18),
        .Q(\latch_byte_reg[7] [5]));
  FDCE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_17),
        .Q(\latch_byte_reg[7] [6]));
  FDCE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO_1_n_16),
        .Q(\latch_byte_reg[7] [7]));
  FDCE fifo1_rd_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(huf_rd_req_s_reg),
        .Q(\count_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    fifo1_wr_i_1__0
       (.I0(fifo_wren_reg),
        .I1(bs_buf_sel),
        .I2(fifo1_wr),
        .O(fifo1_wr_i_1__0_n_0));
  FDCE fifo1_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo1_wr_i_1__0_n_0),
        .Q(fifo1_wr));
  FDCE fifo2_rd_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(huf_rd_req_s_reg_0),
        .Q(\count_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fifo2_wr_i_1__0
       (.I0(fifo_wren_reg),
        .I1(bs_buf_sel),
        .I2(fifo2_wr),
        .O(fifo2_wr_i_1__0_n_0));
  FDCE fifo2_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo2_wr_i_1__0_n_0),
        .Q(fifo2_wr));
  FDCE \fifo_data_in_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[0]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [0]));
  FDCE \fifo_data_in_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[1]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [1]));
  FDCE \fifo_data_in_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[2]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [2]));
  FDCE \fifo_data_in_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[3]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [3]));
  FDCE \fifo_data_in_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[4]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [4]));
  FDCE \fifo_data_in_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[5]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [5]));
  FDCE \fifo_data_in_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[6]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [6]));
  FDCE \fifo_data_in_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[7]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [7]));
  FDCE fifo_empty_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in),
        .Q(bs_fifo_empty));
endmodule

module design_1_JpegEnc_0_0_FDCT
   (Q,
    \input_rd_cnt_reg[5]_0 ,
    p_0_in,
    d,
    fdct_ready,
    fdct_fifo_rd,
    \y_line_cnt_reg[5]_0 ,
    init_table_rd_reg,
    CLK,
    RST,
    \fdct_fifo_q_reg[23] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \rd_counter_total_reg[30] ,
    init_table_rd_reg_0,
    sof_reg_rep,
    \Cr_reg_reg[21]_i_5 ,
    \Cr_reg_reg[21]_i_6 ,
    \Cb_reg_reg[21]_i_5 ,
    \Cb_reg_reg[21]_i_6 ,
    minusOp0_in,
    minusOp,
    \Y_reg_reg[21]_i_5 ,
    \Y_reg_reg[21]_i_6 ,
    fdct_start,
    fdct_fifo_hf_full,
    fdct_fifo_hf_full_reg,
    sof_reg,
    sof,
    S,
    \y_line_cnt_reg[2]_0 ,
    E,
    \Y_reg_reg[21]_i_7 );
  output [0:0]Q;
  output \input_rd_cnt_reg[5]_0 ;
  output p_0_in;
  output [11:0]d;
  output fdct_ready;
  output fdct_fifo_rd;
  output [0:0]\y_line_cnt_reg[5]_0 ;
  output init_table_rd_reg;
  input CLK;
  input RST;
  input [23:0]\fdct_fifo_q_reg[23] ;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [0:0]\rd_counter_total_reg[30] ;
  input init_table_rd_reg_0;
  input sof_reg_rep;
  input \Cr_reg_reg[21]_i_5 ;
  input \Cr_reg_reg[21]_i_6 ;
  input \Cb_reg_reg[21]_i_5 ;
  input \Cb_reg_reg[21]_i_6 ;
  input [12:0]minusOp0_in;
  input [12:0]minusOp;
  input \Y_reg_reg[21]_i_5 ;
  input \Y_reg_reg[21]_i_6 ;
  input fdct_start;
  input fdct_fifo_hf_full;
  input fdct_fifo_hf_full_reg;
  input sof_reg;
  input sof;
  input [0:0]S;
  input [0:0]\y_line_cnt_reg[2]_0 ;
  input [0:0]E;
  input \Y_reg_reg[21]_i_7 ;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire \Cb_reg[15]_i_10_n_0 ;
  wire \Cb_reg[15]_i_12_n_0 ;
  wire \Cb_reg[15]_i_13_n_0 ;
  wire \Cb_reg[15]_i_14_n_0 ;
  wire \Cb_reg[15]_i_15_n_0 ;
  wire \Cb_reg[15]_i_16_n_0 ;
  wire \Cb_reg[15]_i_17_n_0 ;
  wire \Cb_reg[15]_i_18_n_0 ;
  wire \Cb_reg[15]_i_19_n_0 ;
  wire \Cb_reg[15]_i_21_n_0 ;
  wire \Cb_reg[15]_i_22_n_0 ;
  wire \Cb_reg[15]_i_23_n_0 ;
  wire \Cb_reg[15]_i_24_n_0 ;
  wire \Cb_reg[15]_i_25_n_0 ;
  wire \Cb_reg[15]_i_26_n_0 ;
  wire \Cb_reg[15]_i_27_n_0 ;
  wire \Cb_reg[15]_i_28_n_0 ;
  wire \Cb_reg[15]_i_29_n_0 ;
  wire \Cb_reg[15]_i_30_n_0 ;
  wire \Cb_reg[15]_i_31_n_0 ;
  wire \Cb_reg[15]_i_32_n_0 ;
  wire \Cb_reg[15]_i_33_n_0 ;
  wire \Cb_reg[15]_i_34_n_0 ;
  wire \Cb_reg[15]_i_35_n_0 ;
  wire \Cb_reg[15]_i_3_n_0 ;
  wire \Cb_reg[15]_i_4_n_0 ;
  wire \Cb_reg[15]_i_5_n_0 ;
  wire \Cb_reg[15]_i_6_n_0 ;
  wire \Cb_reg[15]_i_7_n_0 ;
  wire \Cb_reg[15]_i_8_n_0 ;
  wire \Cb_reg[15]_i_9_n_0 ;
  wire \Cb_reg[19]_i_2_n_0 ;
  wire \Cb_reg[19]_i_3_n_0 ;
  wire \Cb_reg[19]_i_4_n_0 ;
  wire \Cb_reg[19]_i_5_n_0 ;
  wire \Cb_reg[19]_i_6_n_0 ;
  wire \Cb_reg[19]_i_7_n_0 ;
  wire \Cb_reg[19]_i_8_n_0 ;
  wire \Cb_reg[19]_i_9_n_0 ;
  wire \Cb_reg[21]_i_2_n_0 ;
  wire \Cb_reg[21]_i_3_n_0 ;
  wire \Cb_reg[21]_i_4_n_0 ;
  wire \Cb_reg[21]_i_7_n_0 ;
  wire Cb_reg_10_n_100;
  wire Cb_reg_10_n_101;
  wire Cb_reg_10_n_102;
  wire Cb_reg_10_n_103;
  wire Cb_reg_10_n_104;
  wire Cb_reg_10_n_105;
  wire Cb_reg_10_n_84;
  wire Cb_reg_10_n_85;
  wire Cb_reg_10_n_86;
  wire Cb_reg_10_n_87;
  wire Cb_reg_10_n_88;
  wire Cb_reg_10_n_89;
  wire Cb_reg_10_n_90;
  wire Cb_reg_10_n_91;
  wire Cb_reg_10_n_92;
  wire Cb_reg_10_n_93;
  wire Cb_reg_10_n_94;
  wire Cb_reg_10_n_95;
  wire Cb_reg_10_n_96;
  wire Cb_reg_10_n_97;
  wire Cb_reg_10_n_98;
  wire Cb_reg_10_n_99;
  wire Cb_reg_20_n_100;
  wire Cb_reg_20_n_101;
  wire Cb_reg_20_n_102;
  wire Cb_reg_20_n_103;
  wire Cb_reg_20_n_104;
  wire Cb_reg_20_n_105;
  wire Cb_reg_20_n_83;
  wire Cb_reg_20_n_84;
  wire Cb_reg_20_n_85;
  wire Cb_reg_20_n_86;
  wire Cb_reg_20_n_87;
  wire Cb_reg_20_n_88;
  wire Cb_reg_20_n_89;
  wire Cb_reg_20_n_90;
  wire Cb_reg_20_n_91;
  wire Cb_reg_20_n_92;
  wire Cb_reg_20_n_93;
  wire Cb_reg_20_n_94;
  wire Cb_reg_20_n_95;
  wire Cb_reg_20_n_96;
  wire Cb_reg_20_n_97;
  wire Cb_reg_20_n_98;
  wire Cb_reg_20_n_99;
  wire [20:13]Cb_reg_3;
  wire \Cb_reg_reg[15]_i_11_n_0 ;
  wire \Cb_reg_reg[15]_i_11_n_1 ;
  wire \Cb_reg_reg[15]_i_11_n_2 ;
  wire \Cb_reg_reg[15]_i_11_n_3 ;
  wire \Cb_reg_reg[15]_i_1_n_0 ;
  wire \Cb_reg_reg[15]_i_1_n_1 ;
  wire \Cb_reg_reg[15]_i_1_n_2 ;
  wire \Cb_reg_reg[15]_i_1_n_3 ;
  wire \Cb_reg_reg[15]_i_1_n_4 ;
  wire \Cb_reg_reg[15]_i_1_n_5 ;
  wire \Cb_reg_reg[15]_i_20_n_0 ;
  wire \Cb_reg_reg[15]_i_20_n_1 ;
  wire \Cb_reg_reg[15]_i_20_n_2 ;
  wire \Cb_reg_reg[15]_i_20_n_3 ;
  wire \Cb_reg_reg[15]_i_2_n_0 ;
  wire \Cb_reg_reg[15]_i_2_n_1 ;
  wire \Cb_reg_reg[15]_i_2_n_2 ;
  wire \Cb_reg_reg[15]_i_2_n_3 ;
  wire \Cb_reg_reg[19]_i_1_n_0 ;
  wire \Cb_reg_reg[19]_i_1_n_1 ;
  wire \Cb_reg_reg[19]_i_1_n_2 ;
  wire \Cb_reg_reg[19]_i_1_n_3 ;
  wire \Cb_reg_reg[19]_i_1_n_4 ;
  wire \Cb_reg_reg[19]_i_1_n_5 ;
  wire \Cb_reg_reg[19]_i_1_n_6 ;
  wire \Cb_reg_reg[19]_i_1_n_7 ;
  wire \Cb_reg_reg[21]_i_1_n_3 ;
  wire \Cb_reg_reg[21]_i_1_n_6 ;
  wire \Cb_reg_reg[21]_i_1_n_7 ;
  wire \Cb_reg_reg[21]_i_5 ;
  wire \Cb_reg_reg[21]_i_6 ;
  wire \Cb_reg_reg_n_0_[14] ;
  wire \Cb_reg_reg_n_0_[15] ;
  wire \Cb_reg_reg_n_0_[16] ;
  wire \Cb_reg_reg_n_0_[17] ;
  wire \Cb_reg_reg_n_0_[18] ;
  wire \Cb_reg_reg_n_0_[19] ;
  wire \Cb_reg_reg_n_0_[20] ;
  wire \Cb_reg_reg_n_0_[21] ;
  wire \Cr_reg[15]_i_10_n_0 ;
  wire \Cr_reg[15]_i_12_n_0 ;
  wire \Cr_reg[15]_i_13_n_0 ;
  wire \Cr_reg[15]_i_14_n_0 ;
  wire \Cr_reg[15]_i_15_n_0 ;
  wire \Cr_reg[15]_i_16_n_0 ;
  wire \Cr_reg[15]_i_17_n_0 ;
  wire \Cr_reg[15]_i_18_n_0 ;
  wire \Cr_reg[15]_i_19_n_0 ;
  wire \Cr_reg[15]_i_21_n_0 ;
  wire \Cr_reg[15]_i_22_n_0 ;
  wire \Cr_reg[15]_i_23_n_0 ;
  wire \Cr_reg[15]_i_24_n_0 ;
  wire \Cr_reg[15]_i_25_n_0 ;
  wire \Cr_reg[15]_i_26_n_0 ;
  wire \Cr_reg[15]_i_27_n_0 ;
  wire \Cr_reg[15]_i_28_n_0 ;
  wire \Cr_reg[15]_i_29_n_0 ;
  wire \Cr_reg[15]_i_30_n_0 ;
  wire \Cr_reg[15]_i_31_n_0 ;
  wire \Cr_reg[15]_i_32_n_0 ;
  wire \Cr_reg[15]_i_33_n_0 ;
  wire \Cr_reg[15]_i_34_n_0 ;
  wire \Cr_reg[15]_i_35_n_0 ;
  wire \Cr_reg[15]_i_3_n_0 ;
  wire \Cr_reg[15]_i_4_n_0 ;
  wire \Cr_reg[15]_i_5_n_0 ;
  wire \Cr_reg[15]_i_6_n_0 ;
  wire \Cr_reg[15]_i_7_n_0 ;
  wire \Cr_reg[15]_i_8_n_0 ;
  wire \Cr_reg[15]_i_9_n_0 ;
  wire \Cr_reg[19]_i_2_n_0 ;
  wire \Cr_reg[19]_i_3_n_0 ;
  wire \Cr_reg[19]_i_4_n_0 ;
  wire \Cr_reg[19]_i_5_n_0 ;
  wire \Cr_reg[19]_i_6_n_0 ;
  wire \Cr_reg[19]_i_7_n_0 ;
  wire \Cr_reg[19]_i_8_n_0 ;
  wire \Cr_reg[19]_i_9_n_0 ;
  wire \Cr_reg[21]_i_2_n_0 ;
  wire \Cr_reg[21]_i_3_n_0 ;
  wire \Cr_reg[21]_i_4_n_0 ;
  wire [20:13]Cr_reg_1;
  wire Cr_reg_20_n_100;
  wire Cr_reg_20_n_101;
  wire Cr_reg_20_n_102;
  wire Cr_reg_20_n_103;
  wire Cr_reg_20_n_104;
  wire Cr_reg_20_n_105;
  wire Cr_reg_20_n_83;
  wire Cr_reg_20_n_84;
  wire Cr_reg_20_n_85;
  wire Cr_reg_20_n_86;
  wire Cr_reg_20_n_87;
  wire Cr_reg_20_n_88;
  wire Cr_reg_20_n_89;
  wire Cr_reg_20_n_90;
  wire Cr_reg_20_n_91;
  wire Cr_reg_20_n_92;
  wire Cr_reg_20_n_93;
  wire Cr_reg_20_n_94;
  wire Cr_reg_20_n_95;
  wire Cr_reg_20_n_96;
  wire Cr_reg_20_n_97;
  wire Cr_reg_20_n_98;
  wire Cr_reg_20_n_99;
  wire Cr_reg_30_n_100;
  wire Cr_reg_30_n_101;
  wire Cr_reg_30_n_102;
  wire Cr_reg_30_n_103;
  wire Cr_reg_30_n_104;
  wire Cr_reg_30_n_105;
  wire Cr_reg_30_n_85;
  wire Cr_reg_30_n_86;
  wire Cr_reg_30_n_87;
  wire Cr_reg_30_n_88;
  wire Cr_reg_30_n_89;
  wire Cr_reg_30_n_90;
  wire Cr_reg_30_n_91;
  wire Cr_reg_30_n_92;
  wire Cr_reg_30_n_93;
  wire Cr_reg_30_n_94;
  wire Cr_reg_30_n_95;
  wire Cr_reg_30_n_96;
  wire Cr_reg_30_n_97;
  wire Cr_reg_30_n_98;
  wire Cr_reg_30_n_99;
  wire \Cr_reg_reg[15]_i_11_n_0 ;
  wire \Cr_reg_reg[15]_i_11_n_1 ;
  wire \Cr_reg_reg[15]_i_11_n_2 ;
  wire \Cr_reg_reg[15]_i_11_n_3 ;
  wire \Cr_reg_reg[15]_i_1_n_0 ;
  wire \Cr_reg_reg[15]_i_1_n_1 ;
  wire \Cr_reg_reg[15]_i_1_n_2 ;
  wire \Cr_reg_reg[15]_i_1_n_3 ;
  wire \Cr_reg_reg[15]_i_1_n_4 ;
  wire \Cr_reg_reg[15]_i_1_n_5 ;
  wire \Cr_reg_reg[15]_i_20_n_0 ;
  wire \Cr_reg_reg[15]_i_20_n_1 ;
  wire \Cr_reg_reg[15]_i_20_n_2 ;
  wire \Cr_reg_reg[15]_i_20_n_3 ;
  wire \Cr_reg_reg[15]_i_2_n_0 ;
  wire \Cr_reg_reg[15]_i_2_n_1 ;
  wire \Cr_reg_reg[15]_i_2_n_2 ;
  wire \Cr_reg_reg[15]_i_2_n_3 ;
  wire \Cr_reg_reg[19]_i_1_n_0 ;
  wire \Cr_reg_reg[19]_i_1_n_1 ;
  wire \Cr_reg_reg[19]_i_1_n_2 ;
  wire \Cr_reg_reg[19]_i_1_n_3 ;
  wire \Cr_reg_reg[19]_i_1_n_4 ;
  wire \Cr_reg_reg[19]_i_1_n_5 ;
  wire \Cr_reg_reg[19]_i_1_n_6 ;
  wire \Cr_reg_reg[19]_i_1_n_7 ;
  wire \Cr_reg_reg[21]_i_1_n_3 ;
  wire \Cr_reg_reg[21]_i_1_n_6 ;
  wire \Cr_reg_reg[21]_i_1_n_7 ;
  wire \Cr_reg_reg[21]_i_5 ;
  wire \Cr_reg_reg[21]_i_6 ;
  wire \Cr_reg_reg_n_0_[14] ;
  wire \Cr_reg_reg_n_0_[15] ;
  wire \Cr_reg_reg_n_0_[16] ;
  wire \Cr_reg_reg_n_0_[17] ;
  wire \Cr_reg_reg_n_0_[18] ;
  wire \Cr_reg_reg_n_0_[19] ;
  wire \Cr_reg_reg_n_0_[20] ;
  wire \Cr_reg_reg_n_0_[21] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire RST;
  wire [0:0]S;
  wire U_FIFO1_n_12;
  wire U_FIFO1_n_13;
  wire U_FIFO1_n_15;
  wire U_FIFO1_n_16;
  wire U_FIFO1_n_17;
  wire U_FIFO1_n_18;
  wire U_FIFO1_n_19;
  wire U_FIFO1_n_20;
  wire U_FIFO1_n_21;
  wire U_FIFO1_n_23;
  wire U_FIFO1_n_24;
  wire U_FIFO1_n_26;
  wire U_FIFO1_n_27;
  wire U_FIFO1_n_28;
  wire U_FIFO1_n_29;
  wire U_FIFO1_n_30;
  wire U_FIFO1_n_31;
  wire U_MDCT_n_0;
  wire U_MDCT_n_1;
  wire U_MDCT_n_2;
  wire \Y_reg[15]_i_10_n_0 ;
  wire \Y_reg[15]_i_12_n_0 ;
  wire \Y_reg[15]_i_13_n_0 ;
  wire \Y_reg[15]_i_14_n_0 ;
  wire \Y_reg[15]_i_15_n_0 ;
  wire \Y_reg[15]_i_16_n_0 ;
  wire \Y_reg[15]_i_17_n_0 ;
  wire \Y_reg[15]_i_18_n_0 ;
  wire \Y_reg[15]_i_19_n_0 ;
  wire \Y_reg[15]_i_25_n_0 ;
  wire \Y_reg[15]_i_26_n_0 ;
  wire \Y_reg[15]_i_27_n_0 ;
  wire \Y_reg[15]_i_28_n_0 ;
  wire \Y_reg[15]_i_29_n_0 ;
  wire \Y_reg[15]_i_30_n_0 ;
  wire \Y_reg[15]_i_31_n_0 ;
  wire \Y_reg[15]_i_32_n_0 ;
  wire \Y_reg[15]_i_37_n_0 ;
  wire \Y_reg[15]_i_38_n_0 ;
  wire \Y_reg[15]_i_39_n_0 ;
  wire \Y_reg[15]_i_3_n_0 ;
  wire \Y_reg[15]_i_40_n_0 ;
  wire \Y_reg[15]_i_41_n_0 ;
  wire \Y_reg[15]_i_42_n_0 ;
  wire \Y_reg[15]_i_43_n_0 ;
  wire \Y_reg[15]_i_4_n_0 ;
  wire \Y_reg[15]_i_5_n_0 ;
  wire \Y_reg[15]_i_6_n_0 ;
  wire \Y_reg[15]_i_7_n_0 ;
  wire \Y_reg[15]_i_8_n_0 ;
  wire \Y_reg[15]_i_9_n_0 ;
  wire \Y_reg[19]_i_2_n_0 ;
  wire \Y_reg[19]_i_3_n_0 ;
  wire \Y_reg[19]_i_4_n_0 ;
  wire \Y_reg[19]_i_5_n_0 ;
  wire \Y_reg[19]_i_6_n_0 ;
  wire \Y_reg[19]_i_7_n_0 ;
  wire \Y_reg[19]_i_8_n_0 ;
  wire \Y_reg[19]_i_9_n_0 ;
  wire \Y_reg[21]_i_2_n_0 ;
  wire \Y_reg[21]_i_3_n_0 ;
  wire \Y_reg[21]_i_4_n_0 ;
  wire \Y_reg[21]_i_9_n_0 ;
  wire Y_reg_10_n_100;
  wire Y_reg_10_n_101;
  wire Y_reg_10_n_102;
  wire Y_reg_10_n_103;
  wire Y_reg_10_n_104;
  wire Y_reg_10_n_105;
  wire Y_reg_10_n_83;
  wire Y_reg_10_n_84;
  wire Y_reg_10_n_85;
  wire Y_reg_10_n_86;
  wire Y_reg_10_n_87;
  wire Y_reg_10_n_88;
  wire Y_reg_10_n_89;
  wire Y_reg_10_n_90;
  wire Y_reg_10_n_91;
  wire Y_reg_10_n_92;
  wire Y_reg_10_n_93;
  wire Y_reg_10_n_94;
  wire Y_reg_10_n_95;
  wire Y_reg_10_n_96;
  wire Y_reg_10_n_97;
  wire Y_reg_10_n_98;
  wire Y_reg_10_n_99;
  wire [19:1]Y_reg_2;
  wire Y_reg_20_n_100;
  wire Y_reg_20_n_101;
  wire Y_reg_20_n_102;
  wire Y_reg_20_n_103;
  wire Y_reg_20_n_104;
  wire Y_reg_20_n_105;
  wire Y_reg_20_n_82;
  wire Y_reg_20_n_83;
  wire Y_reg_20_n_84;
  wire Y_reg_20_n_85;
  wire Y_reg_20_n_86;
  wire Y_reg_20_n_87;
  wire Y_reg_20_n_88;
  wire Y_reg_20_n_89;
  wire Y_reg_20_n_90;
  wire Y_reg_20_n_91;
  wire Y_reg_20_n_92;
  wire Y_reg_20_n_93;
  wire Y_reg_20_n_94;
  wire Y_reg_20_n_95;
  wire Y_reg_20_n_96;
  wire Y_reg_20_n_97;
  wire Y_reg_20_n_98;
  wire Y_reg_20_n_99;
  wire [21:21]Y_reg_3;
  wire Y_reg_30_n_100;
  wire Y_reg_30_n_101;
  wire Y_reg_30_n_102;
  wire Y_reg_30_n_103;
  wire Y_reg_30_n_104;
  wire Y_reg_30_n_105;
  wire Y_reg_30_n_85;
  wire Y_reg_30_n_86;
  wire Y_reg_30_n_87;
  wire Y_reg_30_n_88;
  wire Y_reg_30_n_89;
  wire Y_reg_30_n_90;
  wire Y_reg_30_n_91;
  wire Y_reg_30_n_92;
  wire Y_reg_30_n_93;
  wire Y_reg_30_n_94;
  wire Y_reg_30_n_95;
  wire Y_reg_30_n_96;
  wire Y_reg_30_n_97;
  wire Y_reg_30_n_98;
  wire Y_reg_30_n_99;
  wire \Y_reg_reg[15]_i_11_n_0 ;
  wire \Y_reg_reg[15]_i_11_n_1 ;
  wire \Y_reg_reg[15]_i_11_n_2 ;
  wire \Y_reg_reg[15]_i_11_n_3 ;
  wire \Y_reg_reg[15]_i_1_n_0 ;
  wire \Y_reg_reg[15]_i_1_n_1 ;
  wire \Y_reg_reg[15]_i_1_n_2 ;
  wire \Y_reg_reg[15]_i_1_n_3 ;
  wire \Y_reg_reg[15]_i_1_n_4 ;
  wire \Y_reg_reg[15]_i_1_n_5 ;
  wire \Y_reg_reg[15]_i_24_n_0 ;
  wire \Y_reg_reg[15]_i_24_n_1 ;
  wire \Y_reg_reg[15]_i_24_n_2 ;
  wire \Y_reg_reg[15]_i_24_n_3 ;
  wire \Y_reg_reg[15]_i_2_n_0 ;
  wire \Y_reg_reg[15]_i_2_n_1 ;
  wire \Y_reg_reg[15]_i_2_n_2 ;
  wire \Y_reg_reg[15]_i_2_n_3 ;
  wire \Y_reg_reg[19]_i_1_n_0 ;
  wire \Y_reg_reg[19]_i_1_n_1 ;
  wire \Y_reg_reg[19]_i_1_n_2 ;
  wire \Y_reg_reg[19]_i_1_n_3 ;
  wire \Y_reg_reg[19]_i_1_n_4 ;
  wire \Y_reg_reg[19]_i_1_n_5 ;
  wire \Y_reg_reg[19]_i_1_n_6 ;
  wire \Y_reg_reg[19]_i_1_n_7 ;
  wire \Y_reg_reg[21]_i_1_n_3 ;
  wire \Y_reg_reg[21]_i_1_n_6 ;
  wire \Y_reg_reg[21]_i_1_n_7 ;
  wire \Y_reg_reg[21]_i_5 ;
  wire \Y_reg_reg[21]_i_6 ;
  wire \Y_reg_reg[21]_i_7 ;
  wire \Y_reg_reg_n_0_[14] ;
  wire \Y_reg_reg_n_0_[15] ;
  wire \Y_reg_reg_n_0_[16] ;
  wire \Y_reg_reg_n_0_[17] ;
  wire \Y_reg_reg_n_0_[18] ;
  wire \Y_reg_reg_n_0_[19] ;
  wire \Y_reg_reg_n_0_[20] ;
  wire \Y_reg_reg_n_0_[21] ;
  wire bf_dval;
  wire bf_dval_m1;
  wire bf_dval_m2;
  wire bf_dval_m3;
  wire bf_dval_m3_i_1_n_0;
  wire bf_fifo_rd_s;
  wire [1:0]cmp_idx;
  wire \cmp_idx[0]_i_1_n_0 ;
  wire \cmp_idx[1]_i_2_n_0 ;
  wire \cur_cmp_idx_d2_reg[0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \cur_cmp_idx_d2_reg[1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \cur_cmp_idx_d3_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \cur_cmp_idx_d3_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire cur_cmp_idx_d3_reg_gate__0_n_0;
  wire cur_cmp_idx_d3_reg_gate_n_0;
  wire [1:0]cur_cmp_idx_d4;
  wire [1:1]cur_cmp_idx_d5;
  wire [1:1]cur_cmp_idx_d6;
  wire [1:1]cur_cmp_idx_d7;
  wire \cur_cmp_idx_d7_reg[0]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire [1:1]cur_cmp_idx_d8;
  wire \cur_cmp_idx_d8_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire cur_cmp_idx_d8_reg_gate_n_0;
  wire [1:0]cur_cmp_idx_d9;
  wire \cur_cmp_idx_reg_n_0_[0] ;
  wire [11:0]d;
  wire [11:0]dbuf_data;
  wire eoi_fdct_i_4_n_0;
  wire eoi_fdct_i_5_n_0;
  wire eoi_fdct_i_6_n_0;
  wire eoi_fdct_i_7_n_0;
  wire eoi_fdct_i_8_n_0;
  wire eoi_fdct_reg_i_2_n_3;
  wire eoi_fdct_reg_i_3_n_0;
  wire eoi_fdct_reg_i_3_n_1;
  wire eoi_fdct_reg_i_3_n_2;
  wire eoi_fdct_reg_i_3_n_3;
  wire eoi_fdct_reg_n_0;
  wire fdct_fifo_hf_full;
  wire fdct_fifo_hf_full_reg;
  wire [23:0]\fdct_fifo_q_reg[23] ;
  wire fdct_fifo_rd;
  wire fdct_ready;
  wire fdct_start;
  wire fifo1_q_dval;
  wire fifo1_rd1_out;
  wire \fifo1_rd_cnt[4]_i_2_n_0 ;
  wire \fifo1_rd_cnt[5]_i_3_n_0 ;
  wire \fifo1_rd_cnt[5]_i_4_n_0 ;
  wire \fifo1_rd_cnt_reg_n_0_[0] ;
  wire \fifo1_rd_cnt_reg_n_0_[1] ;
  wire \fifo1_rd_cnt_reg_n_0_[2] ;
  wire \fifo1_rd_cnt_reg_n_0_[3] ;
  wire \fifo1_rd_cnt_reg_n_0_[4] ;
  wire \fifo1_rd_cnt_reg_n_0_[5] ;
  wire fifo1_rd_reg_n_0;
  wire fifo_rd_arm_i_1_n_0;
  wire fifo_rd_arm_reg_n_0;
  wire \fram1_line_cnt[0]_i_1_n_0 ;
  wire \fram1_line_cnt[1]_i_1_n_0 ;
  wire \fram1_line_cnt[1]_i_2_n_0 ;
  wire \fram1_line_cnt[2]_i_1_n_0 ;
  wire \fram1_line_cnt[2]_i_2_n_0 ;
  wire \fram1_line_cnt_reg_n_0_[0] ;
  wire \fram1_line_cnt_reg_n_0_[1] ;
  wire \fram1_line_cnt_reg_n_0_[2] ;
  wire [2:0]fram1_pix_cnt;
  wire \fram1_pix_cnt[0]_i_1_n_0 ;
  wire \fram1_pix_cnt[1]_i_1_n_0 ;
  wire \fram1_pix_cnt[2]_i_1_n_0 ;
  wire \fram1_pix_cnt[2]_i_2_n_0 ;
  wire [23:0]fram1_q;
  wire \fram1_raddr[0]_i_1_n_0 ;
  wire \fram1_raddr[1]_i_1_n_0 ;
  wire \fram1_raddr[2]_i_1_n_0 ;
  wire \fram1_raddr[3]_i_1_n_0 ;
  wire \fram1_raddr[3]_i_2_n_0 ;
  wire \fram1_raddr[3]_i_3_n_0 ;
  wire \fram1_raddr[3]_i_4_n_0 ;
  wire \fram1_raddr[4]_i_1_n_0 ;
  wire \fram1_raddr[4]_i_2_n_0 ;
  wire \fram1_raddr[4]_i_3_n_0 ;
  wire \fram1_raddr[4]_i_4_n_0 ;
  wire \fram1_raddr[5]_i_1_n_0 ;
  wire \fram1_raddr[5]_i_2_n_0 ;
  wire \fram1_raddr[5]_i_3_n_0 ;
  wire \fram1_raddr[5]_i_4_n_0 ;
  wire \fram1_raddr[6]_i_1_n_0 ;
  wire \fram1_raddr[6]_i_2_n_0 ;
  wire \fram1_raddr[6]_i_3_n_0 ;
  wire \fram1_raddr_reg_n_0_[0] ;
  wire \fram1_raddr_reg_n_0_[1] ;
  wire \fram1_raddr_reg_n_0_[2] ;
  wire \fram1_raddr_reg_n_0_[3] ;
  wire \fram1_raddr_reg_n_0_[4] ;
  wire \fram1_raddr_reg_n_0_[5] ;
  wire \fram1_raddr_reg_n_0_[6] ;
  wire \fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire \fram1_rd_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ;
  wire \fram1_rd_d_reg[6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ;
  wire \fram1_rd_d_reg[7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire fram1_rd_d_reg_gate__0_n_0;
  wire fram1_rd_d_reg_gate_n_0;
  wire \fram1_waddr[6]_i_2_n_0 ;
  wire [6:0]fram1_waddr_reg__0;
  wire init_table_rd_reg;
  wire init_table_rd_reg_0;
  wire [5:0]input_rd_cnt;
  wire \input_rd_cnt[5]_i_3_n_0 ;
  wire \input_rd_cnt[5]_i_4_n_0 ;
  wire \input_rd_cnt_reg[5]_0 ;
  wire [7:0]mdct_data_in;
  wire [11:0]mdct_data_out;
  wire mdct_idval;
  wire mdct_odval;
  wire [12:0]minusOp;
  wire [12:0]minusOp0_in;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]p_1_in__0;
  wire [6:0]plusOp__1;
  wire [0:0]\rd_counter_total_reg[30] ;
  wire rd_en_reg_n_0;
  wire rd_started;
  wire rd_started_i_1_n_0;
  wire ready_pb_i_1__4_n_0;
  wire sof;
  wire sof_reg;
  wire sof_reg_rep;
  wire start_int1;
  wire start_int7_out;
  wire \start_int_d_reg[2]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ;
  wire \start_int_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ;
  wire start_int_d_reg_gate_n_0;
  wire we;
  wire \wr_cnt[0]_i_1__3_n_0 ;
  wire \wr_cnt[1]_i_1__3_n_0 ;
  wire \wr_cnt[2]_i_1__3_n_0 ;
  wire \wr_cnt[2]_i_2_n_0 ;
  wire \wr_cnt[3]_i_1_n_0 ;
  wire \wr_cnt[4]_i_1_n_0 ;
  wire \wr_cnt[4]_i_2_n_0 ;
  wire \wr_cnt[5]_i_2_n_0 ;
  wire \wr_cnt[5]_i_3__3_n_0 ;
  wire \wr_cnt_reg_n_0_[0] ;
  wire \wr_cnt_reg_n_0_[1] ;
  wire \wr_cnt_reg_n_0_[2] ;
  wire \wr_cnt_reg_n_0_[3] ;
  wire \wr_cnt_reg_n_0_[4] ;
  wire \wr_cnt_reg_n_0_[5] ;
  wire writing_en_i_1_n_0;
  wire writing_en_reg_n_0;
  wire x_pixel_cnt;
  wire x_pixel_cnt1;
  wire \x_pixel_cnt[11]_i_2_n_0 ;
  wire \x_pixel_cnt[11]_i_3_n_0 ;
  wire \x_pixel_cnt[11]_i_4_n_0 ;
  wire \x_pixel_cnt[11]_i_5_n_0 ;
  wire \x_pixel_cnt[15]_i_2_n_0 ;
  wire \x_pixel_cnt[3]_i_3_n_0 ;
  wire \x_pixel_cnt[3]_i_4_n_0 ;
  wire \x_pixel_cnt[3]_i_5_n_0 ;
  wire \x_pixel_cnt[3]_i_6_n_0 ;
  wire \x_pixel_cnt[3]_i_7_n_0 ;
  wire \x_pixel_cnt[7]_i_2_n_0 ;
  wire \x_pixel_cnt[7]_i_3_n_0 ;
  wire \x_pixel_cnt[7]_i_4_n_0 ;
  wire \x_pixel_cnt[7]_i_5_n_0 ;
  wire [15:3]x_pixel_cnt_reg;
  wire \x_pixel_cnt_reg[11]_i_1_n_0 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_1 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_2 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_3 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_4 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_5 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_6 ;
  wire \x_pixel_cnt_reg[11]_i_1_n_7 ;
  wire \x_pixel_cnt_reg[15]_i_1_n_7 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_0 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_1 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_2 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_3 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_4 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_5 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_6 ;
  wire \x_pixel_cnt_reg[3]_i_2_n_7 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_0 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_1 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_2 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_3 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_4 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_5 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_6 ;
  wire \x_pixel_cnt_reg[7]_i_1_n_7 ;
  wire [2:0]xw_cnt;
  wire \xw_cnt[0]_i_1_n_0 ;
  wire \xw_cnt[1]_i_1_n_0 ;
  wire \xw_cnt[1]_i_2_n_0 ;
  wire \xw_cnt[2]_i_1_n_0 ;
  wire \xw_cnt[2]_i_2_n_0 ;
  wire \xw_cnt[2]_i_3_n_0 ;
  wire y_line_cnt1;
  wire \y_line_cnt[10]_i_2_n_0 ;
  wire \y_line_cnt[10]_i_3_n_0 ;
  wire \y_line_cnt[10]_i_4_n_0 ;
  wire \y_line_cnt[10]_i_5_n_0 ;
  wire \y_line_cnt[14]_i_2_n_0 ;
  wire \y_line_cnt[14]_i_3_n_0 ;
  wire \y_line_cnt[2]_i_10_n_0 ;
  wire \y_line_cnt[2]_i_11_n_0 ;
  wire \y_line_cnt[2]_i_12_n_0 ;
  wire \y_line_cnt[2]_i_13_n_0 ;
  wire \y_line_cnt[2]_i_14_n_0 ;
  wire \y_line_cnt[2]_i_1_n_0 ;
  wire \y_line_cnt[2]_i_4_n_0 ;
  wire \y_line_cnt[2]_i_5_n_0 ;
  wire \y_line_cnt[2]_i_6_n_0 ;
  wire \y_line_cnt[2]_i_7_n_0 ;
  wire \y_line_cnt[2]_i_8_n_0 ;
  wire \y_line_cnt[6]_i_2_n_0 ;
  wire \y_line_cnt[6]_i_3_n_0 ;
  wire \y_line_cnt[6]_i_4_n_0 ;
  wire \y_line_cnt[6]_i_5_n_0 ;
  wire [15:3]y_line_cnt_reg;
  wire \y_line_cnt_reg[10]_i_1_n_0 ;
  wire \y_line_cnt_reg[10]_i_1_n_1 ;
  wire \y_line_cnt_reg[10]_i_1_n_2 ;
  wire \y_line_cnt_reg[10]_i_1_n_3 ;
  wire \y_line_cnt_reg[10]_i_1_n_4 ;
  wire \y_line_cnt_reg[10]_i_1_n_5 ;
  wire \y_line_cnt_reg[10]_i_1_n_6 ;
  wire \y_line_cnt_reg[10]_i_1_n_7 ;
  wire \y_line_cnt_reg[14]_i_1_n_3 ;
  wire \y_line_cnt_reg[14]_i_1_n_6 ;
  wire \y_line_cnt_reg[14]_i_1_n_7 ;
  wire [0:0]\y_line_cnt_reg[2]_0 ;
  wire \y_line_cnt_reg[2]_i_2_n_0 ;
  wire \y_line_cnt_reg[2]_i_2_n_1 ;
  wire \y_line_cnt_reg[2]_i_2_n_2 ;
  wire \y_line_cnt_reg[2]_i_2_n_3 ;
  wire \y_line_cnt_reg[2]_i_2_n_4 ;
  wire \y_line_cnt_reg[2]_i_2_n_5 ;
  wire \y_line_cnt_reg[2]_i_2_n_6 ;
  wire \y_line_cnt_reg[2]_i_2_n_7 ;
  wire \y_line_cnt_reg[2]_i_3_n_3 ;
  wire \y_line_cnt_reg[2]_i_9_n_0 ;
  wire \y_line_cnt_reg[2]_i_9_n_1 ;
  wire \y_line_cnt_reg[2]_i_9_n_2 ;
  wire \y_line_cnt_reg[2]_i_9_n_3 ;
  wire [0:0]\y_line_cnt_reg[5]_0 ;
  wire \y_line_cnt_reg[6]_i_1_n_0 ;
  wire \y_line_cnt_reg[6]_i_1_n_1 ;
  wire \y_line_cnt_reg[6]_i_1_n_2 ;
  wire \y_line_cnt_reg[6]_i_1_n_3 ;
  wire \y_line_cnt_reg[6]_i_1_n_4 ;
  wire \y_line_cnt_reg[6]_i_1_n_5 ;
  wire \y_line_cnt_reg[6]_i_1_n_6 ;
  wire \y_line_cnt_reg[6]_i_1_n_7 ;
  wire yw_cnt;
  wire \yw_cnt[0]_i_1_n_0 ;
  wire \yw_cnt[1]_i_1_n_0 ;
  wire \yw_cnt[2]_i_1_n_0 ;
  wire \yw_cnt_reg_n_0_[0] ;
  wire \yw_cnt_reg_n_0_[1] ;
  wire \yw_cnt_reg_n_0_[2] ;
  wire NLW_Cb_reg_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Cb_reg_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Cb_reg_10_OVERFLOW_UNCONNECTED;
  wire NLW_Cb_reg_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Cb_reg_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_Cb_reg_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Cb_reg_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Cb_reg_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Cb_reg_10_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_Cb_reg_10_P_UNCONNECTED;
  wire [47:0]NLW_Cb_reg_10_PCOUT_UNCONNECTED;
  wire NLW_Cb_reg_20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Cb_reg_20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Cb_reg_20_OVERFLOW_UNCONNECTED;
  wire NLW_Cb_reg_20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Cb_reg_20_PATTERNDETECT_UNCONNECTED;
  wire NLW_Cb_reg_20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Cb_reg_20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Cb_reg_20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Cb_reg_20_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_Cb_reg_20_P_UNCONNECTED;
  wire [47:0]NLW_Cb_reg_20_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_Cb_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Cb_reg_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_Cb_reg_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Cb_reg_reg[15]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_Cb_reg_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Cb_reg_reg[21]_i_1_O_UNCONNECTED ;
  wire NLW_Cr_reg_20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Cr_reg_20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Cr_reg_20_OVERFLOW_UNCONNECTED;
  wire NLW_Cr_reg_20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Cr_reg_20_PATTERNDETECT_UNCONNECTED;
  wire NLW_Cr_reg_20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Cr_reg_20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Cr_reg_20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Cr_reg_20_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_Cr_reg_20_P_UNCONNECTED;
  wire [47:0]NLW_Cr_reg_20_PCOUT_UNCONNECTED;
  wire NLW_Cr_reg_30_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Cr_reg_30_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Cr_reg_30_OVERFLOW_UNCONNECTED;
  wire NLW_Cr_reg_30_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Cr_reg_30_PATTERNDETECT_UNCONNECTED;
  wire NLW_Cr_reg_30_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Cr_reg_30_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Cr_reg_30_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Cr_reg_30_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_Cr_reg_30_P_UNCONNECTED;
  wire [47:0]NLW_Cr_reg_30_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_Cr_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Cr_reg_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_Cr_reg_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Cr_reg_reg[15]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_Cr_reg_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Cr_reg_reg[21]_i_1_O_UNCONNECTED ;
  wire NLW_Y_reg_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Y_reg_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Y_reg_10_OVERFLOW_UNCONNECTED;
  wire NLW_Y_reg_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Y_reg_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_Y_reg_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Y_reg_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Y_reg_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Y_reg_10_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_Y_reg_10_P_UNCONNECTED;
  wire [47:0]NLW_Y_reg_10_PCOUT_UNCONNECTED;
  wire NLW_Y_reg_20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Y_reg_20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Y_reg_20_OVERFLOW_UNCONNECTED;
  wire NLW_Y_reg_20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Y_reg_20_PATTERNDETECT_UNCONNECTED;
  wire NLW_Y_reg_20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Y_reg_20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Y_reg_20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Y_reg_20_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_Y_reg_20_P_UNCONNECTED;
  wire [47:0]NLW_Y_reg_20_PCOUT_UNCONNECTED;
  wire NLW_Y_reg_30_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Y_reg_30_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Y_reg_30_OVERFLOW_UNCONNECTED;
  wire NLW_Y_reg_30_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Y_reg_30_PATTERNDETECT_UNCONNECTED;
  wire NLW_Y_reg_30_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Y_reg_30_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Y_reg_30_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Y_reg_30_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_Y_reg_30_P_UNCONNECTED;
  wire [47:0]NLW_Y_reg_30_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_Y_reg_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Y_reg_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_Y_reg_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Y_reg_reg[15]_i_24_O_UNCONNECTED ;
  wire [3:1]\NLW_Y_reg_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_Y_reg_reg[21]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_eoi_fdct_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_eoi_fdct_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_eoi_fdct_reg_i_3_O_UNCONNECTED;
  wire [3:0]\NLW_x_pixel_cnt_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_pixel_cnt_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_y_line_cnt_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_line_cnt_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_y_line_cnt_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_line_cnt_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_line_cnt_reg[2]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_10 
       (.I0(Cb_reg_10_n_94),
        .I1(Cb_reg_20_n_94),
        .I2(Cb_reg_20_n_93),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_93),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_12 
       (.I0(Cb_reg_10_n_95),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_95),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_13 
       (.I0(Cb_reg_10_n_96),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_96),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_14 
       (.I0(Cb_reg_10_n_97),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_97),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_15 
       (.I0(Cb_reg_10_n_98),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_98),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_16 
       (.I0(Cb_reg_10_n_95),
        .I1(Cb_reg_20_n_95),
        .I2(Cb_reg_20_n_94),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_94),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_17 
       (.I0(Cb_reg_10_n_96),
        .I1(Cb_reg_20_n_96),
        .I2(Cb_reg_20_n_95),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_95),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_18 
       (.I0(Cb_reg_10_n_97),
        .I1(Cb_reg_20_n_97),
        .I2(Cb_reg_20_n_96),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_96),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_19 
       (.I0(Cb_reg_10_n_98),
        .I1(Cb_reg_20_n_98),
        .I2(Cb_reg_20_n_97),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_97),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_21 
       (.I0(Cb_reg_10_n_99),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_99),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_22 
       (.I0(Cb_reg_10_n_100),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_100),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_23 
       (.I0(Cb_reg_10_n_101),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_101),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_24 
       (.I0(Cb_reg_10_n_102),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_102),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_25 
       (.I0(Cb_reg_10_n_99),
        .I1(Cb_reg_20_n_99),
        .I2(Cb_reg_20_n_98),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_98),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_26 
       (.I0(Cb_reg_10_n_100),
        .I1(Cb_reg_20_n_100),
        .I2(Cb_reg_20_n_99),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_99),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_27 
       (.I0(Cb_reg_10_n_101),
        .I1(Cb_reg_20_n_101),
        .I2(Cb_reg_20_n_100),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_100),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_28 
       (.I0(Cb_reg_10_n_102),
        .I1(Cb_reg_20_n_102),
        .I2(Cb_reg_20_n_101),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_101),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_29 
       (.I0(Cb_reg_10_n_103),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_103),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[15]_i_3 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_91),
        .I2(Cb_reg_3[14]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_91),
        .O(\Cb_reg[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_30 
       (.I0(Cb_reg_10_n_104),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_104),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_31 
       (.I0(Cb_reg_10_n_105),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_105),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_32 
       (.I0(Cb_reg_10_n_103),
        .I1(Cb_reg_20_n_103),
        .I2(Cb_reg_20_n_102),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_102),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_33 
       (.I0(Cb_reg_10_n_104),
        .I1(Cb_reg_20_n_104),
        .I2(Cb_reg_20_n_103),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_103),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cb_reg[15]_i_34 
       (.I0(Cb_reg_10_n_105),
        .I1(Cb_reg_20_n_105),
        .I2(Cb_reg_20_n_104),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(Cb_reg_10_n_104),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Cb_reg[15]_i_35 
       (.I0(\Cb_reg_reg[21]_i_6 ),
        .I1(Cb_reg_10_n_105),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_105),
        .O(\Cb_reg[15]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[15]_i_4 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_92),
        .I2(Cb_reg_3[13]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_92),
        .O(\Cb_reg[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_5 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_93),
        .I2(\Cb_reg_reg[21]_i_6 ),
        .I3(Cb_reg_10_n_93),
        .O(\Cb_reg[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cb_reg[15]_i_6 
       (.I0(Cb_reg_10_n_94),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_94),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .O(\Cb_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[15]_i_7 
       (.I0(\Cb_reg[15]_i_3_n_0 ),
        .I1(Cb_reg_3[15]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_90),
        .I4(Cb_reg_10_n_90),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[15]_i_8 
       (.I0(\Cb_reg[15]_i_4_n_0 ),
        .I1(Cb_reg_3[14]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_91),
        .I4(Cb_reg_10_n_91),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[15]_i_9 
       (.I0(\Cb_reg[15]_i_5_n_0 ),
        .I1(Cb_reg_3[13]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_92),
        .I4(Cb_reg_10_n_92),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[19]_i_2 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_87),
        .I2(Cb_reg_3[18]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_87),
        .O(\Cb_reg[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[19]_i_3 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_88),
        .I2(Cb_reg_3[17]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_88),
        .O(\Cb_reg[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[19]_i_4 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_89),
        .I2(Cb_reg_3[16]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_89),
        .O(\Cb_reg[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[19]_i_5 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_90),
        .I2(Cb_reg_3[15]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_90),
        .O(\Cb_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[19]_i_6 
       (.I0(\Cb_reg[19]_i_2_n_0 ),
        .I1(Cb_reg_3[19]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_86),
        .I4(Cb_reg_10_n_86),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[19]_i_7 
       (.I0(\Cb_reg[19]_i_3_n_0 ),
        .I1(Cb_reg_3[18]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_87),
        .I4(Cb_reg_10_n_87),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[19]_i_8 
       (.I0(\Cb_reg[19]_i_4_n_0 ),
        .I1(Cb_reg_3[17]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_88),
        .I4(Cb_reg_10_n_88),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[19]_i_9 
       (.I0(\Cb_reg[19]_i_5_n_0 ),
        .I1(Cb_reg_3[16]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_89),
        .I4(Cb_reg_10_n_89),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[21]_i_2 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_86),
        .I2(Cb_reg_3[19]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_86),
        .O(\Cb_reg[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h78888777)) 
    \Cb_reg[21]_i_3 
       (.I0(Cb_reg_10_n_84),
        .I1(\Cb_reg_reg[21]_i_6 ),
        .I2(Cb_reg_20_n_84),
        .I3(\Cb_reg_reg[21]_i_5 ),
        .I4(\Cb_reg[21]_i_7_n_0 ),
        .O(\Cb_reg[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Cb_reg[21]_i_4 
       (.I0(\Cb_reg[21]_i_2_n_0 ),
        .I1(Cb_reg_3[20]),
        .I2(\Cb_reg_reg[21]_i_5 ),
        .I3(Cb_reg_20_n_85),
        .I4(Cb_reg_10_n_85),
        .I5(\Cb_reg_reg[21]_i_6 ),
        .O(\Cb_reg[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF8808080)) 
    \Cb_reg[21]_i_7 
       (.I0(\Cb_reg_reg[21]_i_5 ),
        .I1(Cb_reg_20_n_85),
        .I2(Cb_reg_3[20]),
        .I3(\Cb_reg_reg[21]_i_6 ),
        .I4(Cb_reg_10_n_85),
        .O(\Cb_reg[21]_i_7_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Cb_reg_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[7:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Cb_reg_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Cb_reg_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Cb_reg_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Cb_reg_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Cb_reg_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Cb_reg_10_OVERFLOW_UNCONNECTED),
        .P({NLW_Cb_reg_10_P_UNCONNECTED[47:22],Cb_reg_10_n_84,Cb_reg_10_n_85,Cb_reg_10_n_86,Cb_reg_10_n_87,Cb_reg_10_n_88,Cb_reg_10_n_89,Cb_reg_10_n_90,Cb_reg_10_n_91,Cb_reg_10_n_92,Cb_reg_10_n_93,Cb_reg_10_n_94,Cb_reg_10_n_95,Cb_reg_10_n_96,Cb_reg_10_n_97,Cb_reg_10_n_98,Cb_reg_10_n_99,Cb_reg_10_n_100,Cb_reg_10_n_101,Cb_reg_10_n_102,Cb_reg_10_n_103,Cb_reg_10_n_104,Cb_reg_10_n_105}),
        .PATTERNBDETECT(NLW_Cb_reg_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Cb_reg_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Cb_reg_10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Cb_reg_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Cb_reg_20
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[15:8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Cb_reg_20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Cb_reg_20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Cb_reg_20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Cb_reg_20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Cb_reg_20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Cb_reg_20_OVERFLOW_UNCONNECTED),
        .P({NLW_Cb_reg_20_P_UNCONNECTED[47:23],Cb_reg_20_n_83,Cb_reg_20_n_84,Cb_reg_20_n_85,Cb_reg_20_n_86,Cb_reg_20_n_87,Cb_reg_20_n_88,Cb_reg_20_n_89,Cb_reg_20_n_90,Cb_reg_20_n_91,Cb_reg_20_n_92,Cb_reg_20_n_93,Cb_reg_20_n_94,Cb_reg_20_n_95,Cb_reg_20_n_96,Cb_reg_20_n_97,Cb_reg_20_n_98,Cb_reg_20_n_99,Cb_reg_20_n_100,Cb_reg_20_n_101,Cb_reg_20_n_102,Cb_reg_20_n_103,Cb_reg_20_n_104,Cb_reg_20_n_105}),
        .PATTERNBDETECT(NLW_Cb_reg_20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Cb_reg_20_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Cb_reg_20_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Cb_reg_20_UNDERFLOW_UNCONNECTED));
  FDCE \Cb_reg_3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[16]),
        .Q(Cb_reg_3[13]));
  FDCE \Cb_reg_3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[17]),
        .Q(Cb_reg_3[14]));
  FDCE \Cb_reg_3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[18]),
        .Q(Cb_reg_3[15]));
  FDCE \Cb_reg_3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[19]),
        .Q(Cb_reg_3[16]));
  FDCE \Cb_reg_3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[20]),
        .Q(Cb_reg_3[17]));
  FDCE \Cb_reg_3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[21]),
        .Q(Cb_reg_3[18]));
  FDCE \Cb_reg_3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[22]),
        .Q(Cb_reg_3[19]));
  FDCE \Cb_reg_3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[23]),
        .Q(Cb_reg_3[20]));
  FDCE \Cb_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[15]_i_1_n_5 ),
        .Q(\Cb_reg_reg_n_0_[14] ));
  FDCE \Cb_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[15]_i_1_n_4 ),
        .Q(\Cb_reg_reg_n_0_[15] ));
  CARRY4 \Cb_reg_reg[15]_i_1 
       (.CI(\Cb_reg_reg[15]_i_2_n_0 ),
        .CO({\Cb_reg_reg[15]_i_1_n_0 ,\Cb_reg_reg[15]_i_1_n_1 ,\Cb_reg_reg[15]_i_1_n_2 ,\Cb_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cb_reg[15]_i_3_n_0 ,\Cb_reg[15]_i_4_n_0 ,\Cb_reg[15]_i_5_n_0 ,\Cb_reg[15]_i_6_n_0 }),
        .O({\Cb_reg_reg[15]_i_1_n_4 ,\Cb_reg_reg[15]_i_1_n_5 ,\NLW_Cb_reg_reg[15]_i_1_O_UNCONNECTED [1:0]}),
        .S({\Cb_reg[15]_i_7_n_0 ,\Cb_reg[15]_i_8_n_0 ,\Cb_reg[15]_i_9_n_0 ,\Cb_reg[15]_i_10_n_0 }));
  CARRY4 \Cb_reg_reg[15]_i_11 
       (.CI(\Cb_reg_reg[15]_i_20_n_0 ),
        .CO({\Cb_reg_reg[15]_i_11_n_0 ,\Cb_reg_reg[15]_i_11_n_1 ,\Cb_reg_reg[15]_i_11_n_2 ,\Cb_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cb_reg[15]_i_21_n_0 ,\Cb_reg[15]_i_22_n_0 ,\Cb_reg[15]_i_23_n_0 ,\Cb_reg[15]_i_24_n_0 }),
        .O(\NLW_Cb_reg_reg[15]_i_11_O_UNCONNECTED [3:0]),
        .S({\Cb_reg[15]_i_25_n_0 ,\Cb_reg[15]_i_26_n_0 ,\Cb_reg[15]_i_27_n_0 ,\Cb_reg[15]_i_28_n_0 }));
  CARRY4 \Cb_reg_reg[15]_i_2 
       (.CI(\Cb_reg_reg[15]_i_11_n_0 ),
        .CO({\Cb_reg_reg[15]_i_2_n_0 ,\Cb_reg_reg[15]_i_2_n_1 ,\Cb_reg_reg[15]_i_2_n_2 ,\Cb_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cb_reg[15]_i_12_n_0 ,\Cb_reg[15]_i_13_n_0 ,\Cb_reg[15]_i_14_n_0 ,\Cb_reg[15]_i_15_n_0 }),
        .O(\NLW_Cb_reg_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\Cb_reg[15]_i_16_n_0 ,\Cb_reg[15]_i_17_n_0 ,\Cb_reg[15]_i_18_n_0 ,\Cb_reg[15]_i_19_n_0 }));
  CARRY4 \Cb_reg_reg[15]_i_20 
       (.CI(1'b0),
        .CO({\Cb_reg_reg[15]_i_20_n_0 ,\Cb_reg_reg[15]_i_20_n_1 ,\Cb_reg_reg[15]_i_20_n_2 ,\Cb_reg_reg[15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cb_reg[15]_i_29_n_0 ,\Cb_reg[15]_i_30_n_0 ,\Cb_reg[15]_i_31_n_0 ,1'b0}),
        .O(\NLW_Cb_reg_reg[15]_i_20_O_UNCONNECTED [3:0]),
        .S({\Cb_reg[15]_i_32_n_0 ,\Cb_reg[15]_i_33_n_0 ,\Cb_reg[15]_i_34_n_0 ,\Cb_reg[15]_i_35_n_0 }));
  FDCE \Cb_reg_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[19]_i_1_n_7 ),
        .Q(\Cb_reg_reg_n_0_[16] ));
  FDCE \Cb_reg_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[19]_i_1_n_6 ),
        .Q(\Cb_reg_reg_n_0_[17] ));
  FDCE \Cb_reg_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[19]_i_1_n_5 ),
        .Q(\Cb_reg_reg_n_0_[18] ));
  FDCE \Cb_reg_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[19]_i_1_n_4 ),
        .Q(\Cb_reg_reg_n_0_[19] ));
  CARRY4 \Cb_reg_reg[19]_i_1 
       (.CI(\Cb_reg_reg[15]_i_1_n_0 ),
        .CO({\Cb_reg_reg[19]_i_1_n_0 ,\Cb_reg_reg[19]_i_1_n_1 ,\Cb_reg_reg[19]_i_1_n_2 ,\Cb_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cb_reg[19]_i_2_n_0 ,\Cb_reg[19]_i_3_n_0 ,\Cb_reg[19]_i_4_n_0 ,\Cb_reg[19]_i_5_n_0 }),
        .O({\Cb_reg_reg[19]_i_1_n_4 ,\Cb_reg_reg[19]_i_1_n_5 ,\Cb_reg_reg[19]_i_1_n_6 ,\Cb_reg_reg[19]_i_1_n_7 }),
        .S({\Cb_reg[19]_i_6_n_0 ,\Cb_reg[19]_i_7_n_0 ,\Cb_reg[19]_i_8_n_0 ,\Cb_reg[19]_i_9_n_0 }));
  FDCE \Cb_reg_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[21]_i_1_n_7 ),
        .Q(\Cb_reg_reg_n_0_[20] ));
  FDCE \Cb_reg_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cb_reg_reg[21]_i_1_n_6 ),
        .Q(\Cb_reg_reg_n_0_[21] ));
  CARRY4 \Cb_reg_reg[21]_i_1 
       (.CI(\Cb_reg_reg[19]_i_1_n_0 ),
        .CO({\NLW_Cb_reg_reg[21]_i_1_CO_UNCONNECTED [3:1],\Cb_reg_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Cb_reg[21]_i_2_n_0 }),
        .O({\NLW_Cb_reg_reg[21]_i_1_O_UNCONNECTED [3:2],\Cb_reg_reg[21]_i_1_n_6 ,\Cb_reg_reg[21]_i_1_n_7 }),
        .S({1'b0,1'b0,\Cb_reg[21]_i_3_n_0 ,\Cb_reg[21]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_10 
       (.I0(Cr_reg_30_n_94),
        .I1(Cr_reg_20_n_94),
        .I2(Cr_reg_20_n_93),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_93),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_12 
       (.I0(Cr_reg_30_n_95),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_95),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_13 
       (.I0(Cr_reg_30_n_96),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_96),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_14 
       (.I0(Cr_reg_30_n_97),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_97),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_15 
       (.I0(Cr_reg_30_n_98),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_98),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_16 
       (.I0(Cr_reg_30_n_95),
        .I1(Cr_reg_20_n_95),
        .I2(Cr_reg_20_n_94),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_94),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_17 
       (.I0(Cr_reg_30_n_96),
        .I1(Cr_reg_20_n_96),
        .I2(Cr_reg_20_n_95),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_95),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_18 
       (.I0(Cr_reg_30_n_97),
        .I1(Cr_reg_20_n_97),
        .I2(Cr_reg_20_n_96),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_96),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_19 
       (.I0(Cr_reg_30_n_98),
        .I1(Cr_reg_20_n_98),
        .I2(Cr_reg_20_n_97),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_97),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_21 
       (.I0(Cr_reg_30_n_99),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_99),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_22 
       (.I0(Cr_reg_30_n_100),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_100),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_23 
       (.I0(Cr_reg_30_n_101),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_101),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_24 
       (.I0(Cr_reg_30_n_102),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_102),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_25 
       (.I0(Cr_reg_30_n_99),
        .I1(Cr_reg_20_n_99),
        .I2(Cr_reg_20_n_98),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_98),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_26 
       (.I0(Cr_reg_30_n_100),
        .I1(Cr_reg_20_n_100),
        .I2(Cr_reg_20_n_99),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_99),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_27 
       (.I0(Cr_reg_30_n_101),
        .I1(Cr_reg_20_n_101),
        .I2(Cr_reg_20_n_100),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_100),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_28 
       (.I0(Cr_reg_30_n_102),
        .I1(Cr_reg_20_n_102),
        .I2(Cr_reg_20_n_101),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_101),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_29 
       (.I0(Cr_reg_30_n_103),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_103),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[15]_i_3 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_91),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_91),
        .I4(Cr_reg_1[14]),
        .O(\Cr_reg[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_30 
       (.I0(Cr_reg_30_n_104),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_104),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_31 
       (.I0(Cr_reg_30_n_105),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_105),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_32 
       (.I0(Cr_reg_30_n_103),
        .I1(Cr_reg_20_n_103),
        .I2(Cr_reg_20_n_102),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_102),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_33 
       (.I0(Cr_reg_30_n_104),
        .I1(Cr_reg_20_n_104),
        .I2(Cr_reg_20_n_103),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_103),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h87FF7800F000F000)) 
    \Cr_reg[15]_i_34 
       (.I0(Cr_reg_30_n_105),
        .I1(Cr_reg_20_n_105),
        .I2(Cr_reg_20_n_104),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_30_n_104),
        .I5(\Cr_reg_reg[21]_i_6 ),
        .O(\Cr_reg[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Cr_reg[15]_i_35 
       (.I0(\Cr_reg_reg[21]_i_6 ),
        .I1(Cr_reg_30_n_105),
        .I2(\Cr_reg_reg[21]_i_5 ),
        .I3(Cr_reg_20_n_105),
        .O(\Cr_reg[15]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[15]_i_4 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_92),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_92),
        .I4(Cr_reg_1[13]),
        .O(\Cr_reg[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_5 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_93),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_93),
        .O(\Cr_reg[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Cr_reg[15]_i_6 
       (.I0(Cr_reg_30_n_94),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_20_n_94),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[15]_i_7 
       (.I0(\Cr_reg[15]_i_3_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_90),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_90),
        .I5(Cr_reg_1[15]),
        .O(\Cr_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[15]_i_8 
       (.I0(\Cr_reg[15]_i_4_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_91),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_91),
        .I5(Cr_reg_1[14]),
        .O(\Cr_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[15]_i_9 
       (.I0(\Cr_reg[15]_i_5_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_92),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_92),
        .I5(Cr_reg_1[13]),
        .O(\Cr_reg[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[19]_i_2 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_87),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_87),
        .I4(Cr_reg_1[18]),
        .O(\Cr_reg[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[19]_i_3 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_88),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_88),
        .I4(Cr_reg_1[17]),
        .O(\Cr_reg[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[19]_i_4 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_89),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_89),
        .I4(Cr_reg_1[16]),
        .O(\Cr_reg[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[19]_i_5 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_90),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_90),
        .I4(Cr_reg_1[15]),
        .O(\Cr_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[19]_i_6 
       (.I0(\Cr_reg[19]_i_2_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_86),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_86),
        .I5(Cr_reg_1[19]),
        .O(\Cr_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[19]_i_7 
       (.I0(\Cr_reg[19]_i_3_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_87),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_87),
        .I5(Cr_reg_1[18]),
        .O(\Cr_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[19]_i_8 
       (.I0(\Cr_reg[19]_i_4_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_88),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_88),
        .I5(Cr_reg_1[17]),
        .O(\Cr_reg[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[19]_i_9 
       (.I0(\Cr_reg[19]_i_5_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_89),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_89),
        .I5(Cr_reg_1[16]),
        .O(\Cr_reg[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \Cr_reg[21]_i_2 
       (.I0(\Cr_reg_reg[21]_i_5 ),
        .I1(Cr_reg_20_n_86),
        .I2(\Cr_reg_reg[21]_i_6 ),
        .I3(Cr_reg_30_n_86),
        .I4(Cr_reg_1[19]),
        .O(\Cr_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h59996555CFFFCFFF)) 
    \Cr_reg[21]_i_3 
       (.I0(Cr_reg_20_n_84),
        .I1(Cr_reg_1[20]),
        .I2(Cr_reg_30_n_85),
        .I3(\Cr_reg_reg[21]_i_6 ),
        .I4(Cr_reg_20_n_85),
        .I5(\Cr_reg_reg[21]_i_5 ),
        .O(\Cr_reg[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \Cr_reg[21]_i_4 
       (.I0(\Cr_reg[21]_i_2_n_0 ),
        .I1(\Cr_reg_reg[21]_i_6 ),
        .I2(Cr_reg_30_n_85),
        .I3(\Cr_reg_reg[21]_i_5 ),
        .I4(Cr_reg_20_n_85),
        .I5(Cr_reg_1[20]),
        .O(\Cr_reg[21]_i_4_n_0 ));
  FDCE \Cr_reg_1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[0]),
        .Q(Cr_reg_1[13]));
  FDCE \Cr_reg_1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[1]),
        .Q(Cr_reg_1[14]));
  FDCE \Cr_reg_1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[2]),
        .Q(Cr_reg_1[15]));
  FDCE \Cr_reg_1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[3]),
        .Q(Cr_reg_1[16]));
  FDCE \Cr_reg_1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[4]),
        .Q(Cr_reg_1[17]));
  FDCE \Cr_reg_1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[5]),
        .Q(Cr_reg_1[18]));
  FDCE \Cr_reg_1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[6]),
        .Q(Cr_reg_1[19]));
  FDCE \Cr_reg_1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_q[7]),
        .Q(Cr_reg_1[20]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Cr_reg_20
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[15:8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Cr_reg_20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Cr_reg_20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Cr_reg_20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Cr_reg_20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Cr_reg_20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Cr_reg_20_OVERFLOW_UNCONNECTED),
        .P({NLW_Cr_reg_20_P_UNCONNECTED[47:23],Cr_reg_20_n_83,Cr_reg_20_n_84,Cr_reg_20_n_85,Cr_reg_20_n_86,Cr_reg_20_n_87,Cr_reg_20_n_88,Cr_reg_20_n_89,Cr_reg_20_n_90,Cr_reg_20_n_91,Cr_reg_20_n_92,Cr_reg_20_n_93,Cr_reg_20_n_94,Cr_reg_20_n_95,Cr_reg_20_n_96,Cr_reg_20_n_97,Cr_reg_20_n_98,Cr_reg_20_n_99,Cr_reg_20_n_100,Cr_reg_20_n_101,Cr_reg_20_n_102,Cr_reg_20_n_103,Cr_reg_20_n_104,Cr_reg_20_n_105}),
        .PATTERNBDETECT(NLW_Cr_reg_20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Cr_reg_20_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Cr_reg_20_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Cr_reg_20_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Cr_reg_30
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[23:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Cr_reg_30_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Cr_reg_30_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Cr_reg_30_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Cr_reg_30_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Cr_reg_30_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Cr_reg_30_OVERFLOW_UNCONNECTED),
        .P({NLW_Cr_reg_30_P_UNCONNECTED[47:21],Cr_reg_30_n_85,Cr_reg_30_n_86,Cr_reg_30_n_87,Cr_reg_30_n_88,Cr_reg_30_n_89,Cr_reg_30_n_90,Cr_reg_30_n_91,Cr_reg_30_n_92,Cr_reg_30_n_93,Cr_reg_30_n_94,Cr_reg_30_n_95,Cr_reg_30_n_96,Cr_reg_30_n_97,Cr_reg_30_n_98,Cr_reg_30_n_99,Cr_reg_30_n_100,Cr_reg_30_n_101,Cr_reg_30_n_102,Cr_reg_30_n_103,Cr_reg_30_n_104,Cr_reg_30_n_105}),
        .PATTERNBDETECT(NLW_Cr_reg_30_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Cr_reg_30_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Cr_reg_30_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Cr_reg_30_UNDERFLOW_UNCONNECTED));
  FDCE \Cr_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[15]_i_1_n_5 ),
        .Q(\Cr_reg_reg_n_0_[14] ));
  FDCE \Cr_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[15]_i_1_n_4 ),
        .Q(\Cr_reg_reg_n_0_[15] ));
  CARRY4 \Cr_reg_reg[15]_i_1 
       (.CI(\Cr_reg_reg[15]_i_2_n_0 ),
        .CO({\Cr_reg_reg[15]_i_1_n_0 ,\Cr_reg_reg[15]_i_1_n_1 ,\Cr_reg_reg[15]_i_1_n_2 ,\Cr_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cr_reg[15]_i_3_n_0 ,\Cr_reg[15]_i_4_n_0 ,\Cr_reg[15]_i_5_n_0 ,\Cr_reg[15]_i_6_n_0 }),
        .O({\Cr_reg_reg[15]_i_1_n_4 ,\Cr_reg_reg[15]_i_1_n_5 ,\NLW_Cr_reg_reg[15]_i_1_O_UNCONNECTED [1:0]}),
        .S({\Cr_reg[15]_i_7_n_0 ,\Cr_reg[15]_i_8_n_0 ,\Cr_reg[15]_i_9_n_0 ,\Cr_reg[15]_i_10_n_0 }));
  CARRY4 \Cr_reg_reg[15]_i_11 
       (.CI(\Cr_reg_reg[15]_i_20_n_0 ),
        .CO({\Cr_reg_reg[15]_i_11_n_0 ,\Cr_reg_reg[15]_i_11_n_1 ,\Cr_reg_reg[15]_i_11_n_2 ,\Cr_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cr_reg[15]_i_21_n_0 ,\Cr_reg[15]_i_22_n_0 ,\Cr_reg[15]_i_23_n_0 ,\Cr_reg[15]_i_24_n_0 }),
        .O(\NLW_Cr_reg_reg[15]_i_11_O_UNCONNECTED [3:0]),
        .S({\Cr_reg[15]_i_25_n_0 ,\Cr_reg[15]_i_26_n_0 ,\Cr_reg[15]_i_27_n_0 ,\Cr_reg[15]_i_28_n_0 }));
  CARRY4 \Cr_reg_reg[15]_i_2 
       (.CI(\Cr_reg_reg[15]_i_11_n_0 ),
        .CO({\Cr_reg_reg[15]_i_2_n_0 ,\Cr_reg_reg[15]_i_2_n_1 ,\Cr_reg_reg[15]_i_2_n_2 ,\Cr_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cr_reg[15]_i_12_n_0 ,\Cr_reg[15]_i_13_n_0 ,\Cr_reg[15]_i_14_n_0 ,\Cr_reg[15]_i_15_n_0 }),
        .O(\NLW_Cr_reg_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\Cr_reg[15]_i_16_n_0 ,\Cr_reg[15]_i_17_n_0 ,\Cr_reg[15]_i_18_n_0 ,\Cr_reg[15]_i_19_n_0 }));
  CARRY4 \Cr_reg_reg[15]_i_20 
       (.CI(1'b0),
        .CO({\Cr_reg_reg[15]_i_20_n_0 ,\Cr_reg_reg[15]_i_20_n_1 ,\Cr_reg_reg[15]_i_20_n_2 ,\Cr_reg_reg[15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cr_reg[15]_i_29_n_0 ,\Cr_reg[15]_i_30_n_0 ,\Cr_reg[15]_i_31_n_0 ,1'b0}),
        .O(\NLW_Cr_reg_reg[15]_i_20_O_UNCONNECTED [3:0]),
        .S({\Cr_reg[15]_i_32_n_0 ,\Cr_reg[15]_i_33_n_0 ,\Cr_reg[15]_i_34_n_0 ,\Cr_reg[15]_i_35_n_0 }));
  FDCE \Cr_reg_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[19]_i_1_n_7 ),
        .Q(\Cr_reg_reg_n_0_[16] ));
  FDCE \Cr_reg_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[19]_i_1_n_6 ),
        .Q(\Cr_reg_reg_n_0_[17] ));
  FDCE \Cr_reg_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[19]_i_1_n_5 ),
        .Q(\Cr_reg_reg_n_0_[18] ));
  FDCE \Cr_reg_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[19]_i_1_n_4 ),
        .Q(\Cr_reg_reg_n_0_[19] ));
  CARRY4 \Cr_reg_reg[19]_i_1 
       (.CI(\Cr_reg_reg[15]_i_1_n_0 ),
        .CO({\Cr_reg_reg[19]_i_1_n_0 ,\Cr_reg_reg[19]_i_1_n_1 ,\Cr_reg_reg[19]_i_1_n_2 ,\Cr_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Cr_reg[19]_i_2_n_0 ,\Cr_reg[19]_i_3_n_0 ,\Cr_reg[19]_i_4_n_0 ,\Cr_reg[19]_i_5_n_0 }),
        .O({\Cr_reg_reg[19]_i_1_n_4 ,\Cr_reg_reg[19]_i_1_n_5 ,\Cr_reg_reg[19]_i_1_n_6 ,\Cr_reg_reg[19]_i_1_n_7 }),
        .S({\Cr_reg[19]_i_6_n_0 ,\Cr_reg[19]_i_7_n_0 ,\Cr_reg[19]_i_8_n_0 ,\Cr_reg[19]_i_9_n_0 }));
  FDCE \Cr_reg_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[21]_i_1_n_7 ),
        .Q(\Cr_reg_reg_n_0_[20] ));
  FDCE \Cr_reg_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Cr_reg_reg[21]_i_1_n_6 ),
        .Q(\Cr_reg_reg_n_0_[21] ));
  CARRY4 \Cr_reg_reg[21]_i_1 
       (.CI(\Cr_reg_reg[19]_i_1_n_0 ),
        .CO({\NLW_Cr_reg_reg[21]_i_1_CO_UNCONNECTED [3:1],\Cr_reg_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Cr_reg[21]_i_2_n_0 }),
        .O({\NLW_Cr_reg_reg[21]_i_1_O_UNCONNECTED [3:2],\Cr_reg_reg[21]_i_1_n_6 ,\Cr_reg_reg[21]_i_1_n_7 }),
        .S({1'b0,1'b0,\Cr_reg[21]_i_3_n_0 ,\Cr_reg[21]_i_4_n_0 }));
  design_1_JpegEnc_0_0_FIFO U_FIFO1
       (.CLK(CLK),
        .CO(y_line_cnt1),
        .D({U_FIFO1_n_16,U_FIFO1_n_17,U_FIFO1_n_18,U_FIFO1_n_19,U_FIFO1_n_20,U_FIFO1_n_21}),
        .DOBDO(dbuf_data),
        .E(we),
        .Q(mdct_data_out),
        .RST(RST),
        .bf_fifo_rd_s(bf_fifo_rd_s),
        .\cmp_idx_reg[0] (\y_line_cnt[2]_i_1_n_0 ),
        .\count_reg_reg[0]_0 (U_FIFO1_n_12),
        .\cur_cmp_idx_reg[1] (Q),
        .eoi_fdct_reg(U_FIFO1_n_23),
        .eoi_fdct_reg_0(eoi_fdct_reg_n_0),
        .fdct_fifo_hf_full(fdct_fifo_hf_full),
        .fdct_fifo_hf_full_reg(fdct_fifo_hf_full_reg),
        .fdct_start(fdct_start),
        .fifo1_rd1_out(fifo1_rd1_out),
        .\fifo1_rd_cnt_reg[0] (U_FIFO1_n_15),
        .\fifo1_rd_cnt_reg[2] (\fifo1_rd_cnt[4]_i_2_n_0 ),
        .\fifo1_rd_cnt_reg[4] (\fifo1_rd_cnt[5]_i_4_n_0 ),
        .\fifo1_rd_cnt_reg[5] (\fifo1_rd_cnt[5]_i_3_n_0 ),
        .\fifo1_rd_cnt_reg[5]_0 ({\fifo1_rd_cnt_reg_n_0_[5] ,\fifo1_rd_cnt_reg_n_0_[4] ,\fifo1_rd_cnt_reg_n_0_[3] ,\fifo1_rd_cnt_reg_n_0_[2] ,\fifo1_rd_cnt_reg_n_0_[1] ,\fifo1_rd_cnt_reg_n_0_[0] }),
        .fifo1_rd_reg(fifo1_rd_reg_n_0),
        .fifo_rd_arm_reg(fifo_rd_arm_reg_n_0),
        .\input_rd_cnt_reg[3] (\input_rd_cnt[5]_i_4_n_0 ),
        .\input_rd_cnt_reg[4] (\input_rd_cnt[5]_i_3_n_0 ),
        .\input_rd_cnt_reg[5] (U_FIFO1_n_13),
        .\input_rd_cnt_reg[5]_0 ({U_FIFO1_n_26,U_FIFO1_n_27,U_FIFO1_n_28,U_FIFO1_n_29,U_FIFO1_n_30,U_FIFO1_n_31}),
        .\input_rd_cnt_reg[5]_1 (input_rd_cnt),
        .mdct_odval(mdct_odval),
        .rd_en_reg(U_FIFO1_n_24),
        .rd_en_reg_0(rd_en_reg_n_0),
        .rd_started(rd_started),
        .sof_reg_rep(sof_reg_rep),
        .start_int1(start_int1),
        .start_int7_out(start_int7_out),
        .start_int_reg(\input_rd_cnt_reg[5]_0 ));
  design_1_JpegEnc_0_0_RAMZ U_FRAM1
       (.CLK(CLK),
        .E(bf_dval),
        .Q({\fram1_raddr_reg_n_0_[6] ,\fram1_raddr_reg_n_0_[5] ,\fram1_raddr_reg_n_0_[4] ,\fram1_raddr_reg_n_0_[3] ,\fram1_raddr_reg_n_0_[2] ,\fram1_raddr_reg_n_0_[1] ,\fram1_raddr_reg_n_0_[0] }),
        .\fdct_fifo_q_reg[23] (\fdct_fifo_q_reg[23] ),
        .fram1_q(fram1_q),
        .\fram1_waddr_reg[6] (fram1_waddr_reg__0));
  design_1_JpegEnc_0_0_MDCT U_MDCT
       (.CLK(CLK),
        .E(we),
        .RST(RST),
        .dcto(mdct_data_out),
        .\fram1_rd_d_reg[8] (mdct_idval),
        .full_reg_reg(U_FIFO1_n_12),
        .mdct_data_in(mdct_data_in),
        .mdct_odval(mdct_odval),
        .odv_d3_reg_c(U_MDCT_n_0),
        .odv_d4_reg_c(U_MDCT_n_1),
        .odv_d5_reg_c(U_MDCT_n_2));
  design_1_JpegEnc_0_0_RAMZ__parameterized0_3 U_RAMZ
       (.ADDRARDADDR({ADDRARDADDR,\yw_cnt_reg_n_0_[2] ,\yw_cnt_reg_n_0_[1] ,\yw_cnt_reg_n_0_[0] ,xw_cnt}),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .DOBDO(dbuf_data),
        .d(d),
        .fifo1_q_dval(fifo1_q_dval));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_10 
       (.I0(\Y_reg[15]_i_6_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_93),
        .I3(Y_reg_2[12]),
        .I4(Y_reg_10_n_93),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_12 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_95),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_95),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_95),
        .O(\Y_reg[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_13 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_96),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_96),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_96),
        .O(\Y_reg[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_14 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_97),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_97),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_97),
        .O(\Y_reg[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_15 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_98),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_98),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_98),
        .O(\Y_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_16 
       (.I0(\Y_reg[15]_i_12_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_94),
        .I3(Y_reg_2[11]),
        .I4(Y_reg_10_n_94),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_17 
       (.I0(\Y_reg[15]_i_13_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_95),
        .I3(Y_reg_2[10]),
        .I4(Y_reg_10_n_95),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_18 
       (.I0(\Y_reg[15]_i_14_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_96),
        .I3(Y_reg_2[9]),
        .I4(Y_reg_10_n_96),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_19 
       (.I0(\Y_reg[15]_i_15_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_97),
        .I3(Y_reg_2[8]),
        .I4(Y_reg_10_n_97),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_20 
       (.I0(Y_reg_20_n_90),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_21 
       (.I0(Y_reg_20_n_91),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_22 
       (.I0(Y_reg_20_n_92),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_23 
       (.I0(Y_reg_20_n_93),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[12]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_25 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_99),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_99),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_99),
        .O(\Y_reg[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_26 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_100),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_100),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_100),
        .O(\Y_reg[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_27 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_101),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_101),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_101),
        .O(\Y_reg[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_28 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_102),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_102),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_102),
        .O(\Y_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_29 
       (.I0(\Y_reg[15]_i_25_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_98),
        .I3(Y_reg_2[7]),
        .I4(Y_reg_10_n_98),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_3 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_91),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_91),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_91),
        .O(\Y_reg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_30 
       (.I0(\Y_reg[15]_i_26_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_99),
        .I3(Y_reg_2[6]),
        .I4(Y_reg_10_n_99),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_31 
       (.I0(\Y_reg[15]_i_27_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_100),
        .I3(Y_reg_2[5]),
        .I4(Y_reg_10_n_100),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_32 
       (.I0(\Y_reg[15]_i_28_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_101),
        .I3(Y_reg_2[4]),
        .I4(Y_reg_10_n_101),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_33 
       (.I0(Y_reg_20_n_94),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_34 
       (.I0(Y_reg_20_n_95),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_35 
       (.I0(Y_reg_20_n_96),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_36 
       (.I0(Y_reg_20_n_97),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[8]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_37 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_103),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_103),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_103),
        .O(\Y_reg[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_38 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_104),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_104),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_104),
        .O(\Y_reg[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_39 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_105),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_105),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_105),
        .O(\Y_reg[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_4 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_92),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_92),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_92),
        .O(\Y_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_40 
       (.I0(\Y_reg[15]_i_37_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_102),
        .I3(Y_reg_2[3]),
        .I4(Y_reg_10_n_102),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_41 
       (.I0(\Y_reg[15]_i_38_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_103),
        .I3(Y_reg_2[2]),
        .I4(Y_reg_10_n_103),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_42 
       (.I0(\Y_reg[15]_i_39_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_104),
        .I3(Y_reg_2[1]),
        .I4(Y_reg_10_n_104),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \Y_reg[15]_i_43 
       (.I0(\Y_reg_reg[21]_i_7 ),
        .I1(Y_reg_10_n_105),
        .I2(Y_reg_20_n_105),
        .I3(\Y_reg_reg[21]_i_5 ),
        .I4(Y_reg_30_n_105),
        .I5(\Y_reg_reg[21]_i_6 ),
        .O(\Y_reg[15]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_44 
       (.I0(Y_reg_20_n_98),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_45 
       (.I0(Y_reg_20_n_99),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_46 
       (.I0(Y_reg_20_n_100),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_47 
       (.I0(Y_reg_20_n_101),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_48 
       (.I0(Y_reg_20_n_102),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_49 
       (.I0(Y_reg_20_n_103),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_5 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_93),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_93),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_93),
        .O(\Y_reg[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[15]_i_50 
       (.I0(Y_reg_20_n_104),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[15]_i_6 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_94),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_94),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_94),
        .O(\Y_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_7 
       (.I0(\Y_reg[15]_i_3_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_90),
        .I3(Y_reg_2[15]),
        .I4(Y_reg_10_n_90),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_8 
       (.I0(\Y_reg[15]_i_4_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_91),
        .I3(Y_reg_2[14]),
        .I4(Y_reg_10_n_91),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[15]_i_9 
       (.I0(\Y_reg[15]_i_5_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_92),
        .I3(Y_reg_2[13]),
        .I4(Y_reg_10_n_92),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[19]_i_10 
       (.I0(Y_reg_20_n_86),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[19]_i_11 
       (.I0(Y_reg_20_n_87),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[19]_i_12 
       (.I0(Y_reg_20_n_88),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[19]_i_13 
       (.I0(Y_reg_20_n_89),
        .I1(\Y_reg_reg[21]_i_5 ),
        .O(Y_reg_2[16]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[19]_i_2 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_87),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_87),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_87),
        .O(\Y_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[19]_i_3 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_88),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_88),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_88),
        .O(\Y_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[19]_i_4 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_89),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_89),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_89),
        .O(\Y_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[19]_i_5 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_90),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_90),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_90),
        .O(\Y_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[19]_i_6 
       (.I0(\Y_reg[19]_i_2_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_86),
        .I3(Y_reg_2[19]),
        .I4(Y_reg_10_n_86),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[19]_i_7 
       (.I0(\Y_reg[19]_i_3_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_87),
        .I3(Y_reg_2[18]),
        .I4(Y_reg_10_n_87),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[19]_i_8 
       (.I0(\Y_reg[19]_i_4_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_88),
        .I3(Y_reg_2[17]),
        .I4(Y_reg_10_n_88),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \Y_reg[19]_i_9 
       (.I0(\Y_reg[19]_i_5_n_0 ),
        .I1(\Y_reg_reg[21]_i_6 ),
        .I2(Y_reg_30_n_89),
        .I3(Y_reg_2[16]),
        .I4(Y_reg_10_n_89),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Y_reg[21]_i_2 
       (.I0(\Y_reg_reg[21]_i_5 ),
        .I1(Y_reg_20_n_86),
        .I2(\Y_reg_reg[21]_i_6 ),
        .I3(Y_reg_30_n_86),
        .I4(\Y_reg_reg[21]_i_7 ),
        .I5(Y_reg_10_n_86),
        .O(\Y_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h077F7F7FF8808080)) 
    \Y_reg[21]_i_3 
       (.I0(Y_reg_10_n_85),
        .I1(\Y_reg_reg[21]_i_7 ),
        .I2(Y_reg_3),
        .I3(Y_reg_20_n_85),
        .I4(\Y_reg_reg[21]_i_5 ),
        .I5(\Y_reg[21]_i_9_n_0 ),
        .O(\Y_reg[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Y_reg[21]_i_4 
       (.I0(\Y_reg[21]_i_2_n_0 ),
        .I1(Y_reg_3),
        .I2(\Y_reg_reg[21]_i_5 ),
        .I3(Y_reg_20_n_85),
        .I4(Y_reg_10_n_85),
        .I5(\Y_reg_reg[21]_i_7 ),
        .O(\Y_reg[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Y_reg[21]_i_8 
       (.I0(Y_reg_30_n_85),
        .I1(\Y_reg_reg[21]_i_6 ),
        .O(Y_reg_3));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \Y_reg[21]_i_9 
       (.I0(\Y_reg_reg[21]_i_7 ),
        .I1(Y_reg_10_n_84),
        .I2(Y_reg_20_n_84),
        .I3(\Y_reg_reg[21]_i_5 ),
        .I4(Y_reg_30_n_85),
        .I5(\Y_reg_reg[21]_i_6 ),
        .O(\Y_reg[21]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Y_reg_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[7:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Y_reg_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Y_reg_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Y_reg_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Y_reg_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Y_reg_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Y_reg_10_OVERFLOW_UNCONNECTED),
        .P({NLW_Y_reg_10_P_UNCONNECTED[47:23],Y_reg_10_n_83,Y_reg_10_n_84,Y_reg_10_n_85,Y_reg_10_n_86,Y_reg_10_n_87,Y_reg_10_n_88,Y_reg_10_n_89,Y_reg_10_n_90,Y_reg_10_n_91,Y_reg_10_n_92,Y_reg_10_n_93,Y_reg_10_n_94,Y_reg_10_n_95,Y_reg_10_n_96,Y_reg_10_n_97,Y_reg_10_n_98,Y_reg_10_n_99,Y_reg_10_n_100,Y_reg_10_n_101,Y_reg_10_n_102,Y_reg_10_n_103,Y_reg_10_n_104,Y_reg_10_n_105}),
        .PATTERNBDETECT(NLW_Y_reg_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Y_reg_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Y_reg_10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Y_reg_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Y_reg_20
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[15:8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Y_reg_20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Y_reg_20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Y_reg_20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Y_reg_20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Y_reg_20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Y_reg_20_OVERFLOW_UNCONNECTED),
        .P({NLW_Y_reg_20_P_UNCONNECTED[47:24],Y_reg_20_n_82,Y_reg_20_n_83,Y_reg_20_n_84,Y_reg_20_n_85,Y_reg_20_n_86,Y_reg_20_n_87,Y_reg_20_n_88,Y_reg_20_n_89,Y_reg_20_n_90,Y_reg_20_n_91,Y_reg_20_n_92,Y_reg_20_n_93,Y_reg_20_n_94,Y_reg_20_n_95,Y_reg_20_n_96,Y_reg_20_n_97,Y_reg_20_n_98,Y_reg_20_n_99,Y_reg_20_n_100,Y_reg_20_n_101,Y_reg_20_n_102,Y_reg_20_n_103,Y_reg_20_n_104,Y_reg_20_n_105}),
        .PATTERNBDETECT(NLW_Y_reg_20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Y_reg_20_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Y_reg_20_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Y_reg_20_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Y_reg_30
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fram1_q[23:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Y_reg_30_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Y_reg_30_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Y_reg_30_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Y_reg_30_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Y_reg_30_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Y_reg_30_OVERFLOW_UNCONNECTED),
        .P({NLW_Y_reg_30_P_UNCONNECTED[47:21],Y_reg_30_n_85,Y_reg_30_n_86,Y_reg_30_n_87,Y_reg_30_n_88,Y_reg_30_n_89,Y_reg_30_n_90,Y_reg_30_n_91,Y_reg_30_n_92,Y_reg_30_n_93,Y_reg_30_n_94,Y_reg_30_n_95,Y_reg_30_n_96,Y_reg_30_n_97,Y_reg_30_n_98,Y_reg_30_n_99,Y_reg_30_n_100,Y_reg_30_n_101,Y_reg_30_n_102,Y_reg_30_n_103,Y_reg_30_n_104,Y_reg_30_n_105}),
        .PATTERNBDETECT(NLW_Y_reg_30_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Y_reg_30_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Y_reg_30_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Y_reg_30_UNDERFLOW_UNCONNECTED));
  FDCE \Y_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[15]_i_1_n_5 ),
        .Q(\Y_reg_reg_n_0_[14] ));
  FDCE \Y_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[15]_i_1_n_4 ),
        .Q(\Y_reg_reg_n_0_[15] ));
  CARRY4 \Y_reg_reg[15]_i_1 
       (.CI(\Y_reg_reg[15]_i_2_n_0 ),
        .CO({\Y_reg_reg[15]_i_1_n_0 ,\Y_reg_reg[15]_i_1_n_1 ,\Y_reg_reg[15]_i_1_n_2 ,\Y_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Y_reg[15]_i_3_n_0 ,\Y_reg[15]_i_4_n_0 ,\Y_reg[15]_i_5_n_0 ,\Y_reg[15]_i_6_n_0 }),
        .O({\Y_reg_reg[15]_i_1_n_4 ,\Y_reg_reg[15]_i_1_n_5 ,\NLW_Y_reg_reg[15]_i_1_O_UNCONNECTED [1:0]}),
        .S({\Y_reg[15]_i_7_n_0 ,\Y_reg[15]_i_8_n_0 ,\Y_reg[15]_i_9_n_0 ,\Y_reg[15]_i_10_n_0 }));
  CARRY4 \Y_reg_reg[15]_i_11 
       (.CI(\Y_reg_reg[15]_i_24_n_0 ),
        .CO({\Y_reg_reg[15]_i_11_n_0 ,\Y_reg_reg[15]_i_11_n_1 ,\Y_reg_reg[15]_i_11_n_2 ,\Y_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Y_reg[15]_i_25_n_0 ,\Y_reg[15]_i_26_n_0 ,\Y_reg[15]_i_27_n_0 ,\Y_reg[15]_i_28_n_0 }),
        .O(\NLW_Y_reg_reg[15]_i_11_O_UNCONNECTED [3:0]),
        .S({\Y_reg[15]_i_29_n_0 ,\Y_reg[15]_i_30_n_0 ,\Y_reg[15]_i_31_n_0 ,\Y_reg[15]_i_32_n_0 }));
  CARRY4 \Y_reg_reg[15]_i_2 
       (.CI(\Y_reg_reg[15]_i_11_n_0 ),
        .CO({\Y_reg_reg[15]_i_2_n_0 ,\Y_reg_reg[15]_i_2_n_1 ,\Y_reg_reg[15]_i_2_n_2 ,\Y_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Y_reg[15]_i_12_n_0 ,\Y_reg[15]_i_13_n_0 ,\Y_reg[15]_i_14_n_0 ,\Y_reg[15]_i_15_n_0 }),
        .O(\NLW_Y_reg_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\Y_reg[15]_i_16_n_0 ,\Y_reg[15]_i_17_n_0 ,\Y_reg[15]_i_18_n_0 ,\Y_reg[15]_i_19_n_0 }));
  CARRY4 \Y_reg_reg[15]_i_24 
       (.CI(1'b0),
        .CO({\Y_reg_reg[15]_i_24_n_0 ,\Y_reg_reg[15]_i_24_n_1 ,\Y_reg_reg[15]_i_24_n_2 ,\Y_reg_reg[15]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\Y_reg[15]_i_37_n_0 ,\Y_reg[15]_i_38_n_0 ,\Y_reg[15]_i_39_n_0 ,1'b0}),
        .O(\NLW_Y_reg_reg[15]_i_24_O_UNCONNECTED [3:0]),
        .S({\Y_reg[15]_i_40_n_0 ,\Y_reg[15]_i_41_n_0 ,\Y_reg[15]_i_42_n_0 ,\Y_reg[15]_i_43_n_0 }));
  FDCE \Y_reg_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[19]_i_1_n_7 ),
        .Q(\Y_reg_reg_n_0_[16] ));
  FDCE \Y_reg_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[19]_i_1_n_6 ),
        .Q(\Y_reg_reg_n_0_[17] ));
  FDCE \Y_reg_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[19]_i_1_n_5 ),
        .Q(\Y_reg_reg_n_0_[18] ));
  FDCE \Y_reg_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[19]_i_1_n_4 ),
        .Q(\Y_reg_reg_n_0_[19] ));
  CARRY4 \Y_reg_reg[19]_i_1 
       (.CI(\Y_reg_reg[15]_i_1_n_0 ),
        .CO({\Y_reg_reg[19]_i_1_n_0 ,\Y_reg_reg[19]_i_1_n_1 ,\Y_reg_reg[19]_i_1_n_2 ,\Y_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Y_reg[19]_i_2_n_0 ,\Y_reg[19]_i_3_n_0 ,\Y_reg[19]_i_4_n_0 ,\Y_reg[19]_i_5_n_0 }),
        .O({\Y_reg_reg[19]_i_1_n_4 ,\Y_reg_reg[19]_i_1_n_5 ,\Y_reg_reg[19]_i_1_n_6 ,\Y_reg_reg[19]_i_1_n_7 }),
        .S({\Y_reg[19]_i_6_n_0 ,\Y_reg[19]_i_7_n_0 ,\Y_reg[19]_i_8_n_0 ,\Y_reg[19]_i_9_n_0 }));
  FDCE \Y_reg_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[21]_i_1_n_7 ),
        .Q(\Y_reg_reg_n_0_[20] ));
  FDCE \Y_reg_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\Y_reg_reg[21]_i_1_n_6 ),
        .Q(\Y_reg_reg_n_0_[21] ));
  CARRY4 \Y_reg_reg[21]_i_1 
       (.CI(\Y_reg_reg[19]_i_1_n_0 ),
        .CO({\NLW_Y_reg_reg[21]_i_1_CO_UNCONNECTED [3:1],\Y_reg_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Y_reg[21]_i_2_n_0 }),
        .O({\NLW_Y_reg_reg[21]_i_1_O_UNCONNECTED [3:2],\Y_reg_reg[21]_i_1_n_6 ,\Y_reg_reg[21]_i_1_n_7 }),
        .S({1'b0,1'b0,\Y_reg[21]_i_3_n_0 ,\Y_reg[21]_i_4_n_0 }));
  FDCE bf_dval_m1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(bf_dval_m2),
        .Q(bf_dval_m1));
  FDCE bf_dval_m2_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(bf_dval_m3),
        .Q(bf_dval_m2));
  LUT3 #(
    .INIT(8'hB8)) 
    bf_dval_m3_i_1
       (.I0(bf_dval_m3),
        .I1(RST),
        .I2(fdct_fifo_rd),
        .O(bf_dval_m3_i_1_n_0));
  FDRE bf_dval_m3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bf_dval_m3_i_1_n_0),
        .Q(bf_dval_m3),
        .R(1'b0));
  FDCE bf_dval_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(bf_dval_m1),
        .Q(bf_dval));
  FDCE bf_fifo_rd_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(bf_fifo_rd_s),
        .Q(fdct_fifo_rd));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmp_idx[0]_i_1 
       (.I0(cmp_idx[0]),
        .O(\cmp_idx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cmp_idx[1]_i_2 
       (.I0(cmp_idx[0]),
        .I1(cmp_idx[1]),
        .O(\cmp_idx[1]_i_2_n_0 ));
  FDCE \cmp_idx_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\cmp_idx[0]_i_1_n_0 ),
        .Q(cmp_idx[0]));
  FDCE \cmp_idx_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\cmp_idx[1]_i_2_n_0 ),
        .Q(cmp_idx[1]));
  (* srl_bus_name = "\U0/U_FDCT/cur_cmp_idx_d2_reg " *) 
  (* srl_name = "\U0/U_FDCT/cur_cmp_idx_d2_reg[0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \cur_cmp_idx_d2_reg[0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\cur_cmp_idx_reg_n_0_[0] ),
        .Q(\cur_cmp_idx_d2_reg[0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  (* srl_bus_name = "\U0/U_FDCT/cur_cmp_idx_d2_reg " *) 
  (* srl_name = "\U0/U_FDCT/cur_cmp_idx_d2_reg[1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \cur_cmp_idx_d2_reg[1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q),
        .Q(\cur_cmp_idx_d2_reg[1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  FDRE \cur_cmp_idx_d3_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\cur_cmp_idx_d2_reg[0]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\cur_cmp_idx_d3_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDRE \cur_cmp_idx_d3_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\cur_cmp_idx_d2_reg[1]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\cur_cmp_idx_d3_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    cur_cmp_idx_d3_reg_gate
       (.I0(\cur_cmp_idx_d3_reg[1]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(U_MDCT_n_0),
        .O(cur_cmp_idx_d3_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    cur_cmp_idx_d3_reg_gate__0
       (.I0(\cur_cmp_idx_d3_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(U_MDCT_n_0),
        .O(cur_cmp_idx_d3_reg_gate__0_n_0));
  FDCE \cur_cmp_idx_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d3_reg_gate__0_n_0),
        .Q(cur_cmp_idx_d4[0]));
  FDCE \cur_cmp_idx_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d3_reg_gate_n_0),
        .Q(cur_cmp_idx_d4[1]));
  FDCE \cur_cmp_idx_d5_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d4[1]),
        .Q(cur_cmp_idx_d5));
  FDCE \cur_cmp_idx_d6_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d5),
        .Q(cur_cmp_idx_d6));
  (* srl_bus_name = "\U0/U_FDCT/cur_cmp_idx_d7_reg " *) 
  (* srl_name = "\U0/U_FDCT/cur_cmp_idx_d7_reg[0]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c " *) 
  SRL16E \cur_cmp_idx_d7_reg[0]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(cur_cmp_idx_d4[0]),
        .Q(\cur_cmp_idx_d7_reg[0]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ));
  FDCE \cur_cmp_idx_d7_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d6),
        .Q(cur_cmp_idx_d7));
  FDRE \cur_cmp_idx_d8_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\cur_cmp_idx_d7_reg[0]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .Q(\cur_cmp_idx_d8_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .R(1'b0));
  FDCE \cur_cmp_idx_d8_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d7),
        .Q(cur_cmp_idx_d8));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    cur_cmp_idx_d8_reg_gate
       (.I0(\cur_cmp_idx_d8_reg[0]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .I1(U_MDCT_n_1),
        .O(cur_cmp_idx_d8_reg_gate_n_0));
  FDCE \cur_cmp_idx_d9_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d8_reg_gate_n_0),
        .Q(cur_cmp_idx_d9[0]));
  FDCE \cur_cmp_idx_d9_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(cur_cmp_idx_d8),
        .Q(cur_cmp_idx_d9[1]));
  FDCE \cur_cmp_idx_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(cmp_idx[0]),
        .Q(\cur_cmp_idx_reg_n_0_[0] ));
  FDCE \cur_cmp_idx_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(cmp_idx[1]),
        .Q(Q));
  LUT2 #(
    .INIT(4'h9)) 
    eoi_fdct_i_4
       (.I0(minusOp[12]),
        .I1(y_line_cnt_reg[15]),
        .O(eoi_fdct_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eoi_fdct_i_5
       (.I0(y_line_cnt_reg[12]),
        .I1(minusOp[9]),
        .I2(y_line_cnt_reg[13]),
        .I3(minusOp[10]),
        .I4(minusOp[11]),
        .I5(y_line_cnt_reg[14]),
        .O(eoi_fdct_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eoi_fdct_i_6
       (.I0(y_line_cnt_reg[9]),
        .I1(minusOp[6]),
        .I2(y_line_cnt_reg[10]),
        .I3(minusOp[7]),
        .I4(minusOp[8]),
        .I5(y_line_cnt_reg[11]),
        .O(eoi_fdct_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eoi_fdct_i_7
       (.I0(y_line_cnt_reg[7]),
        .I1(minusOp[4]),
        .I2(y_line_cnt_reg[6]),
        .I3(minusOp[3]),
        .I4(minusOp[5]),
        .I5(y_line_cnt_reg[8]),
        .O(eoi_fdct_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eoi_fdct_i_8
       (.I0(y_line_cnt_reg[3]),
        .I1(minusOp[0]),
        .I2(y_line_cnt_reg[4]),
        .I3(minusOp[1]),
        .I4(minusOp[2]),
        .I5(y_line_cnt_reg[5]),
        .O(eoi_fdct_i_8_n_0));
  FDCE eoi_fdct_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO1_n_23),
        .Q(eoi_fdct_reg_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 eoi_fdct_reg_i_2
       (.CI(eoi_fdct_reg_i_3_n_0),
        .CO({NLW_eoi_fdct_reg_i_2_CO_UNCONNECTED[3:2],y_line_cnt1,eoi_fdct_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eoi_fdct_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,eoi_fdct_i_4_n_0,eoi_fdct_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 eoi_fdct_reg_i_3
       (.CI(1'b0),
        .CO({eoi_fdct_reg_i_3_n_0,eoi_fdct_reg_i_3_n_1,eoi_fdct_reg_i_3_n_2,eoi_fdct_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eoi_fdct_reg_i_3_O_UNCONNECTED[3:0]),
        .S({eoi_fdct_i_6_n_0,eoi_fdct_i_7_n_0,eoi_fdct_i_8_n_0,\y_line_cnt_reg[2]_0 }));
  FDCE fifo1_q_dval_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo1_rd_reg_n_0),
        .Q(fifo1_q_dval));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo1_rd_cnt[4]_i_2 
       (.I0(\fifo1_rd_cnt_reg_n_0_[2] ),
        .I1(\fifo1_rd_cnt_reg_n_0_[0] ),
        .I2(\fifo1_rd_cnt_reg_n_0_[1] ),
        .I3(\fifo1_rd_cnt_reg_n_0_[3] ),
        .O(\fifo1_rd_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \fifo1_rd_cnt[5]_i_3 
       (.I0(\fifo1_rd_cnt_reg_n_0_[5] ),
        .I1(\fifo1_rd_cnt_reg_n_0_[2] ),
        .I2(\fifo1_rd_cnt_reg_n_0_[0] ),
        .I3(\fifo1_rd_cnt_reg_n_0_[1] ),
        .I4(\fifo1_rd_cnt_reg_n_0_[3] ),
        .I5(\fifo1_rd_cnt_reg_n_0_[4] ),
        .O(\fifo1_rd_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo1_rd_cnt[5]_i_4 
       (.I0(\fifo1_rd_cnt_reg_n_0_[4] ),
        .I1(\fifo1_rd_cnt_reg_n_0_[3] ),
        .I2(\fifo1_rd_cnt_reg_n_0_[1] ),
        .I3(\fifo1_rd_cnt_reg_n_0_[0] ),
        .I4(\fifo1_rd_cnt_reg_n_0_[2] ),
        .O(\fifo1_rd_cnt[5]_i_4_n_0 ));
  FDCE \fifo1_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(U_FIFO1_n_15),
        .CLR(RST),
        .D(U_FIFO1_n_21),
        .Q(\fifo1_rd_cnt_reg_n_0_[0] ));
  FDCE \fifo1_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(U_FIFO1_n_15),
        .CLR(RST),
        .D(U_FIFO1_n_20),
        .Q(\fifo1_rd_cnt_reg_n_0_[1] ));
  FDCE \fifo1_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(U_FIFO1_n_15),
        .CLR(RST),
        .D(U_FIFO1_n_19),
        .Q(\fifo1_rd_cnt_reg_n_0_[2] ));
  FDCE \fifo1_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(U_FIFO1_n_15),
        .CLR(RST),
        .D(U_FIFO1_n_18),
        .Q(\fifo1_rd_cnt_reg_n_0_[3] ));
  FDCE \fifo1_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(U_FIFO1_n_15),
        .CLR(RST),
        .D(U_FIFO1_n_17),
        .Q(\fifo1_rd_cnt_reg_n_0_[4] ));
  FDCE \fifo1_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(U_FIFO1_n_15),
        .CLR(RST),
        .D(U_FIFO1_n_16),
        .Q(\fifo1_rd_cnt_reg_n_0_[5] ));
  FDCE fifo1_rd_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo1_rd1_out),
        .Q(fifo1_rd_reg_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    fifo_rd_arm_i_1
       (.I0(fdct_start),
        .I1(\fifo1_rd_cnt[5]_i_3_n_0 ),
        .I2(fifo_rd_arm_reg_n_0),
        .O(fifo_rd_arm_i_1_n_0));
  FDCE fifo_rd_arm_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo_rd_arm_i_1_n_0),
        .Q(fifo_rd_arm_reg_n_0));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \fram1_line_cnt[0]_i_1 
       (.I0(p_1_in),
        .I1(fram1_pix_cnt[1]),
        .I2(fram1_pix_cnt[0]),
        .I3(fram1_pix_cnt[2]),
        .I4(sof_reg),
        .I5(\fram1_line_cnt_reg_n_0_[0] ),
        .O(\fram1_line_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \fram1_line_cnt[1]_i_1 
       (.I0(\fram1_line_cnt_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(\fram1_line_cnt[1]_i_2_n_0 ),
        .I3(fram1_pix_cnt[2]),
        .I4(sof_reg),
        .I5(\fram1_line_cnt_reg_n_0_[1] ),
        .O(\fram1_line_cnt[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fram1_line_cnt[1]_i_2 
       (.I0(fram1_pix_cnt[0]),
        .I1(fram1_pix_cnt[1]),
        .O(\fram1_line_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0111FFFF10000000)) 
    \fram1_line_cnt[2]_i_1 
       (.I0(p_0_in),
        .I1(sof),
        .I2(\fram1_line_cnt_reg_n_0_[0] ),
        .I3(\fram1_line_cnt_reg_n_0_[1] ),
        .I4(\fram1_line_cnt[2]_i_2_n_0 ),
        .I5(\fram1_line_cnt_reg_n_0_[2] ),
        .O(\fram1_line_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \fram1_line_cnt[2]_i_2 
       (.I0(p_1_in),
        .I1(fram1_pix_cnt[1]),
        .I2(fram1_pix_cnt[0]),
        .I3(fram1_pix_cnt[2]),
        .I4(sof),
        .I5(p_0_in),
        .O(\fram1_line_cnt[2]_i_2_n_0 ));
  FDCE \fram1_line_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fram1_line_cnt[0]_i_1_n_0 ),
        .Q(\fram1_line_cnt_reg_n_0_[0] ));
  FDCE \fram1_line_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fram1_line_cnt[1]_i_1_n_0 ),
        .Q(\fram1_line_cnt_reg_n_0_[1] ));
  FDCE \fram1_line_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fram1_line_cnt[2]_i_1_n_0 ),
        .Q(\fram1_line_cnt_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \fram1_pix_cnt[0]_i_1 
       (.I0(p_0_in),
        .I1(sof),
        .I2(fram1_pix_cnt[0]),
        .O(\fram1_pix_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \fram1_pix_cnt[1]_i_1 
       (.I0(sof),
        .I1(p_0_in),
        .I2(fram1_pix_cnt[1]),
        .I3(fram1_pix_cnt[0]),
        .O(\fram1_pix_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \fram1_pix_cnt[2]_i_1 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(sof),
        .O(\fram1_pix_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \fram1_pix_cnt[2]_i_2 
       (.I0(sof),
        .I1(p_0_in),
        .I2(fram1_pix_cnt[0]),
        .I3(fram1_pix_cnt[1]),
        .I4(fram1_pix_cnt[2]),
        .O(\fram1_pix_cnt[2]_i_2_n_0 ));
  FDCE \fram1_pix_cnt_reg[0] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_pix_cnt[0]_i_1_n_0 ),
        .Q(fram1_pix_cnt[0]));
  FDCE \fram1_pix_cnt_reg[1] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_pix_cnt[1]_i_1_n_0 ),
        .Q(fram1_pix_cnt[1]));
  FDCE \fram1_pix_cnt_reg[2] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_pix_cnt[2]_i_2_n_0 ),
        .Q(fram1_pix_cnt[2]));
  LUT6 #(
    .INIT(64'h0111000000001111)) 
    \fram1_raddr[0]_i_1 
       (.I0(p_0_in),
        .I1(sof),
        .I2(fram1_pix_cnt[1]),
        .I3(fram1_pix_cnt[0]),
        .I4(cur_cmp_idx_d6),
        .I5(\fram1_raddr_reg_n_0_[0] ),
        .O(\fram1_raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AA2A2AAA00)) 
    \fram1_raddr[1]_i_1 
       (.I0(sof_reg),
        .I1(fram1_pix_cnt[1]),
        .I2(fram1_pix_cnt[0]),
        .I3(\fram1_raddr_reg_n_0_[0] ),
        .I4(cur_cmp_idx_d6),
        .I5(\fram1_raddr_reg_n_0_[1] ),
        .O(\fram1_raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04400CC00440CC00)) 
    \fram1_raddr[2]_i_1 
       (.I0(\fram1_line_cnt[1]_i_2_n_0 ),
        .I1(sof_reg),
        .I2(\fram1_raddr_reg_n_0_[1] ),
        .I3(\fram1_raddr_reg_n_0_[2] ),
        .I4(cur_cmp_idx_d6),
        .I5(\fram1_raddr_reg_n_0_[0] ),
        .O(\fram1_raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF4F4554544545)) 
    \fram1_raddr[3]_i_1 
       (.I0(\fram1_raddr[3]_i_2_n_0 ),
        .I1(\fram1_line_cnt[1]_i_2_n_0 ),
        .I2(\fram1_raddr[3]_i_3_n_0 ),
        .I3(\fram1_raddr_reg_n_0_[0] ),
        .I4(\fram1_raddr_reg_n_0_[3] ),
        .I5(\fram1_raddr[3]_i_4_n_0 ),
        .O(\fram1_raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9000FFFFFFFFFFFF)) 
    \fram1_raddr[3]_i_2 
       (.I0(\fram1_line_cnt_reg_n_0_[0] ),
        .I1(fram1_pix_cnt[2]),
        .I2(fram1_pix_cnt[0]),
        .I3(fram1_pix_cnt[1]),
        .I4(sof_reg),
        .I5(cur_cmp_idx_d6),
        .O(\fram1_raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fram1_raddr[3]_i_3 
       (.I0(\fram1_raddr_reg_n_0_[1] ),
        .I1(\fram1_raddr_reg_n_0_[2] ),
        .O(\fram1_raddr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \fram1_raddr[3]_i_4 
       (.I0(p_0_in),
        .I1(sof),
        .I2(cur_cmp_idx_d6),
        .O(\fram1_raddr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h808C8C8C8C808080)) 
    \fram1_raddr[4]_i_1 
       (.I0(\fram1_raddr[4]_i_2_n_0 ),
        .I1(sof_reg),
        .I2(cur_cmp_idx_d6),
        .I3(\fram1_raddr[4]_i_3_n_0 ),
        .I4(\fram1_raddr_reg_n_0_[3] ),
        .I5(\fram1_raddr_reg_n_0_[4] ),
        .O(\fram1_raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h78FF7800780078FF)) 
    \fram1_raddr[4]_i_2 
       (.I0(\fram1_line_cnt_reg_n_0_[0] ),
        .I1(fram1_pix_cnt[2]),
        .I2(\fram1_line_cnt_reg_n_0_[1] ),
        .I3(\fram1_line_cnt[1]_i_2_n_0 ),
        .I4(\fram1_raddr_reg_n_0_[4] ),
        .I5(\fram1_raddr[4]_i_4_n_0 ),
        .O(\fram1_raddr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fram1_raddr[4]_i_3 
       (.I0(\fram1_raddr_reg_n_0_[0] ),
        .I1(\fram1_raddr_reg_n_0_[2] ),
        .I2(\fram1_raddr_reg_n_0_[1] ),
        .O(\fram1_raddr[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fram1_raddr[4]_i_4 
       (.I0(\fram1_raddr_reg_n_0_[2] ),
        .I1(\fram1_raddr_reg_n_0_[1] ),
        .I2(\fram1_raddr_reg_n_0_[3] ),
        .O(\fram1_raddr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888808880808880)) 
    \fram1_raddr[5]_i_1 
       (.I0(\fram1_raddr[5]_i_2_n_0 ),
        .I1(sof_reg),
        .I2(cur_cmp_idx_d6),
        .I3(\fram1_raddr_reg_n_0_[0] ),
        .I4(\fram1_raddr[5]_i_3_n_0 ),
        .I5(\fram1_raddr_reg_n_0_[5] ),
        .O(\fram1_raddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0999FFFF)) 
    \fram1_raddr[5]_i_2 
       (.I0(\fram1_raddr_reg_n_0_[5] ),
        .I1(\fram1_raddr[5]_i_3_n_0 ),
        .I2(fram1_pix_cnt[0]),
        .I3(fram1_pix_cnt[1]),
        .I4(cur_cmp_idx_d6),
        .I5(\fram1_raddr[5]_i_4_n_0 ),
        .O(\fram1_raddr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fram1_raddr[5]_i_3 
       (.I0(\fram1_raddr_reg_n_0_[3] ),
        .I1(\fram1_raddr_reg_n_0_[1] ),
        .I2(\fram1_raddr_reg_n_0_[2] ),
        .I3(\fram1_raddr_reg_n_0_[4] ),
        .O(\fram1_raddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \fram1_raddr[5]_i_4 
       (.I0(fram1_pix_cnt[1]),
        .I1(fram1_pix_cnt[0]),
        .I2(\fram1_line_cnt_reg_n_0_[2] ),
        .I3(fram1_pix_cnt[2]),
        .I4(\fram1_line_cnt_reg_n_0_[0] ),
        .I5(\fram1_line_cnt_reg_n_0_[1] ),
        .O(\fram1_raddr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \fram1_raddr[6]_i_1 
       (.I0(\fram1_raddr[6]_i_2_n_0 ),
        .I1(\fram1_raddr[6]_i_3_n_0 ),
        .I2(p_0_in),
        .I3(cur_cmp_idx_d4[1]),
        .I4(cur_cmp_idx_d4[0]),
        .I5(sof),
        .O(\fram1_raddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00009A00FF009A00)) 
    \fram1_raddr[6]_i_2 
       (.I0(\fram1_raddr_reg_n_0_[6] ),
        .I1(\fram1_raddr[5]_i_3_n_0 ),
        .I2(\fram1_raddr_reg_n_0_[5] ),
        .I3(cur_cmp_idx_d6),
        .I4(\fram1_line_cnt[1]_i_2_n_0 ),
        .I5(fram1_pix_cnt[2]),
        .O(\fram1_raddr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \fram1_raddr[6]_i_3 
       (.I0(cur_cmp_idx_d6),
        .I1(\fram1_raddr_reg_n_0_[0] ),
        .I2(\fram1_raddr[5]_i_3_n_0 ),
        .I3(\fram1_raddr_reg_n_0_[5] ),
        .I4(\fram1_raddr_reg_n_0_[6] ),
        .O(\fram1_raddr[6]_i_3_n_0 ));
  FDCE \fram1_raddr_reg[0] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[0]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[0] ));
  FDCE \fram1_raddr_reg[1] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[1]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[1] ));
  FDCE \fram1_raddr_reg[2] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[2]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[2] ));
  FDCE \fram1_raddr_reg[3] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[3]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[3] ));
  FDCE \fram1_raddr_reg[4] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[4]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[4] ));
  FDCE \fram1_raddr_reg[5] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[5]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[5] ));
  FDCE \fram1_raddr_reg[6] 
       (.C(CLK),
        .CE(\fram1_pix_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\fram1_raddr[6]_i_1_n_0 ),
        .Q(\fram1_raddr_reg_n_0_[6] ));
  (* srl_bus_name = "\U0/U_FDCT/fram1_rd_d_reg " *) 
  (* srl_name = "\U0/U_FDCT/fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c " *) 
  SRL16E \fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(start_int1),
        .Q(\fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ));
  FDRE \fram1_rd_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .Q(\fram1_rd_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .R(1'b0));
  FDCE \fram1_rd_d_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_rd_d_reg_gate__0_n_0),
        .Q(p_1_in));
  (* srl_bus_name = "\U0/U_FDCT/fram1_rd_d_reg " *) 
  (* srl_name = "\U0/U_FDCT/fram1_rd_d_reg[6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c " *) 
  SRL16E \fram1_rd_d_reg[6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(p_1_in),
        .Q(\fram1_rd_d_reg[6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ));
  FDRE \fram1_rd_d_reg[7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\fram1_rd_d_reg[6]_srl2_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d1_reg_c_n_0 ),
        .Q(\fram1_rd_d_reg[7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .R(1'b0));
  FDCE \fram1_rd_d_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fram1_rd_d_reg_gate_n_0),
        .Q(mdct_idval));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fram1_rd_d_reg_gate
       (.I0(\fram1_rd_d_reg[7]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .I1(U_MDCT_n_0),
        .O(fram1_rd_d_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    fram1_rd_d_reg_gate__0
       (.I0(\fram1_rd_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d4_reg_c_n_0 ),
        .I1(U_MDCT_n_2),
        .O(fram1_rd_d_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fram1_waddr[0]_i_1 
       (.I0(fram1_waddr_reg__0[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fram1_waddr[1]_i_1 
       (.I0(fram1_waddr_reg__0[0]),
        .I1(fram1_waddr_reg__0[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fram1_waddr[2]_i_1 
       (.I0(fram1_waddr_reg__0[2]),
        .I1(fram1_waddr_reg__0[0]),
        .I2(fram1_waddr_reg__0[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fram1_waddr[3]_i_1 
       (.I0(fram1_waddr_reg__0[3]),
        .I1(fram1_waddr_reg__0[1]),
        .I2(fram1_waddr_reg__0[0]),
        .I3(fram1_waddr_reg__0[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fram1_waddr[4]_i_1 
       (.I0(fram1_waddr_reg__0[4]),
        .I1(fram1_waddr_reg__0[2]),
        .I2(fram1_waddr_reg__0[0]),
        .I3(fram1_waddr_reg__0[1]),
        .I4(fram1_waddr_reg__0[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fram1_waddr[5]_i_1 
       (.I0(fram1_waddr_reg__0[3]),
        .I1(fram1_waddr_reg__0[1]),
        .I2(fram1_waddr_reg__0[0]),
        .I3(fram1_waddr_reg__0[2]),
        .I4(fram1_waddr_reg__0[4]),
        .I5(fram1_waddr_reg__0[5]),
        .O(plusOp__1[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \fram1_waddr[6]_i_1 
       (.I0(fram1_waddr_reg__0[6]),
        .I1(\fram1_waddr[6]_i_2_n_0 ),
        .I2(fram1_waddr_reg__0[5]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \fram1_waddr[6]_i_2 
       (.I0(fram1_waddr_reg__0[3]),
        .I1(fram1_waddr_reg__0[1]),
        .I2(fram1_waddr_reg__0[0]),
        .I3(fram1_waddr_reg__0[2]),
        .I4(fram1_waddr_reg__0[4]),
        .O(\fram1_waddr[6]_i_2_n_0 ));
  FDCE \fram1_waddr_reg[0] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[0]),
        .Q(fram1_waddr_reg__0[0]));
  FDCE \fram1_waddr_reg[1] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[1]),
        .Q(fram1_waddr_reg__0[1]));
  FDCE \fram1_waddr_reg[2] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[2]),
        .Q(fram1_waddr_reg__0[2]));
  FDCE \fram1_waddr_reg[3] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[3]),
        .Q(fram1_waddr_reg__0[3]));
  FDCE \fram1_waddr_reg[4] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[4]),
        .Q(fram1_waddr_reg__0[4]));
  FDCE \fram1_waddr_reg[5] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[5]),
        .Q(fram1_waddr_reg__0[5]));
  FDCE \fram1_waddr_reg[6] 
       (.C(CLK),
        .CE(bf_dval),
        .CLR(RST),
        .D(plusOp__1[6]),
        .Q(fram1_waddr_reg__0[6]));
  LUT4 #(
    .INIT(16'hF0F8)) 
    init_table_rd_i_1
       (.I0(\rd_counter_total_reg[30] ),
        .I1(fdct_fifo_rd),
        .I2(init_table_rd_reg_0),
        .I3(sof_reg_rep),
        .O(init_table_rd_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \input_rd_cnt[5]_i_3 
       (.I0(input_rd_cnt[4]),
        .I1(input_rd_cnt[2]),
        .I2(input_rd_cnt[0]),
        .I3(input_rd_cnt[1]),
        .I4(input_rd_cnt[3]),
        .I5(input_rd_cnt[5]),
        .O(\input_rd_cnt[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \input_rd_cnt[5]_i_4 
       (.I0(input_rd_cnt[3]),
        .I1(input_rd_cnt[1]),
        .I2(input_rd_cnt[0]),
        .I3(input_rd_cnt[2]),
        .I4(input_rd_cnt[4]),
        .O(\input_rd_cnt[5]_i_4_n_0 ));
  FDCE \input_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(U_FIFO1_n_13),
        .CLR(RST),
        .D(U_FIFO1_n_31),
        .Q(input_rd_cnt[0]));
  FDCE \input_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(U_FIFO1_n_13),
        .CLR(RST),
        .D(U_FIFO1_n_30),
        .Q(input_rd_cnt[1]));
  FDCE \input_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(U_FIFO1_n_13),
        .CLR(RST),
        .D(U_FIFO1_n_29),
        .Q(input_rd_cnt[2]));
  FDCE \input_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(U_FIFO1_n_13),
        .CLR(RST),
        .D(U_FIFO1_n_28),
        .Q(input_rd_cnt[3]));
  FDCE \input_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(U_FIFO1_n_13),
        .CLR(RST),
        .D(U_FIFO1_n_27),
        .Q(input_rd_cnt[4]));
  FDCE \input_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(U_FIFO1_n_13),
        .CLR(RST),
        .D(U_FIFO1_n_26),
        .Q(input_rd_cnt[5]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[0]_i_1 
       (.I0(\Y_reg_reg_n_0_[14] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[14] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[14] ),
        .O(p_1_in__0[0]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[1]_i_1 
       (.I0(\Y_reg_reg_n_0_[15] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[15] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[15] ),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[2]_i_1 
       (.I0(\Y_reg_reg_n_0_[16] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[16] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[16] ),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[3]_i_1 
       (.I0(\Y_reg_reg_n_0_[17] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[17] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[17] ),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[4]_i_1 
       (.I0(\Y_reg_reg_n_0_[18] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[18] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[18] ),
        .O(p_1_in__0[4]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[5]_i_1 
       (.I0(\Y_reg_reg_n_0_[19] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[19] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[19] ),
        .O(p_1_in__0[5]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[6]_i_1 
       (.I0(\Y_reg_reg_n_0_[20] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[20] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[20] ),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \mdct_data_in[7]_i_1 
       (.I0(\Y_reg_reg_n_0_[21] ),
        .I1(cur_cmp_idx_d9[1]),
        .I2(\Cr_reg_reg_n_0_[21] ),
        .I3(cur_cmp_idx_d9[0]),
        .I4(\Cb_reg_reg_n_0_[21] ),
        .O(p_1_in__0[7]));
  FDCE \mdct_data_in_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[0]),
        .Q(mdct_data_in[0]));
  FDCE \mdct_data_in_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[1]),
        .Q(mdct_data_in[1]));
  FDCE \mdct_data_in_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[2]),
        .Q(mdct_data_in[2]));
  FDCE \mdct_data_in_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[3]),
        .Q(mdct_data_in[3]));
  FDCE \mdct_data_in_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[4]),
        .Q(mdct_data_in[4]));
  FDCE \mdct_data_in_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[5]),
        .Q(mdct_data_in[5]));
  FDCE \mdct_data_in_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[6]),
        .Q(mdct_data_in[6]));
  FDCE \mdct_data_in_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_1_in__0[7]),
        .Q(mdct_data_in[7]));
  FDCE rd_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_FIFO1_n_24),
        .Q(rd_en_reg_n_0));
  LUT6 #(
    .INIT(64'hF00EF00EF00EFF0E)) 
    rd_started_i_1
       (.I0(sof_reg_rep),
        .I1(\input_rd_cnt_reg[5]_0 ),
        .I2(RST),
        .I3(rd_started),
        .I4(Q),
        .I5(fdct_fifo_hf_full),
        .O(rd_started_i_1_n_0));
  FDRE rd_started_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_started_i_1_n_0),
        .Q(rd_started),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ready_pb_i_1__4
       (.I0(\wr_cnt[2]_i_2_n_0 ),
        .I1(writing_en_reg_n_0),
        .I2(fifo1_q_dval),
        .O(ready_pb_i_1__4_n_0));
  FDCE ready_pb_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ready_pb_i_1__4_n_0),
        .Q(fdct_ready));
  (* srl_bus_name = "\U0/U_FDCT/start_int_d_reg " *) 
  (* srl_name = "\U0/U_FDCT/start_int_d_reg[2]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c " *) 
  SRL16E \start_int_d_reg[2]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\input_rd_cnt_reg[5]_0 ),
        .Q(\start_int_d_reg[2]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ));
  FDRE \start_int_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c 
       (.C(CLK),
        .CE(1'b1),
        .D(\start_int_d_reg[2]_srl3_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c_n_0 ),
        .Q(\start_int_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .R(1'b0));
  FDCE \start_int_d_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_int_d_reg_gate_n_0),
        .Q(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start_int_d_reg_gate
       (.I0(\start_int_d_reg[3]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_n_0 ),
        .I1(U_MDCT_n_1),
        .O(start_int_d_reg_gate_n_0));
  FDCE start_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_int7_out),
        .Q(\input_rd_cnt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \wr_cnt[0]_i_1__3 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\wr_cnt[2]_i_2_n_0 ),
        .I3(\wr_cnt_reg_n_0_[0] ),
        .O(\wr_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00080800)) 
    \wr_cnt[1]_i_1__3 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\wr_cnt[2]_i_2_n_0 ),
        .I3(\wr_cnt_reg_n_0_[1] ),
        .I4(\wr_cnt_reg_n_0_[0] ),
        .O(\wr_cnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0008080808000000)) 
    \wr_cnt[2]_i_1__3 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\wr_cnt[2]_i_2_n_0 ),
        .I3(\wr_cnt_reg_n_0_[0] ),
        .I4(\wr_cnt_reg_n_0_[1] ),
        .I5(\wr_cnt_reg_n_0_[2] ),
        .O(\wr_cnt[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_cnt[2]_i_2 
       (.I0(\wr_cnt_reg_n_0_[5] ),
        .I1(\wr_cnt_reg_n_0_[4] ),
        .I2(\wr_cnt_reg_n_0_[3] ),
        .I3(\wr_cnt_reg_n_0_[2] ),
        .I4(\wr_cnt_reg_n_0_[0] ),
        .I5(\wr_cnt_reg_n_0_[1] ),
        .O(\wr_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \wr_cnt[3]_i_1 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\wr_cnt_reg_n_0_[3] ),
        .I3(\wr_cnt_reg_n_0_[2] ),
        .I4(\wr_cnt_reg_n_0_[0] ),
        .I5(\wr_cnt_reg_n_0_[1] ),
        .O(\wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \wr_cnt[4]_i_1 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\wr_cnt_reg_n_0_[4] ),
        .I3(\wr_cnt[4]_i_2_n_0 ),
        .O(\wr_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_cnt[4]_i_2 
       (.I0(\wr_cnt_reg_n_0_[3] ),
        .I1(\wr_cnt_reg_n_0_[2] ),
        .I2(\wr_cnt_reg_n_0_[0] ),
        .I3(\wr_cnt_reg_n_0_[1] ),
        .O(\wr_cnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \wr_cnt[5]_i_1 
       (.I0(fdct_start),
        .I1(writing_en_reg_n_0),
        .I2(fifo1_q_dval),
        .O(yw_cnt));
  LUT4 #(
    .INIT(16'h0880)) 
    \wr_cnt[5]_i_2 
       (.I0(fifo1_q_dval),
        .I1(writing_en_reg_n_0),
        .I2(\wr_cnt[5]_i_3__3_n_0 ),
        .I3(\wr_cnt_reg_n_0_[5] ),
        .O(\wr_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_cnt[5]_i_3__3 
       (.I0(\wr_cnt_reg_n_0_[1] ),
        .I1(\wr_cnt_reg_n_0_[0] ),
        .I2(\wr_cnt_reg_n_0_[2] ),
        .I3(\wr_cnt_reg_n_0_[3] ),
        .I4(\wr_cnt_reg_n_0_[4] ),
        .O(\wr_cnt[5]_i_3__3_n_0 ));
  FDCE \wr_cnt_reg[0] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\wr_cnt[0]_i_1__3_n_0 ),
        .Q(\wr_cnt_reg_n_0_[0] ));
  FDCE \wr_cnt_reg[1] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\wr_cnt[1]_i_1__3_n_0 ),
        .Q(\wr_cnt_reg_n_0_[1] ));
  FDCE \wr_cnt_reg[2] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\wr_cnt[2]_i_1__3_n_0 ),
        .Q(\wr_cnt_reg_n_0_[2] ));
  FDCE \wr_cnt_reg[3] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\wr_cnt[3]_i_1_n_0 ),
        .Q(\wr_cnt_reg_n_0_[3] ));
  FDCE \wr_cnt_reg[4] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\wr_cnt[4]_i_1_n_0 ),
        .Q(\wr_cnt_reg_n_0_[4] ));
  FDCE \wr_cnt_reg[5] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\wr_cnt[5]_i_2_n_0 ),
        .Q(\wr_cnt_reg_n_0_[5] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h3AFA)) 
    writing_en_i_1
       (.I0(fdct_start),
        .I1(fifo1_q_dval),
        .I2(writing_en_reg_n_0),
        .I3(\wr_cnt[2]_i_2_n_0 ),
        .O(writing_en_i_1_n_0));
  FDCE writing_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(writing_en_i_1_n_0),
        .Q(writing_en_reg_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[11]_i_2 
       (.I0(x_pixel_cnt_reg[14]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[11]_i_3 
       (.I0(x_pixel_cnt_reg[13]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[11]_i_4 
       (.I0(x_pixel_cnt_reg[12]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[11]_i_5 
       (.I0(x_pixel_cnt_reg[11]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[15]_i_2 
       (.I0(x_pixel_cnt_reg[15]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \x_pixel_cnt[3]_i_1 
       (.I0(sof_reg_rep),
        .I1(\input_rd_cnt_reg[5]_0 ),
        .I2(cmp_idx[1]),
        .I3(cmp_idx[0]),
        .O(x_pixel_cnt));
  LUT1 #(
    .INIT(2'h1)) 
    \x_pixel_cnt[3]_i_3 
       (.I0(x_pixel_cnt1),
        .O(\x_pixel_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[3]_i_4 
       (.I0(x_pixel_cnt_reg[6]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[3]_i_5 
       (.I0(x_pixel_cnt_reg[5]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \x_pixel_cnt[3]_i_6 
       (.I0(x_pixel_cnt_reg[4]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[3]_i_7 
       (.I0(x_pixel_cnt_reg[3]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[7]_i_2 
       (.I0(x_pixel_cnt_reg[10]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[7]_i_3 
       (.I0(x_pixel_cnt_reg[9]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[7]_i_4 
       (.I0(x_pixel_cnt_reg[8]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_pixel_cnt[7]_i_5 
       (.I0(x_pixel_cnt_reg[7]),
        .I1(x_pixel_cnt1),
        .O(\x_pixel_cnt[7]_i_5_n_0 ));
  FDCE \x_pixel_cnt_reg[10] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[7]_i_1_n_4 ),
        .Q(x_pixel_cnt_reg[10]));
  FDCE \x_pixel_cnt_reg[11] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[11]_i_1_n_7 ),
        .Q(x_pixel_cnt_reg[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_pixel_cnt_reg[11]_i_1 
       (.CI(\x_pixel_cnt_reg[7]_i_1_n_0 ),
        .CO({\x_pixel_cnt_reg[11]_i_1_n_0 ,\x_pixel_cnt_reg[11]_i_1_n_1 ,\x_pixel_cnt_reg[11]_i_1_n_2 ,\x_pixel_cnt_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_pixel_cnt_reg[11]_i_1_n_4 ,\x_pixel_cnt_reg[11]_i_1_n_5 ,\x_pixel_cnt_reg[11]_i_1_n_6 ,\x_pixel_cnt_reg[11]_i_1_n_7 }),
        .S({\x_pixel_cnt[11]_i_2_n_0 ,\x_pixel_cnt[11]_i_3_n_0 ,\x_pixel_cnt[11]_i_4_n_0 ,\x_pixel_cnt[11]_i_5_n_0 }));
  FDCE \x_pixel_cnt_reg[12] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[11]_i_1_n_6 ),
        .Q(x_pixel_cnt_reg[12]));
  FDCE \x_pixel_cnt_reg[13] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[11]_i_1_n_5 ),
        .Q(x_pixel_cnt_reg[13]));
  FDCE \x_pixel_cnt_reg[14] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[11]_i_1_n_4 ),
        .Q(x_pixel_cnt_reg[14]));
  FDCE \x_pixel_cnt_reg[15] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[15]_i_1_n_7 ),
        .Q(x_pixel_cnt_reg[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_pixel_cnt_reg[15]_i_1 
       (.CI(\x_pixel_cnt_reg[11]_i_1_n_0 ),
        .CO(\NLW_x_pixel_cnt_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_pixel_cnt_reg[15]_i_1_O_UNCONNECTED [3:1],\x_pixel_cnt_reg[15]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\x_pixel_cnt[15]_i_2_n_0 }));
  FDCE \x_pixel_cnt_reg[3] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[3]_i_2_n_7 ),
        .Q(x_pixel_cnt_reg[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_pixel_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\x_pixel_cnt_reg[3]_i_2_n_0 ,\x_pixel_cnt_reg[3]_i_2_n_1 ,\x_pixel_cnt_reg[3]_i_2_n_2 ,\x_pixel_cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_pixel_cnt[3]_i_3_n_0 ,1'b0}),
        .O({\x_pixel_cnt_reg[3]_i_2_n_4 ,\x_pixel_cnt_reg[3]_i_2_n_5 ,\x_pixel_cnt_reg[3]_i_2_n_6 ,\x_pixel_cnt_reg[3]_i_2_n_7 }),
        .S({\x_pixel_cnt[3]_i_4_n_0 ,\x_pixel_cnt[3]_i_5_n_0 ,\x_pixel_cnt[3]_i_6_n_0 ,\x_pixel_cnt[3]_i_7_n_0 }));
  FDCE \x_pixel_cnt_reg[4] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[3]_i_2_n_6 ),
        .Q(x_pixel_cnt_reg[4]));
  FDCE \x_pixel_cnt_reg[5] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[3]_i_2_n_5 ),
        .Q(x_pixel_cnt_reg[5]));
  FDCE \x_pixel_cnt_reg[6] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[3]_i_2_n_4 ),
        .Q(x_pixel_cnt_reg[6]));
  FDCE \x_pixel_cnt_reg[7] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[7]_i_1_n_7 ),
        .Q(x_pixel_cnt_reg[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_pixel_cnt_reg[7]_i_1 
       (.CI(\x_pixel_cnt_reg[3]_i_2_n_0 ),
        .CO({\x_pixel_cnt_reg[7]_i_1_n_0 ,\x_pixel_cnt_reg[7]_i_1_n_1 ,\x_pixel_cnt_reg[7]_i_1_n_2 ,\x_pixel_cnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_pixel_cnt_reg[7]_i_1_n_4 ,\x_pixel_cnt_reg[7]_i_1_n_5 ,\x_pixel_cnt_reg[7]_i_1_n_6 ,\x_pixel_cnt_reg[7]_i_1_n_7 }),
        .S({\x_pixel_cnt[7]_i_2_n_0 ,\x_pixel_cnt[7]_i_3_n_0 ,\x_pixel_cnt[7]_i_4_n_0 ,\x_pixel_cnt[7]_i_5_n_0 }));
  FDCE \x_pixel_cnt_reg[8] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[7]_i_1_n_6 ),
        .Q(x_pixel_cnt_reg[8]));
  FDCE \x_pixel_cnt_reg[9] 
       (.C(CLK),
        .CE(x_pixel_cnt),
        .CLR(RST),
        .D(\x_pixel_cnt_reg[7]_i_1_n_5 ),
        .Q(x_pixel_cnt_reg[9]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \xw_cnt[0]_i_1 
       (.I0(\yw_cnt_reg_n_0_[2] ),
        .I1(\yw_cnt_reg_n_0_[1] ),
        .I2(\yw_cnt_reg_n_0_[0] ),
        .I3(fifo1_q_dval),
        .I4(writing_en_reg_n_0),
        .I5(xw_cnt[0]),
        .O(\xw_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080000000)) 
    \xw_cnt[1]_i_1 
       (.I0(\yw_cnt_reg_n_0_[2] ),
        .I1(\yw_cnt_reg_n_0_[1] ),
        .I2(\yw_cnt_reg_n_0_[0] ),
        .I3(\xw_cnt[1]_i_2_n_0 ),
        .I4(xw_cnt[1]),
        .I5(xw_cnt[0]),
        .O(\xw_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xw_cnt[1]_i_2 
       (.I0(fifo1_q_dval),
        .I1(writing_en_reg_n_0),
        .O(\xw_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \xw_cnt[2]_i_1 
       (.I0(fdct_start),
        .I1(\yw_cnt_reg_n_0_[2] ),
        .I2(\yw_cnt_reg_n_0_[1] ),
        .I3(\yw_cnt_reg_n_0_[0] ),
        .I4(fifo1_q_dval),
        .I5(writing_en_reg_n_0),
        .O(\xw_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \xw_cnt[2]_i_2 
       (.I0(\xw_cnt[2]_i_3_n_0 ),
        .I1(xw_cnt[0]),
        .I2(xw_cnt[1]),
        .I3(xw_cnt[2]),
        .O(\xw_cnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xw_cnt[2]_i_3 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\yw_cnt_reg_n_0_[0] ),
        .I3(\yw_cnt_reg_n_0_[1] ),
        .I4(\yw_cnt_reg_n_0_[2] ),
        .O(\xw_cnt[2]_i_3_n_0 ));
  FDCE \xw_cnt_reg[0] 
       (.C(CLK),
        .CE(\xw_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\xw_cnt[0]_i_1_n_0 ),
        .Q(xw_cnt[0]));
  FDCE \xw_cnt_reg[1] 
       (.C(CLK),
        .CE(\xw_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\xw_cnt[1]_i_1_n_0 ),
        .Q(xw_cnt[1]));
  FDCE \xw_cnt_reg[2] 
       (.C(CLK),
        .CE(\xw_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\xw_cnt[2]_i_2_n_0 ),
        .Q(xw_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[10]_i_2 
       (.I0(y_line_cnt_reg[13]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[10]_i_3 
       (.I0(y_line_cnt_reg[12]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[10]_i_4 
       (.I0(y_line_cnt_reg[11]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[10]_i_5 
       (.I0(y_line_cnt_reg[10]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[14]_i_2 
       (.I0(y_line_cnt_reg[15]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[14]_i_3 
       (.I0(y_line_cnt_reg[14]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88800000)) 
    \y_line_cnt[2]_i_1 
       (.I0(cmp_idx[0]),
        .I1(cmp_idx[1]),
        .I2(\input_rd_cnt_reg[5]_0 ),
        .I3(sof_reg_rep),
        .I4(x_pixel_cnt1),
        .O(\y_line_cnt[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_line_cnt[2]_i_10 
       (.I0(minusOp0_in[12]),
        .I1(x_pixel_cnt_reg[15]),
        .O(\y_line_cnt[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_line_cnt[2]_i_11 
       (.I0(x_pixel_cnt_reg[12]),
        .I1(minusOp0_in[9]),
        .I2(x_pixel_cnt_reg[13]),
        .I3(minusOp0_in[10]),
        .I4(minusOp0_in[11]),
        .I5(x_pixel_cnt_reg[14]),
        .O(\y_line_cnt[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_line_cnt[2]_i_12 
       (.I0(x_pixel_cnt_reg[10]),
        .I1(minusOp0_in[7]),
        .I2(x_pixel_cnt_reg[9]),
        .I3(minusOp0_in[6]),
        .I4(minusOp0_in[8]),
        .I5(x_pixel_cnt_reg[11]),
        .O(\y_line_cnt[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_line_cnt[2]_i_13 
       (.I0(x_pixel_cnt_reg[6]),
        .I1(minusOp0_in[3]),
        .I2(x_pixel_cnt_reg[7]),
        .I3(minusOp0_in[4]),
        .I4(minusOp0_in[5]),
        .I5(x_pixel_cnt_reg[8]),
        .O(\y_line_cnt[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_line_cnt[2]_i_14 
       (.I0(x_pixel_cnt_reg[5]),
        .I1(minusOp0_in[2]),
        .I2(x_pixel_cnt_reg[3]),
        .I3(minusOp0_in[0]),
        .I4(minusOp0_in[1]),
        .I5(x_pixel_cnt_reg[4]),
        .O(\y_line_cnt[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_4 
       (.I0(y_line_cnt1),
        .O(\y_line_cnt[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[2]_i_5 
       (.I0(y_line_cnt_reg[5]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[2]_i_6 
       (.I0(y_line_cnt_reg[4]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \y_line_cnt[2]_i_7 
       (.I0(y_line_cnt_reg[3]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[2]_i_8 
       (.I0(\y_line_cnt_reg[5]_0 ),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[6]_i_2 
       (.I0(y_line_cnt_reg[9]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[6]_i_3 
       (.I0(y_line_cnt_reg[8]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[6]_i_4 
       (.I0(y_line_cnt_reg[7]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_line_cnt[6]_i_5 
       (.I0(y_line_cnt_reg[6]),
        .I1(y_line_cnt1),
        .O(\y_line_cnt[6]_i_5_n_0 ));
  FDCE \y_line_cnt_reg[10] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[10]_i_1_n_7 ),
        .Q(y_line_cnt_reg[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[10]_i_1 
       (.CI(\y_line_cnt_reg[6]_i_1_n_0 ),
        .CO({\y_line_cnt_reg[10]_i_1_n_0 ,\y_line_cnt_reg[10]_i_1_n_1 ,\y_line_cnt_reg[10]_i_1_n_2 ,\y_line_cnt_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_line_cnt_reg[10]_i_1_n_4 ,\y_line_cnt_reg[10]_i_1_n_5 ,\y_line_cnt_reg[10]_i_1_n_6 ,\y_line_cnt_reg[10]_i_1_n_7 }),
        .S({\y_line_cnt[10]_i_2_n_0 ,\y_line_cnt[10]_i_3_n_0 ,\y_line_cnt[10]_i_4_n_0 ,\y_line_cnt[10]_i_5_n_0 }));
  FDCE \y_line_cnt_reg[11] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[10]_i_1_n_6 ),
        .Q(y_line_cnt_reg[11]));
  FDCE \y_line_cnt_reg[12] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[10]_i_1_n_5 ),
        .Q(y_line_cnt_reg[12]));
  FDCE \y_line_cnt_reg[13] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[10]_i_1_n_4 ),
        .Q(y_line_cnt_reg[13]));
  FDCE \y_line_cnt_reg[14] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[14]_i_1_n_7 ),
        .Q(y_line_cnt_reg[14]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[14]_i_1 
       (.CI(\y_line_cnt_reg[10]_i_1_n_0 ),
        .CO({\NLW_y_line_cnt_reg[14]_i_1_CO_UNCONNECTED [3:1],\y_line_cnt_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_line_cnt_reg[14]_i_1_O_UNCONNECTED [3:2],\y_line_cnt_reg[14]_i_1_n_6 ,\y_line_cnt_reg[14]_i_1_n_7 }),
        .S({1'b0,1'b0,\y_line_cnt[14]_i_2_n_0 ,\y_line_cnt[14]_i_3_n_0 }));
  FDCE \y_line_cnt_reg[15] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[14]_i_1_n_6 ),
        .Q(y_line_cnt_reg[15]));
  FDCE \y_line_cnt_reg[2] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[2]_i_2_n_7 ),
        .Q(\y_line_cnt_reg[5]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\y_line_cnt_reg[2]_i_2_n_0 ,\y_line_cnt_reg[2]_i_2_n_1 ,\y_line_cnt_reg[2]_i_2_n_2 ,\y_line_cnt_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_line_cnt[2]_i_4_n_0 ,1'b0}),
        .O({\y_line_cnt_reg[2]_i_2_n_4 ,\y_line_cnt_reg[2]_i_2_n_5 ,\y_line_cnt_reg[2]_i_2_n_6 ,\y_line_cnt_reg[2]_i_2_n_7 }),
        .S({\y_line_cnt[2]_i_5_n_0 ,\y_line_cnt[2]_i_6_n_0 ,\y_line_cnt[2]_i_7_n_0 ,\y_line_cnt[2]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_3 
       (.CI(\y_line_cnt_reg[2]_i_9_n_0 ),
        .CO({\NLW_y_line_cnt_reg[2]_i_3_CO_UNCONNECTED [3:2],x_pixel_cnt1,\y_line_cnt_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_line_cnt_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\y_line_cnt[2]_i_10_n_0 ,\y_line_cnt[2]_i_11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_9 
       (.CI(1'b0),
        .CO({\y_line_cnt_reg[2]_i_9_n_0 ,\y_line_cnt_reg[2]_i_9_n_1 ,\y_line_cnt_reg[2]_i_9_n_2 ,\y_line_cnt_reg[2]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_line_cnt_reg[2]_i_9_O_UNCONNECTED [3:0]),
        .S({\y_line_cnt[2]_i_12_n_0 ,\y_line_cnt[2]_i_13_n_0 ,\y_line_cnt[2]_i_14_n_0 ,S}));
  FDCE \y_line_cnt_reg[3] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[2]_i_2_n_6 ),
        .Q(y_line_cnt_reg[3]));
  FDCE \y_line_cnt_reg[4] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[2]_i_2_n_5 ),
        .Q(y_line_cnt_reg[4]));
  FDCE \y_line_cnt_reg[5] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[2]_i_2_n_4 ),
        .Q(y_line_cnt_reg[5]));
  FDCE \y_line_cnt_reg[6] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[6]_i_1_n_7 ),
        .Q(y_line_cnt_reg[6]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[6]_i_1 
       (.CI(\y_line_cnt_reg[2]_i_2_n_0 ),
        .CO({\y_line_cnt_reg[6]_i_1_n_0 ,\y_line_cnt_reg[6]_i_1_n_1 ,\y_line_cnt_reg[6]_i_1_n_2 ,\y_line_cnt_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_line_cnt_reg[6]_i_1_n_4 ,\y_line_cnt_reg[6]_i_1_n_5 ,\y_line_cnt_reg[6]_i_1_n_6 ,\y_line_cnt_reg[6]_i_1_n_7 }),
        .S({\y_line_cnt[6]_i_2_n_0 ,\y_line_cnt[6]_i_3_n_0 ,\y_line_cnt[6]_i_4_n_0 ,\y_line_cnt[6]_i_5_n_0 }));
  FDCE \y_line_cnt_reg[7] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[6]_i_1_n_6 ),
        .Q(y_line_cnt_reg[7]));
  FDCE \y_line_cnt_reg[8] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[6]_i_1_n_5 ),
        .Q(y_line_cnt_reg[8]));
  FDCE \y_line_cnt_reg[9] 
       (.C(CLK),
        .CE(\y_line_cnt[2]_i_1_n_0 ),
        .CLR(RST),
        .D(\y_line_cnt_reg[6]_i_1_n_4 ),
        .Q(y_line_cnt_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \yw_cnt[0]_i_1 
       (.I0(writing_en_reg_n_0),
        .I1(fifo1_q_dval),
        .I2(\yw_cnt_reg_n_0_[0] ),
        .O(\yw_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \yw_cnt[1]_i_1 
       (.I0(writing_en_reg_n_0),
        .I1(\yw_cnt_reg_n_0_[0] ),
        .I2(\yw_cnt_reg_n_0_[1] ),
        .I3(fifo1_q_dval),
        .O(\yw_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h28880000)) 
    \yw_cnt[2]_i_1 
       (.I0(writing_en_reg_n_0),
        .I1(\yw_cnt_reg_n_0_[2] ),
        .I2(\yw_cnt_reg_n_0_[1] ),
        .I3(\yw_cnt_reg_n_0_[0] ),
        .I4(fifo1_q_dval),
        .O(\yw_cnt[2]_i_1_n_0 ));
  FDCE \yw_cnt_reg[0] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\yw_cnt[0]_i_1_n_0 ),
        .Q(\yw_cnt_reg_n_0_[0] ));
  FDCE \yw_cnt_reg[1] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\yw_cnt[1]_i_1_n_0 ),
        .Q(\yw_cnt_reg_n_0_[1] ));
  FDCE \yw_cnt_reg[2] 
       (.C(CLK),
        .CE(yw_cnt),
        .CLR(RST),
        .D(\yw_cnt[2]_i_1_n_0 ),
        .Q(\yw_cnt_reg_n_0_[2] ));
endmodule

module design_1_JpegEnc_0_0_FIFO
   (DOBDO,
    \count_reg_reg[0]_0 ,
    \input_rd_cnt_reg[5] ,
    start_int1,
    \fifo1_rd_cnt_reg[0] ,
    D,
    start_int7_out,
    eoi_fdct_reg,
    rd_en_reg,
    fifo1_rd1_out,
    \input_rd_cnt_reg[5]_0 ,
    bf_fifo_rd_s,
    CLK,
    E,
    Q,
    RST,
    \input_rd_cnt_reg[4] ,
    sof_reg_rep,
    start_int_reg,
    mdct_odval,
    fifo1_rd_reg,
    \fifo1_rd_cnt_reg[5] ,
    fifo_rd_arm_reg,
    fdct_start,
    \fifo1_rd_cnt_reg[5]_0 ,
    eoi_fdct_reg_0,
    CO,
    \cmp_idx_reg[0] ,
    fdct_fifo_hf_full,
    \cur_cmp_idx_reg[1] ,
    rd_started,
    rd_en_reg_0,
    \fifo1_rd_cnt_reg[2] ,
    \fifo1_rd_cnt_reg[4] ,
    \input_rd_cnt_reg[5]_1 ,
    \input_rd_cnt_reg[3] ,
    fdct_fifo_hf_full_reg);
  output [11:0]DOBDO;
  output \count_reg_reg[0]_0 ;
  output [0:0]\input_rd_cnt_reg[5] ;
  output start_int1;
  output [0:0]\fifo1_rd_cnt_reg[0] ;
  output [5:0]D;
  output start_int7_out;
  output eoi_fdct_reg;
  output rd_en_reg;
  output fifo1_rd1_out;
  output [5:0]\input_rd_cnt_reg[5]_0 ;
  output bf_fifo_rd_s;
  input CLK;
  input [0:0]E;
  input [11:0]Q;
  input RST;
  input \input_rd_cnt_reg[4] ;
  input sof_reg_rep;
  input start_int_reg;
  input mdct_odval;
  input fifo1_rd_reg;
  input \fifo1_rd_cnt_reg[5] ;
  input fifo_rd_arm_reg;
  input fdct_start;
  input [5:0]\fifo1_rd_cnt_reg[5]_0 ;
  input eoi_fdct_reg_0;
  input [0:0]CO;
  input \cmp_idx_reg[0] ;
  input fdct_fifo_hf_full;
  input [0:0]\cur_cmp_idx_reg[1] ;
  input rd_started;
  input rd_en_reg_0;
  input \fifo1_rd_cnt_reg[2] ;
  input \fifo1_rd_cnt_reg[4] ;
  input [5:0]\input_rd_cnt_reg[5]_1 ;
  input \input_rd_cnt_reg[3] ;
  input fdct_fifo_hf_full_reg;

  wire CLK;
  wire [0:0]CO;
  wire [5:0]D;
  wire [11:0]DOBDO;
  wire [0:0]E;
  wire [11:0]Q;
  wire RST;
  wire bf_fifo_rd_s;
  wire \cmp_idx_reg[0] ;
  wire count_reg0;
  wire \count_reg[0]_i_1__3_n_0 ;
  wire \count_reg[4]_i_3_n_0 ;
  wire \count_reg[4]_i_4_n_0 ;
  wire \count_reg[4]_i_5_n_0 ;
  wire \count_reg[4]_i_6_n_0 ;
  wire \count_reg[8]_i_2_n_0 ;
  wire \count_reg[8]_i_3_n_0 ;
  wire \count_reg[8]_i_4_n_0 ;
  wire \count_reg[8]_i_5_n_0 ;
  wire \count_reg[9]_i_3_n_0 ;
  wire \count_reg_reg[0]_0 ;
  wire \count_reg_reg[4]_i_1_n_0 ;
  wire \count_reg_reg[4]_i_1_n_1 ;
  wire \count_reg_reg[4]_i_1_n_2 ;
  wire \count_reg_reg[4]_i_1_n_3 ;
  wire \count_reg_reg[4]_i_1_n_4 ;
  wire \count_reg_reg[4]_i_1_n_5 ;
  wire \count_reg_reg[4]_i_1_n_6 ;
  wire \count_reg_reg[4]_i_1_n_7 ;
  wire \count_reg_reg[8]_i_1_n_0 ;
  wire \count_reg_reg[8]_i_1_n_1 ;
  wire \count_reg_reg[8]_i_1_n_2 ;
  wire \count_reg_reg[8]_i_1_n_3 ;
  wire \count_reg_reg[8]_i_1_n_4 ;
  wire \count_reg_reg[8]_i_1_n_5 ;
  wire \count_reg_reg[8]_i_1_n_6 ;
  wire \count_reg_reg[8]_i_1_n_7 ;
  wire \count_reg_reg[9]_i_2_n_7 ;
  wire \count_reg_reg_n_0_[0] ;
  wire \count_reg_reg_n_0_[1] ;
  wire \count_reg_reg_n_0_[2] ;
  wire \count_reg_reg_n_0_[3] ;
  wire \count_reg_reg_n_0_[4] ;
  wire \count_reg_reg_n_0_[5] ;
  wire \count_reg_reg_n_0_[6] ;
  wire \count_reg_reg_n_0_[7] ;
  wire \count_reg_reg_n_0_[8] ;
  wire \count_reg_reg_n_0_[9] ;
  wire [0:0]\cur_cmp_idx_reg[1] ;
  wire empty_reg0;
  wire empty_reg_i_2_n_0;
  wire empty_reg_i_3_n_0;
  wire eoi_fdct_reg;
  wire eoi_fdct_reg_0;
  wire fdct_fifo_hf_full;
  wire fdct_fifo_hf_full_reg;
  wire fdct_start;
  wire fifo1_empty;
  wire fifo1_rd1_out;
  wire [0:0]\fifo1_rd_cnt_reg[0] ;
  wire \fifo1_rd_cnt_reg[2] ;
  wire \fifo1_rd_cnt_reg[4] ;
  wire \fifo1_rd_cnt_reg[5] ;
  wire [5:0]\fifo1_rd_cnt_reg[5]_0 ;
  wire fifo1_rd_reg;
  wire fifo_rd_arm_reg;
  wire full_reg0;
  wire full_reg2;
  wire full_reg_i_2__4_n_0;
  wire full_reg_i_3_n_0;
  wire full_reg_i_4_n_0;
  wire \input_rd_cnt_reg[3] ;
  wire \input_rd_cnt_reg[4] ;
  wire [0:0]\input_rd_cnt_reg[5] ;
  wire [5:0]\input_rd_cnt_reg[5]_0 ;
  wire [5:0]\input_rd_cnt_reg[5]_1 ;
  wire mdct_odval;
  wire p_4_in;
  wire [8:0]plusOp;
  wire [8:0]plusOp__0;
  wire \raddr_reg[8]_i_3_n_0 ;
  wire [8:0]raddr_reg_reg__0;
  wire rd_en_reg;
  wire rd_en_reg_0;
  wire rd_started;
  wire sof_reg_rep;
  wire start_int1;
  wire start_int7_out;
  wire start_int_reg;
  wire \waddr_reg[8]_i_2_n_0 ;
  wire [8:0]waddr_reg_reg__0;
  wire [3:0]\NLW_count_reg_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg_reg[9]_i_2_O_UNCONNECTED ;

  design_1_JpegEnc_0_0_RAMF U_RAMF
       (.CLK(CLK),
        .DOBDO(DOBDO),
        .E(E),
        .Q(waddr_reg_reg__0),
        .\data_rs_reg[11] (Q),
        .\raddr_reg_reg[8] (raddr_reg_reg__0));
  LUT2 #(
    .INIT(4'h2)) 
    bf_fifo_rd_s_i_1
       (.I0(start_int1),
        .I1(\cur_cmp_idx_reg[1] ),
        .O(bf_fifo_rd_s));
  LUT6 #(
    .INIT(64'h4510454510451010)) 
    \count_reg[0]_i_1__3 
       (.I0(RST),
        .I1(\count_reg_reg[0]_0 ),
        .I2(mdct_odval),
        .I3(fifo1_empty),
        .I4(fifo1_rd_reg),
        .I5(\count_reg_reg_n_0_[0] ),
        .O(\count_reg[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \count_reg[4]_i_2 
       (.I0(fifo1_empty),
        .I1(fifo1_rd_reg),
        .O(full_reg2));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_3 
       (.I0(\count_reg_reg_n_0_[3] ),
        .I1(\count_reg_reg_n_0_[4] ),
        .O(\count_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_4 
       (.I0(\count_reg_reg_n_0_[2] ),
        .I1(\count_reg_reg_n_0_[3] ),
        .O(\count_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_5 
       (.I0(\count_reg_reg_n_0_[1] ),
        .I1(\count_reg_reg_n_0_[2] ),
        .O(\count_reg[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \count_reg[4]_i_6 
       (.I0(\count_reg_reg_n_0_[1] ),
        .I1(fifo1_empty),
        .I2(fifo1_rd_reg),
        .O(\count_reg[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[8]_i_2 
       (.I0(\count_reg_reg_n_0_[7] ),
        .I1(\count_reg_reg_n_0_[8] ),
        .O(\count_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[8]_i_3 
       (.I0(\count_reg_reg_n_0_[6] ),
        .I1(\count_reg_reg_n_0_[7] ),
        .O(\count_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[8]_i_4 
       (.I0(\count_reg_reg_n_0_[5] ),
        .I1(\count_reg_reg_n_0_[6] ),
        .O(\count_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[8]_i_5 
       (.I0(\count_reg_reg_n_0_[4] ),
        .I1(\count_reg_reg_n_0_[5] ),
        .O(\count_reg[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22D2)) 
    \count_reg[9]_i_1 
       (.I0(fifo1_rd_reg),
        .I1(fifo1_empty),
        .I2(mdct_odval),
        .I3(\count_reg_reg[0]_0 ),
        .O(count_reg0));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[9]_i_3 
       (.I0(\count_reg_reg_n_0_[8] ),
        .I1(\count_reg_reg_n_0_[9] ),
        .O(\count_reg[9]_i_3_n_0 ));
  FDRE \count_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\count_reg[0]_i_1__3_n_0 ),
        .Q(\count_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_reg_reg[1] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[4]_i_1_n_7 ),
        .Q(\count_reg_reg_n_0_[1] ),
        .R(RST));
  FDRE \count_reg_reg[2] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[4]_i_1_n_6 ),
        .Q(\count_reg_reg_n_0_[2] ),
        .R(RST));
  FDRE \count_reg_reg[3] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[4]_i_1_n_5 ),
        .Q(\count_reg_reg_n_0_[3] ),
        .R(RST));
  FDRE \count_reg_reg[4] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[4]_i_1_n_4 ),
        .Q(\count_reg_reg_n_0_[4] ),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_reg_reg[4]_i_1_n_0 ,\count_reg_reg[4]_i_1_n_1 ,\count_reg_reg[4]_i_1_n_2 ,\count_reg_reg[4]_i_1_n_3 }),
        .CYINIT(\count_reg_reg_n_0_[0] ),
        .DI({\count_reg_reg_n_0_[3] ,\count_reg_reg_n_0_[2] ,\count_reg_reg_n_0_[1] ,full_reg2}),
        .O({\count_reg_reg[4]_i_1_n_4 ,\count_reg_reg[4]_i_1_n_5 ,\count_reg_reg[4]_i_1_n_6 ,\count_reg_reg[4]_i_1_n_7 }),
        .S({\count_reg[4]_i_3_n_0 ,\count_reg[4]_i_4_n_0 ,\count_reg[4]_i_5_n_0 ,\count_reg[4]_i_6_n_0 }));
  FDRE \count_reg_reg[5] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[8]_i_1_n_7 ),
        .Q(\count_reg_reg_n_0_[5] ),
        .R(RST));
  FDRE \count_reg_reg[6] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[8]_i_1_n_6 ),
        .Q(\count_reg_reg_n_0_[6] ),
        .R(RST));
  FDRE \count_reg_reg[7] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[8]_i_1_n_5 ),
        .Q(\count_reg_reg_n_0_[7] ),
        .R(RST));
  FDRE \count_reg_reg[8] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[8]_i_1_n_4 ),
        .Q(\count_reg_reg_n_0_[8] ),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[8]_i_1 
       (.CI(\count_reg_reg[4]_i_1_n_0 ),
        .CO({\count_reg_reg[8]_i_1_n_0 ,\count_reg_reg[8]_i_1_n_1 ,\count_reg_reg[8]_i_1_n_2 ,\count_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_reg_reg_n_0_[7] ,\count_reg_reg_n_0_[6] ,\count_reg_reg_n_0_[5] ,\count_reg_reg_n_0_[4] }),
        .O({\count_reg_reg[8]_i_1_n_4 ,\count_reg_reg[8]_i_1_n_5 ,\count_reg_reg[8]_i_1_n_6 ,\count_reg_reg[8]_i_1_n_7 }),
        .S({\count_reg[8]_i_2_n_0 ,\count_reg[8]_i_3_n_0 ,\count_reg[8]_i_4_n_0 ,\count_reg[8]_i_5_n_0 }));
  FDRE \count_reg_reg[9] 
       (.C(CLK),
        .CE(count_reg0),
        .D(\count_reg_reg[9]_i_2_n_7 ),
        .Q(\count_reg_reg_n_0_[9] ),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[9]_i_2 
       (.CI(\count_reg_reg[8]_i_1_n_0 ),
        .CO(\NLW_count_reg_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg_reg[9]_i_2_O_UNCONNECTED [3:1],\count_reg_reg[9]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\count_reg[9]_i_3_n_0 }));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    empty_reg_i_1
       (.I0(\count_reg_reg_n_0_[0] ),
        .I1(p_4_in),
        .I2(E),
        .I3(empty_reg_i_2_n_0),
        .I4(\count_reg_reg_n_0_[6] ),
        .I5(empty_reg_i_3_n_0),
        .O(empty_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_reg_i_2
       (.I0(\count_reg_reg_n_0_[9] ),
        .I1(\count_reg_reg_n_0_[8] ),
        .I2(\count_reg_reg_n_0_[3] ),
        .I3(\count_reg_reg_n_0_[7] ),
        .I4(\count_reg_reg_n_0_[1] ),
        .I5(\count_reg_reg_n_0_[2] ),
        .O(empty_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_reg_i_3
       (.I0(\count_reg_reg_n_0_[4] ),
        .I1(\count_reg_reg_n_0_[5] ),
        .O(empty_reg_i_3_n_0));
  FDSE empty_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_reg0),
        .Q(fifo1_empty),
        .S(RST));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hDDDDD000)) 
    eoi_fdct_i_1
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[4] ),
        .I2(CO),
        .I3(\cmp_idx_reg[0] ),
        .I4(eoi_fdct_reg_0),
        .O(eoi_fdct_reg));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \fifo1_rd_cnt[0]_i_1 
       (.I0(\fifo1_rd_cnt_reg[5] ),
        .I1(fifo1_empty),
        .I2(fifo_rd_arm_reg),
        .I3(\fifo1_rd_cnt_reg[5]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00202000)) 
    \fifo1_rd_cnt[1]_i_1 
       (.I0(\fifo1_rd_cnt_reg[5] ),
        .I1(fifo1_empty),
        .I2(fifo_rd_arm_reg),
        .I3(\fifo1_rd_cnt_reg[5]_0 [1]),
        .I4(\fifo1_rd_cnt_reg[5]_0 [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0020202020000000)) 
    \fifo1_rd_cnt[2]_i_1 
       (.I0(\fifo1_rd_cnt_reg[5] ),
        .I1(fifo1_empty),
        .I2(fifo_rd_arm_reg),
        .I3(\fifo1_rd_cnt_reg[5]_0 [0]),
        .I4(\fifo1_rd_cnt_reg[5]_0 [1]),
        .I5(\fifo1_rd_cnt_reg[5]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \fifo1_rd_cnt[3]_i_1 
       (.I0(fifo_rd_arm_reg),
        .I1(\fifo1_rd_cnt_reg[5]_0 [3]),
        .I2(\fifo1_rd_cnt_reg[5]_0 [2]),
        .I3(\fifo1_rd_cnt_reg[5]_0 [0]),
        .I4(\fifo1_rd_cnt_reg[5]_0 [1]),
        .I5(fifo1_empty),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0082)) 
    \fifo1_rd_cnt[4]_i_1 
       (.I0(fifo_rd_arm_reg),
        .I1(\fifo1_rd_cnt_reg[5]_0 [4]),
        .I2(\fifo1_rd_cnt_reg[2] ),
        .I3(fifo1_empty),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \fifo1_rd_cnt[5]_i_1 
       (.I0(\fifo1_rd_cnt_reg[5] ),
        .I1(fifo1_empty),
        .I2(fifo_rd_arm_reg),
        .I3(fdct_start),
        .O(\fifo1_rd_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'h0220)) 
    \fifo1_rd_cnt[5]_i_2 
       (.I0(fifo_rd_arm_reg),
        .I1(fifo1_empty),
        .I2(\fifo1_rd_cnt_reg[4] ),
        .I3(\fifo1_rd_cnt_reg[5]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h70)) 
    fifo1_rd_i_1
       (.I0(\fifo1_rd_cnt_reg[5] ),
        .I1(fifo1_empty),
        .I2(fifo_rd_arm_reg),
        .O(fifo1_rd1_out));
  LUT6 #(
    .INIT(64'h0000007F00000000)) 
    \fram1_rd_d_reg[2]_srl4_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d3_reg_c_i_1 
       (.I0(\count_reg_reg_n_0_[6] ),
        .I1(\count_reg_reg_n_0_[7] ),
        .I2(\count_reg_reg_n_0_[8] ),
        .I3(fdct_fifo_hf_full_reg),
        .I4(\count_reg_reg_n_0_[9] ),
        .I5(rd_en_reg_0),
        .O(start_int1));
  LUT6 #(
    .INIT(64'h0000000000004001)) 
    full_reg_i_1
       (.I0(full_reg_i_2__4_n_0),
        .I1(\count_reg_reg_n_0_[1] ),
        .I2(\count_reg_reg_n_0_[2] ),
        .I3(\count_reg_reg_n_0_[0] ),
        .I4(full_reg_i_3_n_0),
        .I5(full_reg_i_4_n_0),
        .O(full_reg0));
  LUT2 #(
    .INIT(4'h9)) 
    full_reg_i_2__4
       (.I0(\count_reg_reg_n_0_[8] ),
        .I1(\count_reg_reg_n_0_[9] ),
        .O(full_reg_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h7EFF7E7E7EFF7EFF)) 
    full_reg_i_3
       (.I0(\count_reg_reg_n_0_[5] ),
        .I1(\count_reg_reg_n_0_[4] ),
        .I2(\count_reg_reg_n_0_[6] ),
        .I3(\count_reg_reg_n_0_[9] ),
        .I4(p_4_in),
        .I5(E),
        .O(full_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h7EFFFFFFFFFFFF7E)) 
    full_reg_i_4
       (.I0(\count_reg_reg_n_0_[7] ),
        .I1(\count_reg_reg_n_0_[6] ),
        .I2(\count_reg_reg_n_0_[8] ),
        .I3(\count_reg_reg_n_0_[4] ),
        .I4(\count_reg_reg_n_0_[3] ),
        .I5(\count_reg_reg_n_0_[2] ),
        .O(full_reg_i_4_n_0));
  FDRE full_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(full_reg0),
        .Q(\count_reg_reg[0]_0 ),
        .R(RST));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_rd_cnt[0]_i_1 
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[5]_1 [0]),
        .O(\input_rd_cnt_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \input_rd_cnt[1]_i_1 
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[5]_1 [1]),
        .I2(\input_rd_cnt_reg[5]_1 [0]),
        .O(\input_rd_cnt_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \input_rd_cnt[2]_i_1 
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[5]_1 [0]),
        .I2(\input_rd_cnt_reg[5]_1 [1]),
        .I3(\input_rd_cnt_reg[5]_1 [2]),
        .O(\input_rd_cnt_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \input_rd_cnt[3]_i_1 
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[5]_1 [1]),
        .I2(\input_rd_cnt_reg[5]_1 [0]),
        .I3(\input_rd_cnt_reg[5]_1 [2]),
        .I4(\input_rd_cnt_reg[5]_1 [3]),
        .O(\input_rd_cnt_reg[5]_0 [3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \input_rd_cnt[4]_i_1 
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[5]_1 [2]),
        .I2(\input_rd_cnt_reg[5]_1 [0]),
        .I3(\input_rd_cnt_reg[5]_1 [1]),
        .I4(\input_rd_cnt_reg[5]_1 [3]),
        .I5(\input_rd_cnt_reg[5]_1 [4]),
        .O(\input_rd_cnt_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \input_rd_cnt[5]_i_1 
       (.I0(\input_rd_cnt_reg[4] ),
        .I1(start_int1),
        .I2(sof_reg_rep),
        .I3(start_int_reg),
        .O(\input_rd_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \input_rd_cnt[5]_i_2 
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[3] ),
        .I2(\input_rd_cnt_reg[5]_1 [5]),
        .O(\input_rd_cnt_reg[5]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr_reg_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr_reg_reg__0[0]),
        .I1(raddr_reg_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr_reg_reg__0[2]),
        .I1(raddr_reg_reg__0[0]),
        .I2(raddr_reg_reg__0[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr_reg_reg__0[3]),
        .I1(raddr_reg_reg__0[1]),
        .I2(raddr_reg_reg__0[0]),
        .I3(raddr_reg_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr_reg_reg__0[4]),
        .I1(raddr_reg_reg__0[2]),
        .I2(raddr_reg_reg__0[0]),
        .I3(raddr_reg_reg__0[1]),
        .I4(raddr_reg_reg__0[3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr_reg_reg__0[3]),
        .I1(raddr_reg_reg__0[1]),
        .I2(raddr_reg_reg__0[0]),
        .I3(raddr_reg_reg__0[2]),
        .I4(raddr_reg_reg__0[4]),
        .I5(raddr_reg_reg__0[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[6]_i_1 
       (.I0(raddr_reg_reg__0[6]),
        .I1(\raddr_reg[8]_i_3_n_0 ),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr_reg[7]_i_1 
       (.I0(raddr_reg_reg__0[7]),
        .I1(\raddr_reg[8]_i_3_n_0 ),
        .I2(raddr_reg_reg__0[6]),
        .O(plusOp__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr_reg[8]_i_1 
       (.I0(fifo1_rd_reg),
        .I1(fifo1_empty),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr_reg[8]_i_2 
       (.I0(raddr_reg_reg__0[8]),
        .I1(raddr_reg_reg__0[6]),
        .I2(\raddr_reg[8]_i_3_n_0 ),
        .I3(raddr_reg_reg__0[7]),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[8]_i_3 
       (.I0(raddr_reg_reg__0[5]),
        .I1(raddr_reg_reg__0[4]),
        .I2(raddr_reg_reg__0[2]),
        .I3(raddr_reg_reg__0[0]),
        .I4(raddr_reg_reg__0[1]),
        .I5(raddr_reg_reg__0[3]),
        .O(\raddr_reg[8]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[0]),
        .Q(raddr_reg_reg__0[0]),
        .R(RST));
  FDRE \raddr_reg_reg[1] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[1]),
        .Q(raddr_reg_reg__0[1]),
        .R(RST));
  FDRE \raddr_reg_reg[2] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[2]),
        .Q(raddr_reg_reg__0[2]),
        .R(RST));
  FDRE \raddr_reg_reg[3] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[3]),
        .Q(raddr_reg_reg__0[3]),
        .R(RST));
  FDRE \raddr_reg_reg[4] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[4]),
        .Q(raddr_reg_reg__0[4]),
        .R(RST));
  FDRE \raddr_reg_reg[5] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[5]),
        .Q(raddr_reg_reg__0[5]),
        .R(RST));
  FDRE \raddr_reg_reg[6] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[6]),
        .Q(raddr_reg_reg__0[6]),
        .R(RST));
  FDRE \raddr_reg_reg[7] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[7]),
        .Q(raddr_reg_reg__0[7]),
        .R(RST));
  FDRE \raddr_reg_reg[8] 
       (.C(CLK),
        .CE(p_4_in),
        .D(plusOp__0[8]),
        .Q(raddr_reg_reg__0[8]),
        .R(RST));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD00000)) 
    rd_en_i_1__3
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[4] ),
        .I2(fdct_fifo_hf_full),
        .I3(\cur_cmp_idx_reg[1] ),
        .I4(rd_started),
        .I5(rd_en_reg_0),
        .O(rd_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h02)) 
    start_int_i_1
       (.I0(start_int1),
        .I1(\input_rd_cnt_reg[4] ),
        .I2(eoi_fdct_reg_0),
        .O(start_int7_out));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr_reg[0]_i_1 
       (.I0(waddr_reg_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[1]_i_1 
       (.I0(waddr_reg_reg__0[0]),
        .I1(waddr_reg_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr_reg[2]_i_1 
       (.I0(waddr_reg_reg__0[2]),
        .I1(waddr_reg_reg__0[0]),
        .I2(waddr_reg_reg__0[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr_reg[3]_i_1 
       (.I0(waddr_reg_reg__0[3]),
        .I1(waddr_reg_reg__0[1]),
        .I2(waddr_reg_reg__0[0]),
        .I3(waddr_reg_reg__0[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr_reg[4]_i_1 
       (.I0(waddr_reg_reg__0[4]),
        .I1(waddr_reg_reg__0[2]),
        .I2(waddr_reg_reg__0[0]),
        .I3(waddr_reg_reg__0[1]),
        .I4(waddr_reg_reg__0[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr_reg[5]_i_1 
       (.I0(waddr_reg_reg__0[3]),
        .I1(waddr_reg_reg__0[1]),
        .I2(waddr_reg_reg__0[0]),
        .I3(waddr_reg_reg__0[2]),
        .I4(waddr_reg_reg__0[4]),
        .I5(waddr_reg_reg__0[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[6]_i_1 
       (.I0(waddr_reg_reg__0[6]),
        .I1(\waddr_reg[8]_i_2_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr_reg[7]_i_1 
       (.I0(waddr_reg_reg__0[7]),
        .I1(\waddr_reg[8]_i_2_n_0 ),
        .I2(waddr_reg_reg__0[6]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr_reg[8]_i_1 
       (.I0(waddr_reg_reg__0[8]),
        .I1(waddr_reg_reg__0[6]),
        .I2(\waddr_reg[8]_i_2_n_0 ),
        .I3(waddr_reg_reg__0[7]),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr_reg[8]_i_2 
       (.I0(waddr_reg_reg__0[5]),
        .I1(waddr_reg_reg__0[4]),
        .I2(waddr_reg_reg__0[2]),
        .I3(waddr_reg_reg__0[0]),
        .I4(waddr_reg_reg__0[1]),
        .I5(waddr_reg_reg__0[3]),
        .O(\waddr_reg[8]_i_2_n_0 ));
  FDRE \waddr_reg_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[0]),
        .Q(waddr_reg_reg__0[0]),
        .R(RST));
  FDRE \waddr_reg_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[1]),
        .Q(waddr_reg_reg__0[1]),
        .R(RST));
  FDRE \waddr_reg_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[2]),
        .Q(waddr_reg_reg__0[2]),
        .R(RST));
  FDRE \waddr_reg_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[3]),
        .Q(waddr_reg_reg__0[3]),
        .R(RST));
  FDRE \waddr_reg_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[4]),
        .Q(waddr_reg_reg__0[4]),
        .R(RST));
  FDRE \waddr_reg_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[5]),
        .Q(waddr_reg_reg__0[5]),
        .R(RST));
  FDRE \waddr_reg_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[6]),
        .Q(waddr_reg_reg__0[6]),
        .R(RST));
  FDRE \waddr_reg_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[7]),
        .Q(waddr_reg_reg__0[7]),
        .R(RST));
  FDRE \waddr_reg_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[8]),
        .Q(waddr_reg_reg__0[8]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module design_1_JpegEnc_0_0_FIFO__parameterized0
   (q,
    E,
    fifo_rden_reg,
    RST,
    CLK,
    fifo_rden,
    Q,
    d);
  output [11:0]q;
  output [0:0]E;
  output fifo_rden_reg;
  input RST;
  input CLK;
  input fifo_rden;
  input [0:0]Q;
  input [11:0]d;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire RST;
  wire \count_reg[0]_i_1__4_n_0 ;
  wire \count_reg[4]_i_2__0_n_0 ;
  wire \count_reg[4]_i_3__0_n_0 ;
  wire \count_reg[4]_i_4__0_n_0 ;
  wire \count_reg[4]_i_5__0_n_0 ;
  wire \count_reg[4]_i_6__0_n_0 ;
  wire \count_reg[6]_i_1__1_n_0 ;
  wire \count_reg[6]_i_3_n_0 ;
  wire \count_reg[6]_i_4_n_0 ;
  wire \count_reg_reg[4]_i_1__0_n_0 ;
  wire \count_reg_reg[4]_i_1__0_n_1 ;
  wire \count_reg_reg[4]_i_1__0_n_2 ;
  wire \count_reg_reg[4]_i_1__0_n_3 ;
  wire \count_reg_reg[4]_i_1__0_n_4 ;
  wire \count_reg_reg[4]_i_1__0_n_5 ;
  wire \count_reg_reg[4]_i_1__0_n_6 ;
  wire \count_reg_reg[4]_i_1__0_n_7 ;
  wire \count_reg_reg[6]_i_2_n_3 ;
  wire \count_reg_reg[6]_i_2_n_6 ;
  wire \count_reg_reg[6]_i_2_n_7 ;
  wire \count_reg_reg_n_0_[0] ;
  wire \count_reg_reg_n_0_[1] ;
  wire \count_reg_reg_n_0_[2] ;
  wire \count_reg_reg_n_0_[3] ;
  wire \count_reg_reg_n_0_[4] ;
  wire \count_reg_reg_n_0_[5] ;
  wire \count_reg_reg_n_0_[6] ;
  wire [11:0]d;
  wire empty_reg0;
  wire empty_reg_i_2__0_n_0;
  wire fifo_empty;
  wire fifo_rden;
  wire fifo_rden_reg;
  wire full_reg0;
  wire full_reg_i_2__3_n_0;
  wire full_reg_i_3__0_n_0;
  wire full_reg_reg_n_0;
  wire [5:0]plusOp;
  wire [5:0]plusOp__0;
  wire [11:0]q;
  wire [5:0]raddr_reg_reg__0;
  wire [5:0]waddr_reg_reg__0;
  wire we;
  wire [3:1]\NLW_count_reg_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg_reg[6]_i_2_O_UNCONNECTED ;

  design_1_JpegEnc_0_0_RAMF__parameterized1 U_RAMF
       (.CLK(CLK),
        .E(we),
        .Q(Q),
        .d(d),
        .full_reg_reg(full_reg_reg_n_0),
        .q(q),
        .\raddr_reg_reg[5] (raddr_reg_reg__0),
        .\waddr_reg_reg[5] (waddr_reg_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT5 #(
    .INIT(32'hA659A6A6)) 
    \count_reg[0]_i_1__4 
       (.I0(\count_reg_reg_n_0_[0] ),
        .I1(fifo_rden),
        .I2(fifo_empty),
        .I3(full_reg_reg_n_0),
        .I4(Q),
        .O(\count_reg[0]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[4]_i_2__0 
       (.I0(\count_reg_reg_n_0_[1] ),
        .O(\count_reg[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_3__0 
       (.I0(\count_reg_reg_n_0_[3] ),
        .I1(\count_reg_reg_n_0_[4] ),
        .O(\count_reg[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_4__0 
       (.I0(\count_reg_reg_n_0_[2] ),
        .I1(\count_reg_reg_n_0_[3] ),
        .O(\count_reg[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_5__0 
       (.I0(\count_reg_reg_n_0_[1] ),
        .I1(\count_reg_reg_n_0_[2] ),
        .O(\count_reg[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \count_reg[4]_i_6__0 
       (.I0(\count_reg_reg_n_0_[1] ),
        .I1(fifo_empty),
        .I2(fifo_rden),
        .O(\count_reg[4]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2D22)) 
    \count_reg[6]_i_1__1 
       (.I0(Q),
        .I1(full_reg_reg_n_0),
        .I2(fifo_empty),
        .I3(fifo_rden),
        .O(\count_reg[6]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[6]_i_3 
       (.I0(\count_reg_reg_n_0_[5] ),
        .I1(\count_reg_reg_n_0_[6] ),
        .O(\count_reg[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[6]_i_4 
       (.I0(\count_reg_reg_n_0_[4] ),
        .I1(\count_reg_reg_n_0_[5] ),
        .O(\count_reg[6]_i_4_n_0 ));
  FDRE \count_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\count_reg[0]_i_1__4_n_0 ),
        .Q(\count_reg_reg_n_0_[0] ),
        .R(RST));
  FDRE \count_reg_reg[1] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__1_n_0 ),
        .D(\count_reg_reg[4]_i_1__0_n_7 ),
        .Q(\count_reg_reg_n_0_[1] ),
        .R(RST));
  FDRE \count_reg_reg[2] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__1_n_0 ),
        .D(\count_reg_reg[4]_i_1__0_n_6 ),
        .Q(\count_reg_reg_n_0_[2] ),
        .R(RST));
  FDRE \count_reg_reg[3] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__1_n_0 ),
        .D(\count_reg_reg[4]_i_1__0_n_5 ),
        .Q(\count_reg_reg_n_0_[3] ),
        .R(RST));
  FDRE \count_reg_reg[4] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__1_n_0 ),
        .D(\count_reg_reg[4]_i_1__0_n_4 ),
        .Q(\count_reg_reg_n_0_[4] ),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\count_reg_reg[4]_i_1__0_n_0 ,\count_reg_reg[4]_i_1__0_n_1 ,\count_reg_reg[4]_i_1__0_n_2 ,\count_reg_reg[4]_i_1__0_n_3 }),
        .CYINIT(\count_reg_reg_n_0_[0] ),
        .DI({\count_reg_reg_n_0_[3] ,\count_reg_reg_n_0_[2] ,\count_reg_reg_n_0_[1] ,\count_reg[4]_i_2__0_n_0 }),
        .O({\count_reg_reg[4]_i_1__0_n_4 ,\count_reg_reg[4]_i_1__0_n_5 ,\count_reg_reg[4]_i_1__0_n_6 ,\count_reg_reg[4]_i_1__0_n_7 }),
        .S({\count_reg[4]_i_3__0_n_0 ,\count_reg[4]_i_4__0_n_0 ,\count_reg[4]_i_5__0_n_0 ,\count_reg[4]_i_6__0_n_0 }));
  FDRE \count_reg_reg[5] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__1_n_0 ),
        .D(\count_reg_reg[6]_i_2_n_7 ),
        .Q(\count_reg_reg_n_0_[5] ),
        .R(RST));
  FDRE \count_reg_reg[6] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__1_n_0 ),
        .D(\count_reg_reg[6]_i_2_n_6 ),
        .Q(\count_reg_reg_n_0_[6] ),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[6]_i_2 
       (.CI(\count_reg_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_count_reg_reg[6]_i_2_CO_UNCONNECTED [3:1],\count_reg_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_reg_reg_n_0_[4] }),
        .O({\NLW_count_reg_reg[6]_i_2_O_UNCONNECTED [3:2],\count_reg_reg[6]_i_2_n_6 ,\count_reg_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\count_reg[6]_i_3_n_0 ,\count_reg[6]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    dovalid_i_1
       (.I0(fifo_rden),
        .I1(fifo_empty),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000055F75555)) 
    empty_reg_i_1__0
       (.I0(\count_reg_reg_n_0_[0] ),
        .I1(Q),
        .I2(full_reg_reg_n_0),
        .I3(fifo_empty),
        .I4(fifo_rden),
        .I5(empty_reg_i_2__0_n_0),
        .O(empty_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_reg_i_2__0
       (.I0(\count_reg_reg_n_0_[6] ),
        .I1(\count_reg_reg_n_0_[5] ),
        .I2(\count_reg_reg_n_0_[1] ),
        .I3(\count_reg_reg_n_0_[2] ),
        .I4(\count_reg_reg_n_0_[3] ),
        .I5(\count_reg_reg_n_0_[4] ),
        .O(empty_reg_i_2__0_n_0));
  FDSE empty_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_reg0),
        .Q(fifo_empty),
        .S(RST));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT1 #(
    .INIT(2'h1)) 
    fifo_rden_i_1
       (.I0(fifo_empty),
        .O(fifo_rden_reg));
  LUT5 #(
    .INIT(32'h20000002)) 
    full_reg_i_1__0
       (.I0(full_reg_i_2__3_n_0),
        .I1(full_reg_i_3__0_n_0),
        .I2(\count_reg_reg_n_0_[0] ),
        .I3(\count_reg_reg_n_0_[1] ),
        .I4(\count_reg_reg_n_0_[2] ),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'h20220000FFFFFFFF)) 
    full_reg_i_2__3
       (.I0(Q),
        .I1(full_reg_reg_n_0),
        .I2(fifo_empty),
        .I3(fifo_rden),
        .I4(\count_reg_reg_n_0_[5] ),
        .I5(\count_reg_reg_n_0_[4] ),
        .O(full_reg_i_2__3_n_0));
  LUT5 #(
    .INIT(32'hFF7F7E7F)) 
    full_reg_i_3__0
       (.I0(\count_reg_reg_n_0_[3] ),
        .I1(\count_reg_reg_n_0_[2] ),
        .I2(\count_reg_reg_n_0_[4] ),
        .I3(\count_reg_reg_n_0_[6] ),
        .I4(\count_reg_reg_n_0_[5] ),
        .O(full_reg_i_3__0_n_0));
  FDRE full_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(full_reg0),
        .Q(full_reg_reg_n_0),
        .R(RST));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr_reg_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr_reg_reg__0[0]),
        .I1(raddr_reg_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr_reg[2]_i_1__0 
       (.I0(raddr_reg_reg__0[2]),
        .I1(raddr_reg_reg__0[1]),
        .I2(raddr_reg_reg__0[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr_reg_reg__0[3]),
        .I1(raddr_reg_reg__0[0]),
        .I2(raddr_reg_reg__0[1]),
        .I3(raddr_reg_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr_reg[4]_i_1__0 
       (.I0(raddr_reg_reg__0[4]),
        .I1(raddr_reg_reg__0[2]),
        .I2(raddr_reg_reg__0[1]),
        .I3(raddr_reg_reg__0[0]),
        .I4(raddr_reg_reg__0[3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \raddr_reg[5]_i_1__0 
       (.I0(raddr_reg_reg__0[5]),
        .I1(raddr_reg_reg__0[3]),
        .I2(raddr_reg_reg__0[0]),
        .I3(raddr_reg_reg__0[1]),
        .I4(raddr_reg_reg__0[2]),
        .I5(raddr_reg_reg__0[4]),
        .O(plusOp__0[5]));
  FDRE \raddr_reg_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(raddr_reg_reg__0[0]),
        .R(RST));
  FDRE \raddr_reg_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(raddr_reg_reg__0[1]),
        .R(RST));
  FDRE \raddr_reg_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(raddr_reg_reg__0[2]),
        .R(RST));
  FDRE \raddr_reg_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(raddr_reg_reg__0[3]),
        .R(RST));
  FDRE \raddr_reg_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(raddr_reg_reg__0[4]),
        .R(RST));
  FDRE \raddr_reg_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(raddr_reg_reg__0[5]),
        .R(RST));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr_reg[0]_i_1__0 
       (.I0(waddr_reg_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[1]_i_1__0 
       (.I0(waddr_reg_reg__0[0]),
        .I1(waddr_reg_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr_reg[2]_i_1__0 
       (.I0(waddr_reg_reg__0[2]),
        .I1(waddr_reg_reg__0[1]),
        .I2(waddr_reg_reg__0[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr_reg[3]_i_1__0 
       (.I0(waddr_reg_reg__0[3]),
        .I1(waddr_reg_reg__0[0]),
        .I2(waddr_reg_reg__0[1]),
        .I3(waddr_reg_reg__0[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr_reg[4]_i_1__0 
       (.I0(waddr_reg_reg__0[4]),
        .I1(waddr_reg_reg__0[2]),
        .I2(waddr_reg_reg__0[1]),
        .I3(waddr_reg_reg__0[0]),
        .I4(waddr_reg_reg__0[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr_reg[5]_i_1__0 
       (.I0(waddr_reg_reg__0[5]),
        .I1(waddr_reg_reg__0[3]),
        .I2(waddr_reg_reg__0[0]),
        .I3(waddr_reg_reg__0[1]),
        .I4(waddr_reg_reg__0[2]),
        .I5(waddr_reg_reg__0[4]),
        .O(plusOp[5]));
  FDRE \waddr_reg_reg[0] 
       (.C(CLK),
        .CE(we),
        .D(plusOp[0]),
        .Q(waddr_reg_reg__0[0]),
        .R(RST));
  FDRE \waddr_reg_reg[1] 
       (.C(CLK),
        .CE(we),
        .D(plusOp[1]),
        .Q(waddr_reg_reg__0[1]),
        .R(RST));
  FDRE \waddr_reg_reg[2] 
       (.C(CLK),
        .CE(we),
        .D(plusOp[2]),
        .Q(waddr_reg_reg__0[2]),
        .R(RST));
  FDRE \waddr_reg_reg[3] 
       (.C(CLK),
        .CE(we),
        .D(plusOp[3]),
        .Q(waddr_reg_reg__0[3]),
        .R(RST));
  FDRE \waddr_reg_reg[4] 
       (.C(CLK),
        .CE(we),
        .D(plusOp[4]),
        .Q(waddr_reg_reg__0[4]),
        .R(RST));
  FDRE \waddr_reg_reg[5] 
       (.C(CLK),
        .CE(we),
        .D(plusOp[5]),
        .Q(waddr_reg_reg__0[5]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module design_1_JpegEnc_0_0_FIFO__parameterized1
   (empty_reg_reg_0,
    S,
    Q,
    \count_reg_reg[6]_0 ,
    E,
    DI,
    \U_FIFO_1/U_RAMF/mem_reg ,
    \U_FIFO_1/U_RAMF/mem_reg_0 ,
    huf_fifo_empty,
    RST,
    CLK,
    huf_rden,
    huf_buf_sel,
    fifo1_wr,
    rle_buf_sel_s_reg,
    empty_reg_reg_1,
    D);
  output empty_reg_reg_0;
  output [3:0]S;
  output [4:0]Q;
  output [1:0]\count_reg_reg[6]_0 ;
  output [0:0]E;
  output [0:0]DI;
  output [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  output [5:0]\U_FIFO_1/U_RAMF/mem_reg_0 ;
  output huf_fifo_empty;
  input RST;
  input CLK;
  input huf_rden;
  input huf_buf_sel;
  input fifo1_wr;
  input [0:0]rle_buf_sel_s_reg;
  input empty_reg_reg_1;
  input [5:0]D;

  wire CLK;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire RST;
  wire [3:0]S;
  wire [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  wire [5:0]\U_FIFO_1/U_RAMF/mem_reg_0 ;
  wire \count_reg[0]_i_1_n_0 ;
  wire \count_reg[6]_i_1_n_0 ;
  wire [1:0]\count_reg_reg[6]_0 ;
  wire [6:5]count_reg_reg__0;
  wire empty_reg0;
  wire empty_reg_i_2__1_n_0;
  wire empty_reg_reg_0;
  wire empty_reg_reg_1;
  wire fifo1_wr;
  wire full_reg;
  wire full_reg0;
  wire full_reg_i_2_n_0;
  wire huf_buf_sel;
  wire huf_fifo_empty;
  wire huf_rden;
  wire [5:0]plusOp__0;
  wire [5:0]plusOp__1;
  wire [0:0]rle_buf_sel_s_reg;

  LUT2 #(
    .INIT(4'h9)) 
    count_reg0_carry__0_i_1
       (.I0(count_reg_reg__0[5]),
        .I1(count_reg_reg__0[6]),
        .O(\count_reg_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0_carry__0_i_2
       (.I0(Q[4]),
        .I1(count_reg_reg__0[5]),
        .O(\count_reg_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    count_reg0_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    count_reg0_carry_i_5
       (.I0(Q[1]),
        .I1(empty_reg_reg_0),
        .I2(huf_rden),
        .I3(huf_buf_sel),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[0]_i_1 
       (.I0(Q[0]),
        .O(\count_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4B444444)) 
    \count_reg[6]_i_1 
       (.I0(full_reg),
        .I1(fifo1_wr),
        .I2(empty_reg_reg_0),
        .I3(huf_rden),
        .I4(huf_buf_sel),
        .O(\count_reg[6]_i_1_n_0 ));
  FDRE \count_reg_reg[0] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(\count_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(RST));
  FDRE \count_reg_reg[1] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(RST));
  FDRE \count_reg_reg[2] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(RST));
  FDRE \count_reg_reg[3] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(RST));
  FDRE \count_reg_reg[4] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(RST));
  FDRE \count_reg_reg[5] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(D[4]),
        .Q(count_reg_reg__0[5]),
        .R(RST));
  FDRE \count_reg_reg[6] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1_n_0 ),
        .D(D[5]),
        .Q(count_reg_reg__0[6]),
        .R(RST));
  LUT6 #(
    .INIT(64'h222222222A222222)) 
    empty_reg_i_1__1
       (.I0(empty_reg_i_2__1_n_0),
        .I1(Q[0]),
        .I2(empty_reg_reg_0),
        .I3(huf_rden),
        .I4(huf_buf_sel),
        .I5(E),
        .O(empty_reg0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_reg_i_2__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(count_reg_reg__0[6]),
        .I5(count_reg_reg__0[5]),
        .O(empty_reg_i_2__1_n_0));
  FDSE empty_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_reg0),
        .Q(empty_reg_reg_0),
        .S(RST));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    full_reg_i_1__1
       (.I0(full_reg_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'h0300034003000300)) 
    full_reg_i_2
       (.I0(rle_buf_sel_s_reg),
        .I1(Q[4]),
        .I2(count_reg_reg__0[5]),
        .I3(count_reg_reg__0[6]),
        .I4(full_reg),
        .I5(fifo1_wr),
        .O(full_reg_i_2_n_0));
  FDRE full_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(full_reg0),
        .Q(full_reg),
        .R(RST));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_1__3
       (.I0(fifo1_wr),
        .I1(full_reg),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr_reg[0]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[1]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \raddr_reg[2]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \raddr_reg[3]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [3]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg_0 [3]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg_0 [4]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg_0 [5]),
        .O(plusOp__1[5]));
  FDRE \raddr_reg_reg[0] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__1[0]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg_0 [0]),
        .R(RST));
  FDRE \raddr_reg_reg[1] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__1[1]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg_0 [1]),
        .R(RST));
  FDRE \raddr_reg_reg[2] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__1[2]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg_0 [2]),
        .R(RST));
  FDRE \raddr_reg_reg[3] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__1[3]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg_0 [3]),
        .R(RST));
  FDRE \raddr_reg_reg[4] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__1[4]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg_0 [4]),
        .R(RST));
  FDRE \raddr_reg_reg[5] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__1[5]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg_0 [5]),
        .R(RST));
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_2 
       (.I0(empty_reg_reg_0),
        .I1(huf_buf_sel),
        .I2(empty_reg_reg_1),
        .O(huf_fifo_empty));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr_reg[0]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[1]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \waddr_reg[2]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \waddr_reg[3]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [2]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \waddr_reg[4]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [2]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [3]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr_reg[5]_i_1__1 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg [3]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg [2]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg [4]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg [5]),
        .O(plusOp__0[5]));
  FDRE \waddr_reg_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg [0]),
        .R(RST));
  FDRE \waddr_reg_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg [1]),
        .R(RST));
  FDRE \waddr_reg_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg [2]),
        .R(RST));
  FDRE \waddr_reg_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg [3]),
        .R(RST));
  FDRE \waddr_reg_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg [4]),
        .R(RST));
  FDRE \waddr_reg_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg [5]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module design_1_JpegEnc_0_0_FIFO__parameterized1_0
   (empty_reg_reg_0,
    S,
    Q,
    \count_reg_reg[6]_0 ,
    E,
    DI,
    \U_FIFO_2/U_RAMF/mem_reg ,
    \U_FIFO_2/U_RAMF/mem_reg_0 ,
    RST,
    CLK,
    huf_rden,
    huf_buf_sel,
    fifo2_wr_reg,
    rle_buf_sel_s_reg,
    D);
  output empty_reg_reg_0;
  output [3:0]S;
  output [4:0]Q;
  output [1:0]\count_reg_reg[6]_0 ;
  output [0:0]E;
  output [0:0]DI;
  output [5:0]\U_FIFO_2/U_RAMF/mem_reg ;
  output [5:0]\U_FIFO_2/U_RAMF/mem_reg_0 ;
  input RST;
  input CLK;
  input huf_rden;
  input huf_buf_sel;
  input fifo2_wr_reg;
  input [0:0]rle_buf_sel_s_reg;
  input [5:0]D;

  wire CLK;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire RST;
  wire [3:0]S;
  wire [5:0]\U_FIFO_2/U_RAMF/mem_reg ;
  wire [5:0]\U_FIFO_2/U_RAMF/mem_reg_0 ;
  wire \count_reg[0]_i_1__0_n_0 ;
  wire \count_reg[6]_i_1__0_n_0 ;
  wire [1:0]\count_reg_reg[6]_0 ;
  wire [6:5]count_reg_reg__0;
  wire empty_reg_i_1__2_n_0;
  wire empty_reg_i_2__2_n_0;
  wire empty_reg_reg_0;
  wire fifo2_wr_reg;
  wire full_reg_i_1__2_n_0;
  wire full_reg_i_2__0_n_0;
  wire full_reg_reg_n_0;
  wire huf_buf_sel;
  wire huf_rden;
  wire [5:0]plusOp__2;
  wire [5:0]plusOp__3;
  wire [0:0]rle_buf_sel_s_reg;

  LUT2 #(
    .INIT(4'h9)) 
    count_reg0__15_carry__0_i_1
       (.I0(count_reg_reg__0[5]),
        .I1(count_reg_reg__0[6]),
        .O(\count_reg_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0__15_carry__0_i_2
       (.I0(Q[4]),
        .I1(count_reg_reg__0[5]),
        .O(\count_reg_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    count_reg0__15_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0__15_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0__15_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    count_reg0__15_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    count_reg0__15_carry_i_5
       (.I0(Q[1]),
        .I1(empty_reg_reg_0),
        .I2(huf_rden),
        .I3(huf_buf_sel),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_reg[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h44444B44)) 
    \count_reg[6]_i_1__0 
       (.I0(full_reg_reg_n_0),
        .I1(fifo2_wr_reg),
        .I2(empty_reg_reg_0),
        .I3(huf_rden),
        .I4(huf_buf_sel),
        .O(\count_reg[6]_i_1__0_n_0 ));
  FDRE \count_reg_reg[0] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(\count_reg[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(RST));
  FDRE \count_reg_reg[1] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(RST));
  FDRE \count_reg_reg[2] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(RST));
  FDRE \count_reg_reg[3] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(RST));
  FDRE \count_reg_reg[4] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(RST));
  FDRE \count_reg_reg[5] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(count_reg_reg__0[5]),
        .R(RST));
  FDRE \count_reg_reg[6] 
       (.C(CLK),
        .CE(\count_reg[6]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(count_reg_reg__0[6]),
        .R(RST));
  LUT6 #(
    .INIT(64'h2222222222222A22)) 
    empty_reg_i_1__2
       (.I0(empty_reg_i_2__2_n_0),
        .I1(Q[0]),
        .I2(empty_reg_reg_0),
        .I3(huf_rden),
        .I4(huf_buf_sel),
        .I5(E),
        .O(empty_reg_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_reg_i_2__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(count_reg_reg__0[6]),
        .I5(count_reg_reg__0[5]),
        .O(empty_reg_i_2__2_n_0));
  FDSE empty_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_reg_i_1__2_n_0),
        .Q(empty_reg_reg_0),
        .S(RST));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    full_reg_i_1__2
       (.I0(full_reg_i_2__0_n_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(full_reg_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0300034003000300)) 
    full_reg_i_2__0
       (.I0(rle_buf_sel_s_reg),
        .I1(Q[4]),
        .I2(count_reg_reg__0[5]),
        .I3(count_reg_reg__0[6]),
        .I4(full_reg_reg_n_0),
        .I5(fifo2_wr_reg),
        .O(full_reg_i_2__0_n_0));
  FDRE full_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(full_reg_i_1__2_n_0),
        .Q(full_reg_reg_n_0),
        .R(RST));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_1__4
       (.I0(fifo2_wr_reg),
        .I1(full_reg_reg_n_0),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr_reg[0]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .O(plusOp__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[1]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg_0 [1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \raddr_reg[2]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg_0 [1]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg_0 [2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \raddr_reg[3]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg_0 [1]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg_0 [2]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg_0 [3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg_0 [2]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg_0 [1]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg_0 [3]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg_0 [4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg_0 [3]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg_0 [1]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg_0 [2]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg_0 [4]),
        .I5(\U_FIFO_2/U_RAMF/mem_reg_0 [5]),
        .O(plusOp__3[5]));
  FDRE \raddr_reg_reg[0] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__3[0]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_0 [0]),
        .R(RST));
  FDRE \raddr_reg_reg[1] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__3[1]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_0 [1]),
        .R(RST));
  FDRE \raddr_reg_reg[2] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__3[2]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_0 [2]),
        .R(RST));
  FDRE \raddr_reg_reg[3] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__3[3]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_0 [3]),
        .R(RST));
  FDRE \raddr_reg_reg[4] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__3[4]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_0 [4]),
        .R(RST));
  FDRE \raddr_reg_reg[5] 
       (.C(CLK),
        .CE(rle_buf_sel_s_reg),
        .D(plusOp__3[5]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_0 [5]),
        .R(RST));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr_reg[0]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[1]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg [1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \waddr_reg[2]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg [1]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg [2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \waddr_reg[3]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg [1]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg [2]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg [3]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \waddr_reg[4]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg [2]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg [1]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg [3]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg [4]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr_reg[5]_i_1__2 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg [3]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg [1]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg [2]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg [4]),
        .I5(\U_FIFO_2/U_RAMF/mem_reg [5]),
        .O(plusOp__2[5]));
  FDRE \waddr_reg_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg [0]),
        .R(RST));
  FDRE \waddr_reg_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg [1]),
        .R(RST));
  FDRE \waddr_reg_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg [2]),
        .R(RST));
  FDRE \waddr_reg_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg [3]),
        .R(RST));
  FDRE \waddr_reg_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg [4]),
        .R(RST));
  FDRE \waddr_reg_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg [5]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module design_1_JpegEnc_0_0_FIFO__parameterized2
   (E,
    Q,
    \U_FIFO_1/U_RAMF/mem_reg__0 ,
    p_0_in,
    D,
    RST,
    CLK,
    fifo1_rd_reg,
    fifo1_wr,
    empty_reg_reg_0,
    bs_buf_sel,
    DOBDO,
    \U_FIFO_2/U_RAMF/mem_reg__0 );
  output [0:0]E;
  output [6:0]Q;
  output [6:0]\U_FIFO_1/U_RAMF/mem_reg__0 ;
  output p_0_in;
  output [7:0]D;
  input RST;
  input CLK;
  input fifo1_rd_reg;
  input fifo1_wr;
  input empty_reg_reg_0;
  input bs_buf_sel;
  input [7:0]DOBDO;
  input [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;

  wire CLK;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire RST;
  wire [6:0]\U_FIFO_1/U_RAMF/mem_reg__0 ;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  wire bs_buf_sel;
  wire \count_reg[0]_i_1__1_n_0 ;
  wire \count_reg[4]_i_2__1_n_0 ;
  wire \count_reg[4]_i_3__1_n_0 ;
  wire \count_reg[4]_i_4__1_n_0 ;
  wire \count_reg[4]_i_5__1_n_0 ;
  wire \count_reg[4]_i_6__1_n_0 ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_3_n_0 ;
  wire \count_reg[7]_i_4_n_0 ;
  wire \count_reg[7]_i_5_n_0 ;
  wire \count_reg_reg[4]_i_1__1_n_0 ;
  wire \count_reg_reg[4]_i_1__1_n_1 ;
  wire \count_reg_reg[4]_i_1__1_n_2 ;
  wire \count_reg_reg[4]_i_1__1_n_3 ;
  wire \count_reg_reg[4]_i_1__1_n_4 ;
  wire \count_reg_reg[4]_i_1__1_n_5 ;
  wire \count_reg_reg[4]_i_1__1_n_6 ;
  wire \count_reg_reg[4]_i_1__1_n_7 ;
  wire \count_reg_reg[7]_i_2_n_2 ;
  wire \count_reg_reg[7]_i_2_n_3 ;
  wire \count_reg_reg[7]_i_2_n_5 ;
  wire \count_reg_reg[7]_i_2_n_6 ;
  wire \count_reg_reg[7]_i_2_n_7 ;
  wire [7:0]count_reg_reg__0;
  wire empty_reg;
  wire empty_reg0;
  wire empty_reg_i_2__3_n_0;
  wire empty_reg_reg_0;
  wire fifo1_rd_reg;
  wire fifo1_wr;
  wire full_reg;
  wire full_reg0;
  wire full_reg_i_2__1_n_0;
  wire p_0_in;
  wire [6:0]plusOp;
  wire [6:0]plusOp__0;
  wire \raddr_reg[6]_i_3_n_0 ;
  wire sel;
  wire \waddr_reg[6]_i_2_n_0 ;
  wire [3:2]\NLW_count_reg_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg_reg[7]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[0]_i_1__1 
       (.I0(count_reg_reg__0[0]),
        .O(\count_reg[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[4]_i_2__1 
       (.I0(count_reg_reg__0[1]),
        .O(\count_reg[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_3__1 
       (.I0(count_reg_reg__0[3]),
        .I1(count_reg_reg__0[4]),
        .O(\count_reg[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_4__1 
       (.I0(count_reg_reg__0[2]),
        .I1(count_reg_reg__0[3]),
        .O(\count_reg[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_5__1 
       (.I0(count_reg_reg__0[1]),
        .I1(count_reg_reg__0[2]),
        .O(\count_reg[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \count_reg[4]_i_6__1 
       (.I0(count_reg_reg__0[1]),
        .I1(empty_reg),
        .I2(fifo1_rd_reg),
        .O(\count_reg[4]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h22D2)) 
    \count_reg[7]_i_1 
       (.I0(fifo1_rd_reg),
        .I1(empty_reg),
        .I2(fifo1_wr),
        .I3(full_reg),
        .O(\count_reg[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[7]_i_3 
       (.I0(count_reg_reg__0[6]),
        .I1(count_reg_reg__0[7]),
        .O(\count_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[7]_i_4 
       (.I0(count_reg_reg__0[5]),
        .I1(count_reg_reg__0[6]),
        .O(\count_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[7]_i_5 
       (.I0(count_reg_reg__0[4]),
        .I1(count_reg_reg__0[5]),
        .O(\count_reg[7]_i_5_n_0 ));
  FDRE \count_reg_reg[0] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg[0]_i_1__1_n_0 ),
        .Q(count_reg_reg__0[0]),
        .R(RST));
  FDRE \count_reg_reg[1] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[4]_i_1__1_n_7 ),
        .Q(count_reg_reg__0[1]),
        .R(RST));
  FDRE \count_reg_reg[2] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[4]_i_1__1_n_6 ),
        .Q(count_reg_reg__0[2]),
        .R(RST));
  FDRE \count_reg_reg[3] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[4]_i_1__1_n_5 ),
        .Q(count_reg_reg__0[3]),
        .R(RST));
  FDRE \count_reg_reg[4] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[4]_i_1__1_n_4 ),
        .Q(count_reg_reg__0[4]),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\count_reg_reg[4]_i_1__1_n_0 ,\count_reg_reg[4]_i_1__1_n_1 ,\count_reg_reg[4]_i_1__1_n_2 ,\count_reg_reg[4]_i_1__1_n_3 }),
        .CYINIT(count_reg_reg__0[0]),
        .DI({count_reg_reg__0[3:1],\count_reg[4]_i_2__1_n_0 }),
        .O({\count_reg_reg[4]_i_1__1_n_4 ,\count_reg_reg[4]_i_1__1_n_5 ,\count_reg_reg[4]_i_1__1_n_6 ,\count_reg_reg[4]_i_1__1_n_7 }),
        .S({\count_reg[4]_i_3__1_n_0 ,\count_reg[4]_i_4__1_n_0 ,\count_reg[4]_i_5__1_n_0 ,\count_reg[4]_i_6__1_n_0 }));
  FDRE \count_reg_reg[5] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[7]_i_2_n_7 ),
        .Q(count_reg_reg__0[5]),
        .R(RST));
  FDRE \count_reg_reg[6] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[7]_i_2_n_6 ),
        .Q(count_reg_reg__0[6]),
        .R(RST));
  FDRE \count_reg_reg[7] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1_n_0 ),
        .D(\count_reg_reg[7]_i_2_n_5 ),
        .Q(count_reg_reg__0[7]),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[7]_i_2 
       (.CI(\count_reg_reg[4]_i_1__1_n_0 ),
        .CO({\NLW_count_reg_reg[7]_i_2_CO_UNCONNECTED [3:2],\count_reg_reg[7]_i_2_n_2 ,\count_reg_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,count_reg_reg__0[5:4]}),
        .O({\NLW_count_reg_reg[7]_i_2_O_UNCONNECTED [3],\count_reg_reg[7]_i_2_n_5 ,\count_reg_reg[7]_i_2_n_6 ,\count_reg_reg[7]_i_2_n_7 }),
        .S({1'b0,\count_reg[7]_i_3_n_0 ,\count_reg[7]_i_4_n_0 ,\count_reg[7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I2(bs_buf_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .I2(bs_buf_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .I2(bs_buf_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [3]),
        .I2(bs_buf_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [4]),
        .I2(bs_buf_sel),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [5]),
        .I2(bs_buf_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [6]),
        .I2(bs_buf_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_out[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [7]),
        .I2(bs_buf_sel),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_reg_i_1__3
       (.I0(empty_reg_i_2__3_n_0),
        .I1(count_reg_reg__0[3]),
        .I2(count_reg_reg__0[4]),
        .I3(count_reg_reg__0[1]),
        .I4(count_reg_reg__0[2]),
        .O(empty_reg0));
  LUT6 #(
    .INIT(64'h000000000000004F)) 
    empty_reg_i_2__3
       (.I0(E),
        .I1(sel),
        .I2(count_reg_reg__0[0]),
        .I3(count_reg_reg__0[5]),
        .I4(count_reg_reg__0[7]),
        .I5(count_reg_reg__0[6]),
        .O(empty_reg_i_2__3_n_0));
  FDSE empty_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_reg0),
        .Q(empty_reg),
        .S(RST));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    fifo_empty_i_1
       (.I0(empty_reg),
        .I1(empty_reg_reg_0),
        .I2(bs_buf_sel),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    full_reg_i_1__3
       (.I0(full_reg_i_2__1_n_0),
        .I1(count_reg_reg__0[2]),
        .I2(count_reg_reg__0[4]),
        .I3(count_reg_reg__0[3]),
        .I4(count_reg_reg__0[0]),
        .I5(count_reg_reg__0[1]),
        .O(full_reg0));
  LUT6 #(
    .INIT(64'h10000000000000AA)) 
    full_reg_i_2__1
       (.I0(count_reg_reg__0[7]),
        .I1(sel),
        .I2(E),
        .I3(count_reg_reg__0[5]),
        .I4(count_reg_reg__0[6]),
        .I5(count_reg_reg__0[4]),
        .O(full_reg_i_2__1_n_0));
  FDRE full_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(full_reg0),
        .Q(full_reg),
        .R(RST));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg__0_i_1
       (.I0(fifo1_wr),
        .I1(full_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr_reg[0]_i_1__3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[1]_i_1__3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \raddr_reg[2]_i_1__3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg__0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \raddr_reg[3]_i_1__3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg__0 [2]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg__0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_1__3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [2]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg__0 [3]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg__0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_1__3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [3]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg__0 [2]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg__0 [4]),
        .I5(\U_FIFO_1/U_RAMF/mem_reg__0 [5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr_reg[6]_i_1__0 
       (.I0(fifo1_rd_reg),
        .I1(empty_reg),
        .O(sel));
  LUT3 #(
    .INIT(8'h78)) 
    \raddr_reg[6]_i_2 
       (.I0(\raddr_reg[6]_i_3_n_0 ),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [5]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg__0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3 
       (.I0(\U_FIFO_1/U_RAMF/mem_reg__0 [4]),
        .I1(\U_FIFO_1/U_RAMF/mem_reg__0 [2]),
        .I2(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .I3(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .I4(\U_FIFO_1/U_RAMF/mem_reg__0 [3]),
        .O(\raddr_reg[6]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[0]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [0]),
        .R(RST));
  FDRE \raddr_reg_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[1]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [1]),
        .R(RST));
  FDRE \raddr_reg_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[2]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [2]),
        .R(RST));
  FDRE \raddr_reg_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[3]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [3]),
        .R(RST));
  FDRE \raddr_reg_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[4]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [4]),
        .R(RST));
  FDRE \raddr_reg_reg[5] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[5]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [5]),
        .R(RST));
  FDRE \raddr_reg_reg[6] 
       (.C(CLK),
        .CE(sel),
        .D(plusOp__0[6]),
        .Q(\U_FIFO_1/U_RAMF/mem_reg__0 [6]),
        .R(RST));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr_reg[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \waddr_reg[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \waddr_reg[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \waddr_reg[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr_reg[5]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \waddr_reg[6]_i_1__0 
       (.I0(\waddr_reg[6]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr_reg[6]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\waddr_reg[6]_i_2_n_0 ));
  FDRE \waddr_reg_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(RST));
  FDRE \waddr_reg_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(RST));
  FDRE \waddr_reg_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(RST));
  FDRE \waddr_reg_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(RST));
  FDRE \waddr_reg_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(RST));
  FDRE \waddr_reg_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(RST));
  FDRE \waddr_reg_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "FIFO" *) 
module design_1_JpegEnc_0_0_FIFO__parameterized2_2
   (\count_reg_reg[0]_0 ,
    E,
    Q,
    \U_FIFO_2/U_RAMF/mem_reg__0 ,
    RST,
    CLK,
    fifo2_rd_reg,
    fifo2_wr);
  output \count_reg_reg[0]_0 ;
  output [0:0]E;
  output [6:0]Q;
  output [6:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  input RST;
  input CLK;
  input fifo2_rd_reg;
  input fifo2_wr;

  wire CLK;
  wire [0:0]E;
  wire [6:0]Q;
  wire RST;
  wire [6:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  wire \count_reg[0]_i_1__2_n_0 ;
  wire \count_reg[4]_i_2__2_n_0 ;
  wire \count_reg[4]_i_3__2_n_0 ;
  wire \count_reg[4]_i_4__2_n_0 ;
  wire \count_reg[4]_i_5__2_n_0 ;
  wire \count_reg[4]_i_6__2_n_0 ;
  wire \count_reg[7]_i_1__0_n_0 ;
  wire \count_reg[7]_i_3__0_n_0 ;
  wire \count_reg[7]_i_4__0_n_0 ;
  wire \count_reg[7]_i_5__0_n_0 ;
  wire \count_reg_reg[0]_0 ;
  wire \count_reg_reg[4]_i_1__2_n_0 ;
  wire \count_reg_reg[4]_i_1__2_n_1 ;
  wire \count_reg_reg[4]_i_1__2_n_2 ;
  wire \count_reg_reg[4]_i_1__2_n_3 ;
  wire \count_reg_reg[4]_i_1__2_n_4 ;
  wire \count_reg_reg[4]_i_1__2_n_5 ;
  wire \count_reg_reg[4]_i_1__2_n_6 ;
  wire \count_reg_reg[4]_i_1__2_n_7 ;
  wire \count_reg_reg[7]_i_2__0_n_2 ;
  wire \count_reg_reg[7]_i_2__0_n_3 ;
  wire \count_reg_reg[7]_i_2__0_n_5 ;
  wire \count_reg_reg[7]_i_2__0_n_6 ;
  wire \count_reg_reg[7]_i_2__0_n_7 ;
  wire [7:0]count_reg_reg__0;
  wire empty_reg_i_1__4_n_0;
  wire empty_reg_i_2__4_n_0;
  wire fifo2_rd_reg;
  wire fifo2_wr;
  wire full_reg_i_1__4_n_0;
  wire full_reg_i_2__2_n_0;
  wire full_reg_reg_n_0;
  wire [6:0]plusOp__1;
  wire [6:0]plusOp__2;
  wire \raddr_reg[6]_i_1__1_n_0 ;
  wire \raddr_reg[6]_i_3__0_n_0 ;
  wire \waddr_reg[6]_i_2__0_n_0 ;
  wire [3:2]\NLW_count_reg_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_reg_reg[7]_i_2__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[0]_i_1__2 
       (.I0(count_reg_reg__0[0]),
        .O(\count_reg[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_reg[4]_i_2__2 
       (.I0(count_reg_reg__0[1]),
        .O(\count_reg[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_3__2 
       (.I0(count_reg_reg__0[3]),
        .I1(count_reg_reg__0[4]),
        .O(\count_reg[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_4__2 
       (.I0(count_reg_reg__0[2]),
        .I1(count_reg_reg__0[3]),
        .O(\count_reg[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[4]_i_5__2 
       (.I0(count_reg_reg__0[1]),
        .I1(count_reg_reg__0[2]),
        .O(\count_reg[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \count_reg[4]_i_6__2 
       (.I0(count_reg_reg__0[1]),
        .I1(\count_reg_reg[0]_0 ),
        .I2(fifo2_rd_reg),
        .O(\count_reg[4]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h22D2)) 
    \count_reg[7]_i_1__0 
       (.I0(fifo2_rd_reg),
        .I1(\count_reg_reg[0]_0 ),
        .I2(fifo2_wr),
        .I3(full_reg_reg_n_0),
        .O(\count_reg[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[7]_i_3__0 
       (.I0(count_reg_reg__0[6]),
        .I1(count_reg_reg__0[7]),
        .O(\count_reg[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[7]_i_4__0 
       (.I0(count_reg_reg__0[5]),
        .I1(count_reg_reg__0[6]),
        .O(\count_reg[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_reg[7]_i_5__0 
       (.I0(count_reg_reg__0[4]),
        .I1(count_reg_reg__0[5]),
        .O(\count_reg[7]_i_5__0_n_0 ));
  FDRE \count_reg_reg[0] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg[0]_i_1__2_n_0 ),
        .Q(count_reg_reg__0[0]),
        .R(RST));
  FDRE \count_reg_reg[1] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[4]_i_1__2_n_7 ),
        .Q(count_reg_reg__0[1]),
        .R(RST));
  FDRE \count_reg_reg[2] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[4]_i_1__2_n_6 ),
        .Q(count_reg_reg__0[2]),
        .R(RST));
  FDRE \count_reg_reg[3] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[4]_i_1__2_n_5 ),
        .Q(count_reg_reg__0[3]),
        .R(RST));
  FDRE \count_reg_reg[4] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[4]_i_1__2_n_4 ),
        .Q(count_reg_reg__0[4]),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\count_reg_reg[4]_i_1__2_n_0 ,\count_reg_reg[4]_i_1__2_n_1 ,\count_reg_reg[4]_i_1__2_n_2 ,\count_reg_reg[4]_i_1__2_n_3 }),
        .CYINIT(count_reg_reg__0[0]),
        .DI({count_reg_reg__0[3:1],\count_reg[4]_i_2__2_n_0 }),
        .O({\count_reg_reg[4]_i_1__2_n_4 ,\count_reg_reg[4]_i_1__2_n_5 ,\count_reg_reg[4]_i_1__2_n_6 ,\count_reg_reg[4]_i_1__2_n_7 }),
        .S({\count_reg[4]_i_3__2_n_0 ,\count_reg[4]_i_4__2_n_0 ,\count_reg[4]_i_5__2_n_0 ,\count_reg[4]_i_6__2_n_0 }));
  FDRE \count_reg_reg[5] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[7]_i_2__0_n_7 ),
        .Q(count_reg_reg__0[5]),
        .R(RST));
  FDRE \count_reg_reg[6] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[7]_i_2__0_n_6 ),
        .Q(count_reg_reg__0[6]),
        .R(RST));
  FDRE \count_reg_reg[7] 
       (.C(CLK),
        .CE(\count_reg[7]_i_1__0_n_0 ),
        .D(\count_reg_reg[7]_i_2__0_n_5 ),
        .Q(count_reg_reg__0[7]),
        .R(RST));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg_reg[7]_i_2__0 
       (.CI(\count_reg_reg[4]_i_1__2_n_0 ),
        .CO({\NLW_count_reg_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\count_reg_reg[7]_i_2__0_n_2 ,\count_reg_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,count_reg_reg__0[5:4]}),
        .O({\NLW_count_reg_reg[7]_i_2__0_O_UNCONNECTED [3],\count_reg_reg[7]_i_2__0_n_5 ,\count_reg_reg[7]_i_2__0_n_6 ,\count_reg_reg[7]_i_2__0_n_7 }),
        .S({1'b0,\count_reg[7]_i_3__0_n_0 ,\count_reg[7]_i_4__0_n_0 ,\count_reg[7]_i_5__0_n_0 }));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_reg_i_1__4
       (.I0(empty_reg_i_2__4_n_0),
        .I1(count_reg_reg__0[3]),
        .I2(count_reg_reg__0[4]),
        .I3(count_reg_reg__0[1]),
        .I4(count_reg_reg__0[2]),
        .O(empty_reg_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h000000000000004F)) 
    empty_reg_i_2__4
       (.I0(E),
        .I1(\raddr_reg[6]_i_1__1_n_0 ),
        .I2(count_reg_reg__0[0]),
        .I3(count_reg_reg__0[5]),
        .I4(count_reg_reg__0[7]),
        .I5(count_reg_reg__0[6]),
        .O(empty_reg_i_2__4_n_0));
  FDSE empty_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_reg_i_1__4_n_0),
        .Q(\count_reg_reg[0]_0 ),
        .S(RST));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    full_reg_i_1__4
       (.I0(full_reg_i_2__2_n_0),
        .I1(count_reg_reg__0[2]),
        .I2(count_reg_reg__0[4]),
        .I3(count_reg_reg__0[3]),
        .I4(count_reg_reg__0[0]),
        .I5(count_reg_reg__0[1]),
        .O(full_reg_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h10000000000000AA)) 
    full_reg_i_2__2
       (.I0(count_reg_reg__0[7]),
        .I1(\raddr_reg[6]_i_1__1_n_0 ),
        .I2(E),
        .I3(count_reg_reg__0[5]),
        .I4(count_reg_reg__0[6]),
        .I5(count_reg_reg__0[4]),
        .O(full_reg_i_2__2_n_0));
  FDRE full_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .D(full_reg_i_1__4_n_0),
        .Q(full_reg_reg_n_0),
        .R(RST));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg__0_i_1__0
       (.I0(fifo2_wr),
        .I1(full_reg_reg_n_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr_reg[0]_i_1__4 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr_reg[1]_i_1__4 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \raddr_reg[2]_i_1__4 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \raddr_reg[3]_i_1__4 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg__0 [3]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_1__4 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg__0 [3]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg__0 [4]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_1__4 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [3]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg__0 [4]),
        .I5(\U_FIFO_2/U_RAMF/mem_reg__0 [5]),
        .O(plusOp__2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr_reg[6]_i_1__1 
       (.I0(fifo2_rd_reg),
        .I1(\count_reg_reg[0]_0 ),
        .O(\raddr_reg[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \raddr_reg[6]_i_2__0 
       (.I0(\raddr_reg[6]_i_3__0_n_0 ),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [5]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg__0 [6]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3__0 
       (.I0(\U_FIFO_2/U_RAMF/mem_reg__0 [4]),
        .I1(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .I2(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .I3(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .I4(\U_FIFO_2/U_RAMF/mem_reg__0 [3]),
        .O(\raddr_reg[6]_i_3__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[0]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [0]),
        .R(RST));
  FDRE \raddr_reg_reg[1] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[1]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [1]),
        .R(RST));
  FDRE \raddr_reg_reg[2] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[2]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [2]),
        .R(RST));
  FDRE \raddr_reg_reg[3] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[3]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [3]),
        .R(RST));
  FDRE \raddr_reg_reg[4] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[4]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [4]),
        .R(RST));
  FDRE \raddr_reg_reg[5] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[5]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [5]),
        .R(RST));
  FDRE \raddr_reg_reg[6] 
       (.C(CLK),
        .CE(\raddr_reg[6]_i_1__1_n_0 ),
        .D(plusOp__2[6]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg__0 [6]),
        .R(RST));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr_reg[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr_reg[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \waddr_reg[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \waddr_reg[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \waddr_reg[4]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr_reg[5]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \waddr_reg[6]_i_1__1 
       (.I0(\waddr_reg[6]_i_2__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr_reg[6]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\waddr_reg[6]_i_2__0_n_0 ));
  FDRE \waddr_reg_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .R(RST));
  FDRE \waddr_reg_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(RST));
  FDRE \waddr_reg_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(RST));
  FDRE \waddr_reg_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(RST));
  FDRE \waddr_reg_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(RST));
  FDRE \waddr_reg_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(RST));
  FDRE \waddr_reg_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(RST));
endmodule

module design_1_JpegEnc_0_0_FinitePrecRndNrst
   (ramwe_s,
    ramwe1_s,
    \latchbuf_reg_reg[7][10] ,
    \stage2_cnt_reg_reg[4] ,
    CLK,
    odv_d5_reg_c,
    RST,
    Q,
    memswitchwr_s);
  output ramwe_s;
  output ramwe1_s;
  output [9:0]\latchbuf_reg_reg[7][10] ;
  input \stage2_cnt_reg_reg[4] ;
  input CLK;
  input odv_d5_reg_c;
  input RST;
  input [11:0]Q;
  input memswitchwr_s;

  wire CLK;
  wire [11:0]Q;
  wire RST;
  wire \data_round_f[13]_i_2_n_0 ;
  wire \data_round_f_reg[13]_i_1_n_0 ;
  wire \data_round_f_reg[13]_i_1_n_1 ;
  wire \data_round_f_reg[13]_i_1_n_2 ;
  wire \data_round_f_reg[13]_i_1_n_3 ;
  wire \data_round_f_reg[17]_i_1_n_0 ;
  wire \data_round_f_reg[17]_i_1_n_1 ;
  wire \data_round_f_reg[17]_i_1_n_2 ;
  wire \data_round_f_reg[17]_i_1_n_3 ;
  wire \data_round_f_reg[21]_i_1_n_1 ;
  wire \data_round_f_reg[21]_i_1_n_2 ;
  wire \data_round_f_reg[21]_i_1_n_3 ;
  wire \data_rs[0]_i_1__0_n_0 ;
  wire \data_rs[1]_i_1__0_n_0 ;
  wire \data_rs[2]_i_1__0_n_0 ;
  wire \data_rs[3]_i_1__0_n_0 ;
  wire \data_rs[4]_i_1__0_n_0 ;
  wire \data_rs[5]_i_1__0_n_0 ;
  wire \data_rs[6]_i_1__0_n_0 ;
  wire \data_rs[7]_i_1__0_n_0 ;
  wire \data_rs[8]_i_1__0_n_0 ;
  wire \data_rs[9]_i_1__0_n_0 ;
  wire \data_rs[9]_i_2_n_0 ;
  wire \data_rs[9]_i_3_n_0 ;
  wire dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_n_0;
  wire dataval_d1_reg_gate_n_0;
  wire [9:0]\latchbuf_reg_reg[7][10] ;
  wire memswitchwr_s;
  wire odv_d5_reg_c;
  wire [21:12]p_0_in;
  wire [9:0]p_0_in_0;
  wire ramwe1_s;
  wire ramwe_s;
  wire sign_d1;
  wire \stage2_cnt_reg_reg[4] ;
  wire [1:0]\NLW_data_round_f_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_data_round_f_reg[21]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \data_round_f[13]_i_2 
       (.I0(Q[1]),
        .O(\data_round_f[13]_i_2_n_0 ));
  FDCE \data_round_f_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[12]),
        .Q(p_0_in_0[0]));
  FDCE \data_round_f_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[13]),
        .Q(p_0_in_0[1]));
  CARRY4 \data_round_f_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\data_round_f_reg[13]_i_1_n_0 ,\data_round_f_reg[13]_i_1_n_1 ,\data_round_f_reg[13]_i_1_n_2 ,\data_round_f_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O({p_0_in[13:12],\NLW_data_round_f_reg[13]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[3:2],\data_round_f[13]_i_2_n_0 ,Q[0]}));
  FDCE \data_round_f_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[14]),
        .Q(p_0_in_0[2]));
  FDCE \data_round_f_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[15]),
        .Q(p_0_in_0[3]));
  FDCE \data_round_f_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[16]),
        .Q(p_0_in_0[4]));
  FDCE \data_round_f_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[17]),
        .Q(p_0_in_0[5]));
  CARRY4 \data_round_f_reg[17]_i_1 
       (.CI(\data_round_f_reg[13]_i_1_n_0 ),
        .CO({\data_round_f_reg[17]_i_1_n_0 ,\data_round_f_reg[17]_i_1_n_1 ,\data_round_f_reg[17]_i_1_n_2 ,\data_round_f_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[17:14]),
        .S(Q[7:4]));
  FDCE \data_round_f_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[18]),
        .Q(p_0_in_0[6]));
  FDCE \data_round_f_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[19]),
        .Q(p_0_in_0[7]));
  FDCE \data_round_f_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[20]),
        .Q(p_0_in_0[8]));
  FDCE \data_round_f_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[21]),
        .Q(p_0_in_0[9]));
  CARRY4 \data_round_f_reg[21]_i_1 
       (.CI(\data_round_f_reg[17]_i_1_n_0 ),
        .CO({\NLW_data_round_f_reg[21]_i_1_CO_UNCONNECTED [3],\data_round_f_reg[21]_i_1_n_1 ,\data_round_f_reg[21]_i_1_n_2 ,\data_round_f_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[21:18]),
        .S(Q[11:8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555AAA8)) 
    \data_rs[0]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[0]),
        .O(\data_rs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[1]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[1]),
        .O(\data_rs[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[2]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[2]),
        .O(\data_rs[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[3]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[3]),
        .O(\data_rs[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[4]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[4]),
        .O(\data_rs[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[5]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[5]),
        .O(\data_rs[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[6]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[6]),
        .O(\data_rs[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555755550000)) 
    \data_rs[7]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .I5(p_0_in_0[7]),
        .O(\data_rs[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \data_rs[8]_i_1__0 
       (.I0(sign_d1),
        .I1(p_0_in_0[8]),
        .I2(p_0_in_0[9]),
        .O(\data_rs[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \data_rs[9]_i_1__0 
       (.I0(sign_d1),
        .I1(\data_rs[9]_i_2_n_0 ),
        .I2(\data_rs[9]_i_3_n_0 ),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[9]),
        .O(\data_rs[9]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_rs[9]_i_2 
       (.I0(p_0_in_0[6]),
        .I1(p_0_in_0[7]),
        .I2(p_0_in_0[4]),
        .I3(p_0_in_0[5]),
        .O(\data_rs[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_rs[9]_i_3 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(\data_rs[9]_i_3_n_0 ));
  FDCE \data_rs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[0]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [0]));
  FDCE \data_rs_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[1]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [1]));
  FDCE \data_rs_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[2]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [2]));
  FDCE \data_rs_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[3]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [3]));
  FDCE \data_rs_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[4]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [4]));
  FDCE \data_rs_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[5]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [5]));
  FDCE \data_rs_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[6]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [6]));
  FDCE \data_rs_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[7]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [7]));
  FDCE \data_rs_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[8]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [8]));
  FDCE \data_rs_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[9]_i_1__0_n_0 ),
        .Q(\latchbuf_reg_reg[7][10] [9]));
  FDRE dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c
       (.C(CLK),
        .CE(1'b1),
        .D(\stage2_cnt_reg_reg[4] ),
        .Q(dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dataval_d1_reg_gate
       (.I0(dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d5_reg_c_n_0),
        .I1(odv_d5_reg_c),
        .O(dataval_d1_reg_gate_n_0));
  FDCE dval_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dataval_d1_reg_gate_n_0),
        .Q(ramwe_s));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_63_0_2_i_1
       (.I0(ramwe_s),
        .I1(memswitchwr_s),
        .O(ramwe1_s));
  FDCE sign_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[11]),
        .Q(sign_d1));
endmodule

(* ORIG_REF_NAME = "FinitePrecRndNrst" *) 
module design_1_JpegEnc_0_0_FinitePrecRndNrst__parameterized0
   (mdct_odval,
    E,
    dcto,
    odv_d5_reg_c,
    CLK,
    RST,
    \stage2_cnt_reg_reg[5] ,
    Q,
    full_reg_reg);
  output mdct_odval;
  output [0:0]E;
  output [11:0]dcto;
  input odv_d5_reg_c;
  input CLK;
  input RST;
  input \stage2_cnt_reg_reg[5] ;
  input [13:0]Q;
  input full_reg_reg;

  wire CLK;
  wire [0:0]E;
  wire [13:0]Q;
  wire RST;
  wire \data_round_f[13]_i_2_n_0 ;
  wire \data_round_f_reg[13]_i_1_n_0 ;
  wire \data_round_f_reg[13]_i_1_n_1 ;
  wire \data_round_f_reg[13]_i_1_n_2 ;
  wire \data_round_f_reg[13]_i_1_n_3 ;
  wire \data_round_f_reg[17]_i_1_n_0 ;
  wire \data_round_f_reg[17]_i_1_n_1 ;
  wire \data_round_f_reg[17]_i_1_n_2 ;
  wire \data_round_f_reg[17]_i_1_n_3 ;
  wire \data_round_f_reg[21]_i_1_n_0 ;
  wire \data_round_f_reg[21]_i_1_n_1 ;
  wire \data_round_f_reg[21]_i_1_n_2 ;
  wire \data_round_f_reg[21]_i_1_n_3 ;
  wire \data_round_f_reg[23]_i_1_n_3 ;
  wire \data_rs[0]_i_1_n_0 ;
  wire \data_rs[10]_i_1_n_0 ;
  wire \data_rs[11]_i_1_n_0 ;
  wire \data_rs[11]_i_2_n_0 ;
  wire \data_rs[11]_i_3_n_0 ;
  wire \data_rs[1]_i_1_n_0 ;
  wire \data_rs[2]_i_1_n_0 ;
  wire \data_rs[3]_i_1_n_0 ;
  wire \data_rs[4]_i_1_n_0 ;
  wire \data_rs[5]_i_1_n_0 ;
  wire \data_rs[6]_i_1_n_0 ;
  wire \data_rs[7]_i_1_n_0 ;
  wire \data_rs[8]_i_1_n_0 ;
  wire \data_rs[9]_i_1_n_0 ;
  wire dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_U_FinitePrecRndNrst_dataval_d1_reg_c_n_0;
  wire dataval_d1_reg_c_n_0;
  wire dataval_d1_reg_gate_n_0;
  wire [11:0]dcto;
  wire full_reg_reg;
  wire mdct_odval;
  wire odv_d5_reg_c;
  wire [23:12]p_0_in;
  wire [11:0]p_0_in_0;
  wire sign_d1;
  wire \stage2_cnt_reg_reg[5] ;
  wire [1:0]\NLW_data_round_f_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_data_round_f_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_data_round_f_reg[23]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \data_round_f[13]_i_2 
       (.I0(Q[1]),
        .O(\data_round_f[13]_i_2_n_0 ));
  FDCE \data_round_f_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[12]),
        .Q(p_0_in_0[0]));
  FDCE \data_round_f_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[13]),
        .Q(p_0_in_0[1]));
  CARRY4 \data_round_f_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\data_round_f_reg[13]_i_1_n_0 ,\data_round_f_reg[13]_i_1_n_1 ,\data_round_f_reg[13]_i_1_n_2 ,\data_round_f_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O({p_0_in[13:12],\NLW_data_round_f_reg[13]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[3:2],\data_round_f[13]_i_2_n_0 ,Q[0]}));
  FDCE \data_round_f_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[14]),
        .Q(p_0_in_0[2]));
  FDCE \data_round_f_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[15]),
        .Q(p_0_in_0[3]));
  FDCE \data_round_f_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[16]),
        .Q(p_0_in_0[4]));
  FDCE \data_round_f_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[17]),
        .Q(p_0_in_0[5]));
  CARRY4 \data_round_f_reg[17]_i_1 
       (.CI(\data_round_f_reg[13]_i_1_n_0 ),
        .CO({\data_round_f_reg[17]_i_1_n_0 ,\data_round_f_reg[17]_i_1_n_1 ,\data_round_f_reg[17]_i_1_n_2 ,\data_round_f_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[17:14]),
        .S(Q[7:4]));
  FDCE \data_round_f_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[18]),
        .Q(p_0_in_0[6]));
  FDCE \data_round_f_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[19]),
        .Q(p_0_in_0[7]));
  FDCE \data_round_f_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[20]),
        .Q(p_0_in_0[8]));
  FDCE \data_round_f_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[21]),
        .Q(p_0_in_0[9]));
  CARRY4 \data_round_f_reg[21]_i_1 
       (.CI(\data_round_f_reg[17]_i_1_n_0 ),
        .CO({\data_round_f_reg[21]_i_1_n_0 ,\data_round_f_reg[21]_i_1_n_1 ,\data_round_f_reg[21]_i_1_n_2 ,\data_round_f_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[21:18]),
        .S(Q[11:8]));
  FDCE \data_round_f_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[22]),
        .Q(p_0_in_0[10]));
  FDCE \data_round_f_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(p_0_in[23]),
        .Q(p_0_in_0[11]));
  CARRY4 \data_round_f_reg[23]_i_1 
       (.CI(\data_round_f_reg[21]_i_1_n_0 ),
        .CO({\NLW_data_round_f_reg[23]_i_1_CO_UNCONNECTED [3:1],\data_round_f_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_round_f_reg[23]_i_1_O_UNCONNECTED [3:2],p_0_in[23:22]}),
        .S({1'b0,1'b0,Q[13:12]}));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBEAE)) 
    \data_rs[0]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[11]),
        .I2(sign_d1),
        .I3(\data_rs[11]_i_2_n_0 ),
        .O(\data_rs[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[10]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \data_rs[11]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(p_0_in_0[0]),
        .I2(sign_d1),
        .I3(\data_rs[11]_i_2_n_0 ),
        .O(\data_rs[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_rs[11]_i_2 
       (.I0(\data_rs[11]_i_3_n_0 ),
        .I1(p_0_in_0[5]),
        .I2(p_0_in_0[6]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .O(\data_rs[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_rs[11]_i_3 
       (.I0(p_0_in_0[9]),
        .I1(p_0_in_0[10]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[8]),
        .I4(p_0_in_0[2]),
        .I5(p_0_in_0[1]),
        .O(\data_rs[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[1]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[2]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[3]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[4]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[5]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[6]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[7]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[8]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \data_rs[9]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(sign_d1),
        .I2(p_0_in_0[11]),
        .O(\data_rs[9]_i_1_n_0 ));
  FDCE \data_rs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[0]_i_1_n_0 ),
        .Q(dcto[0]));
  FDCE \data_rs_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[10]_i_1_n_0 ),
        .Q(dcto[10]));
  FDCE \data_rs_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[11]_i_1_n_0 ),
        .Q(dcto[11]));
  FDCE \data_rs_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[1]_i_1_n_0 ),
        .Q(dcto[1]));
  FDCE \data_rs_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[2]_i_1_n_0 ),
        .Q(dcto[2]));
  FDCE \data_rs_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[3]_i_1_n_0 ),
        .Q(dcto[3]));
  FDCE \data_rs_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[4]_i_1_n_0 ),
        .Q(dcto[4]));
  FDCE \data_rs_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[5]_i_1_n_0 ),
        .Q(dcto[5]));
  FDCE \data_rs_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[6]_i_1_n_0 ),
        .Q(dcto[6]));
  FDCE \data_rs_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[7]_i_1_n_0 ),
        .Q(dcto[7]));
  FDCE \data_rs_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[8]_i_1_n_0 ),
        .Q(dcto[8]));
  FDCE \data_rs_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_rs[9]_i_1_n_0 ),
        .Q(dcto[9]));
  FDRE dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_U_FinitePrecRndNrst_dataval_d1_reg_c
       (.C(CLK),
        .CE(1'b1),
        .D(\stage2_cnt_reg_reg[5] ),
        .Q(dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_U_FinitePrecRndNrst_dataval_d1_reg_c_n_0),
        .R(1'b0));
  FDCE dataval_d1_reg_c
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(odv_d5_reg_c),
        .Q(dataval_d1_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dataval_d1_reg_gate
       (.I0(dataval_d1_reg_U0_U_FDCT_U_MDCT_U_DCT2D_U_FinitePrecRndNrst_dataval_d1_reg_c_n_0),
        .I1(dataval_d1_reg_c_n_0),
        .O(dataval_d1_reg_gate_n_0));
  FDCE dval_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dataval_d1_reg_gate_n_0),
        .Q(mdct_odval));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_1
       (.I0(mdct_odval),
        .I1(full_reg_reg),
        .O(E));
  FDCE sign_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(Q[13]),
        .Q(sign_d1));
endmodule

module design_1_JpegEnc_0_0_HeaderRam
   (D,
    CLK,
    we,
    Q,
    \rd_cnt_reg[9] ,
    \hr_data_reg[7] ,
    eoi_wr_reg,
    \eoi_cnt_reg[1] ,
    \eoi_cnt_reg[0] );
  output [7:0]D;
  input CLK;
  input we;
  input [7:0]Q;
  input [9:0]\rd_cnt_reg[9] ;
  input [7:0]\hr_data_reg[7] ;
  input eoi_wr_reg;
  input \eoi_cnt_reg[1] ;
  input \eoi_cnt_reg[0] ;

  wire CLK;
  wire [7:0]D;
  wire [7:0]Q;
  wire \eoi_cnt_reg[0] ;
  wire \eoi_cnt_reg[1] ;
  wire eoi_wr_reg;
  wire [7:0]\hr_data_reg[7] ;
  wire [7:0]hr_q;
  wire [9:0]\rd_cnt_reg[9] ;
  wire we;
  wire [15:0]NLW_ram_block_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_block_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_block_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_block_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_block_reg
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\rd_cnt_reg[9] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\hr_data_reg[7] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_block_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_block_reg_DOBDO_UNCONNECTED[15:8],hr_q}),
        .DOPADOP(NLW_ram_block_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_block_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ram_byte[0]_i_1__0 
       (.I0(hr_q[0]),
        .I1(eoi_wr_reg),
        .I2(\eoi_cnt_reg[1] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'hA3AA)) 
    \ram_byte[1]_i_1__0 
       (.I0(hr_q[1]),
        .I1(\eoi_cnt_reg[0] ),
        .I2(\eoi_cnt_reg[1] ),
        .I3(eoi_wr_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'hA3AA)) 
    \ram_byte[2]_i_1__0 
       (.I0(hr_q[2]),
        .I1(\eoi_cnt_reg[0] ),
        .I2(\eoi_cnt_reg[1] ),
        .I3(eoi_wr_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ram_byte[3]_i_1__0 
       (.I0(hr_q[3]),
        .I1(eoi_wr_reg),
        .I2(\eoi_cnt_reg[1] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ram_byte[4]_i_1__0 
       (.I0(hr_q[4]),
        .I1(eoi_wr_reg),
        .I2(\eoi_cnt_reg[1] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT4 #(
    .INIT(16'hA3AA)) 
    \ram_byte[5]_i_1__0 
       (.I0(hr_q[5]),
        .I1(\eoi_cnt_reg[0] ),
        .I2(\eoi_cnt_reg[1] ),
        .I3(eoi_wr_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ram_byte[6]_i_1__0 
       (.I0(hr_q[6]),
        .I1(eoi_wr_reg),
        .I2(\eoi_cnt_reg[1] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ram_byte[7]_i_1__0 
       (.I0(hr_q[7]),
        .I1(eoi_wr_reg),
        .I2(\eoi_cnt_reg[1] ),
        .O(D[7]));
endmodule

module design_1_JpegEnc_0_0_HostIF
   (E,
    rd_mod,
    fdct_fifo_hf_full_reg,
    fdct_fifo_hf_full_reg_0,
    rd_ptr,
    wr_mod,
    \rd_addr_reg[0] ,
    \wr_counter_total_reg[31] ,
    \rd_addr_reg[0]_0 ,
    S,
    Q,
    \threshold_reg[18] ,
    \threshold_reg[18]_0 ,
    \threshold_reg[18]_1 ,
    \wr_counter_reg[15] ,
    \wr_addr_reg[9] ,
    O,
    \rd_counter_reg[0] ,
    \data_temp_reg[15] ,
    \data_temp2_reg[15] ,
    \wr_counter_reg[15]_0 ,
    \counter_reg[12] ,
    \wr_addr_reg[8] ,
    \wr_addr_reg[9]_0 ,
    \rd_addr_reg[9] ,
    \counter2_reg[12] ,
    \wr_addr2_reg[8] ,
    \wr_addr2_reg[0] ,
    \rd_addr2_reg[9] ,
    D,
    fdct_fifo_hf_full_reg_1,
    \wr_ptr_reg[5] ,
    \wr_ptr_reg[9] ,
    \wr_ptr_reg[12] ,
    \wr_ptr_reg[12]_0 ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[7] ,
    \rd_ptr_reg[11] ,
    \rd_ptr_reg[12] ,
    \counter_reg[0] ,
    \counter_reg[0]_0 ,
    \counter_reg[0]_1 ,
    minusOp1_in,
    \rd_addr_reg[9]_0 ,
    \rd_addr_reg[9]_1 ,
    \counter2_reg[0] ,
    fdct_fifo_hf_full_reg_2,
    fifo_almost_full_i_reg,
    fifo_almost_full_i_reg_0,
    fifo_almost_full_i_reg_1,
    fifo_almost_full_i_reg_2,
    \hr_waddr_reg[7] ,
    mem_reg,
    jfif_start_reg,
    \hr_waddr_reg[3] ,
    \hr_waddr_reg[7]_0 ,
    sof,
    \rd_counter_total_reg[3] ,
    \wr_counter_total_reg[3] ,
    \wr_mod_reg[3] ,
    \rd_mod_reg[3] ,
    jfif_start_reg_0,
    minusOp,
    \FSM_sequential_main_state_reg[0] ,
    \RSM_reg[x_cnt][3] ,
    \hr_data_reg[7] ,
    mem_reg_0,
    \hr_waddr_reg[3]_0 ,
    \block_cnt_reg[27] ,
    \wraddr_reg[11] ,
    \wraddr_reg[3] ,
    \wraddr_reg[11]_0 ,
    \wraddr_reg[7] ,
    \cmp_idx_reg[1] ,
    \y_line_cnt_reg[15] ,
    eoi_fdct_reg,
    eoi_fdct_reg_0,
    \fram1_line_cnt_reg[1] ,
    minusOp0_in,
    OPB_DBus_out,
    OPB_XferAck,
    qwren,
    img_size_wr,
    \image_size_reg_reg[31]_0 ,
    CO,
    fdct_fifo_rd,
    init_table_rd_reg,
    iram_wren,
    init_table_wr_reg,
    \prev_y_reg[15] ,
    \prev_x_reg[15] ,
    \rd_counter_reg[15] ,
    \wr_counter_reg[15]_1 ,
    \wr_mod_reg[11] ,
    \do1_reg[15] ,
    \do2_reg[15] ,
    \rd_mod_reg[11] ,
    \wr_counter_reg[0] ,
    \wr_counter_reg[8] ,
    \wr_counter_reg[12] ,
    \wr_counter_reg[15]_2 ,
    \wr_counter_total_reg[30] ,
    \counter_reg[8] ,
    \counter_reg[0]_2 ,
    \counter_reg[8]_0 ,
    \counter_reg[12]_0 ,
    \wr_counter_reg[12]_0 ,
    \wr_counter_reg[12]_1 ,
    \wr_mod_reg[15] ,
    \wr_counter_reg[0]_0 ,
    \wr_counter_reg[8]_0 ,
    \wr_counter_reg[12]_2 ,
    \rd_counter_total_reg[30] ,
    \counter2_reg[8] ,
    \counter2_reg[0]_0 ,
    \counter2_reg[8]_0 ,
    \counter2_reg[12]_0 ,
    \rd_counter_reg[0]_0 ,
    \rd_counter_reg[8] ,
    \rd_counter_reg[12] ,
    \rd_counter_reg[12]_0 ,
    \rd_mod_reg[15] ,
    \rd_counter_reg[0]_1 ,
    \rd_counter_reg[8]_0 ,
    \rd_counter_reg[12]_1 ,
    \rd_counter_reg[2] ,
    \image_size_reg_reg[31]_1 ,
    \wr_counter_reg[2] ,
    \image_size_reg_reg[31]_2 ,
    \do1_reg[3] ,
    \do1_reg[5] ,
    \do2_reg[3] ,
    \do2_reg[5] ,
    DI,
    \do1_reg[5]_0 ,
    \wr_counter_reg[2]_0 ,
    \image_size_reg_reg[31]_3 ,
    \image_size_reg_reg[31]_4 ,
    \do2_reg[3]_0 ,
    \do2_reg[5]_0 ,
    \rd_counter_reg[2]_0 ,
    \image_size_reg_reg[31]_5 ,
    fdct_fifo_hf_full,
    OPB_ABus,
    \rd_counter_total_reg[18] ,
    \do1_reg[3]_0 ,
    \do2_reg[3]_1 ,
    \RSM_reg[x_cnt][15] ,
    \qaddr_reg[6]_0 ,
    size_wr,
    size_wr_cnt,
    RST,
    \wraddr_reg[9] ,
    \wraddr_reg[0] ,
    \wraddr_reg[7]_0 ,
    start_int_reg,
    \y_line_cnt_reg[2] ,
    p_0_in,
    OPB_select,
    CLK,
    OPB_DBus_in,
    jpeg_busy_reg,
    jpeg_ready,
    \num_enc_bytes_reg[23] ,
    OPB_BE,
    OPB_RNW);
  output [0:0]E;
  output rd_mod;
  output [0:0]fdct_fifo_hf_full_reg;
  output fdct_fifo_hf_full_reg_0;
  output rd_ptr;
  output wr_mod;
  output \rd_addr_reg[0] ;
  output [0:0]\wr_counter_total_reg[31] ;
  output \rd_addr_reg[0]_0 ;
  output [3:0]S;
  output [31:0]Q;
  output [1:0]\threshold_reg[18] ;
  output [3:0]\threshold_reg[18]_0 ;
  output [1:0]\threshold_reg[18]_1 ;
  output [0:0]\wr_counter_reg[15] ;
  output [0:0]\wr_addr_reg[9] ;
  output [0:0]O;
  output [0:0]\rd_counter_reg[0] ;
  output [15:0]\data_temp_reg[15] ;
  output [15:0]\data_temp2_reg[15] ;
  output [15:0]\wr_counter_reg[15]_0 ;
  output [12:0]\counter_reg[12] ;
  output [1:0]\wr_addr_reg[8] ;
  output [0:0]\wr_addr_reg[9]_0 ;
  output [9:0]\rd_addr_reg[9] ;
  output [12:0]\counter2_reg[12] ;
  output [1:0]\wr_addr2_reg[8] ;
  output [0:0]\wr_addr2_reg[0] ;
  output [9:0]\rd_addr2_reg[9] ;
  output [18:0]D;
  output [0:0]fdct_fifo_hf_full_reg_1;
  output [2:0]\wr_ptr_reg[5] ;
  output [3:0]\wr_ptr_reg[9] ;
  output [3:0]\wr_ptr_reg[12] ;
  output [0:0]\wr_ptr_reg[12]_0 ;
  output [2:0]\rd_ptr_reg[3] ;
  output [3:0]\rd_ptr_reg[7] ;
  output [3:0]\rd_ptr_reg[11] ;
  output [0:0]\rd_ptr_reg[12] ;
  output [0:0]\counter_reg[0] ;
  output [0:0]\counter_reg[0]_0 ;
  output [0:0]\counter_reg[0]_1 ;
  output [14:0]minusOp1_in;
  output [0:0]\rd_addr_reg[9]_0 ;
  output [0:0]\rd_addr_reg[9]_1 ;
  output [0:0]\counter2_reg[0] ;
  output fdct_fifo_hf_full_reg_2;
  output [2:0]fifo_almost_full_i_reg;
  output [3:0]fifo_almost_full_i_reg_0;
  output [3:0]fifo_almost_full_i_reg_1;
  output [2:0]fifo_almost_full_i_reg_2;
  output [2:0]\hr_waddr_reg[7] ;
  output [6:0]mem_reg;
  output [0:0]jfif_start_reg;
  output [2:0]\hr_waddr_reg[3] ;
  output [0:0]\hr_waddr_reg[7]_0 ;
  output sof;
  output [0:0]\rd_counter_total_reg[3] ;
  output [0:0]\wr_counter_total_reg[3] ;
  output [0:0]\wr_mod_reg[3] ;
  output [0:0]\rd_mod_reg[3] ;
  output [0:0]jfif_start_reg_0;
  output [13:0]minusOp;
  output [0:0]\FSM_sequential_main_state_reg[0] ;
  output [0:0]\RSM_reg[x_cnt][3] ;
  output [7:0]\hr_data_reg[7] ;
  output [7:0]mem_reg_0;
  output [0:0]\hr_waddr_reg[3]_0 ;
  output \block_cnt_reg[27] ;
  output [0:0]\wraddr_reg[11] ;
  output [3:0]\wraddr_reg[3] ;
  output [0:0]\wraddr_reg[11]_0 ;
  output [3:0]\wraddr_reg[7] ;
  output [0:0]\cmp_idx_reg[1] ;
  output [0:0]\y_line_cnt_reg[15] ;
  output [0:0]eoi_fdct_reg;
  output [12:0]eoi_fdct_reg_0;
  output \fram1_line_cnt_reg[1] ;
  output [12:0]minusOp0_in;
  output [31:0]OPB_DBus_out;
  output OPB_XferAck;
  output qwren;
  output img_size_wr;
  input [0:0]\image_size_reg_reg[31]_0 ;
  input [0:0]CO;
  input fdct_fifo_rd;
  input init_table_rd_reg;
  input iram_wren;
  input init_table_wr_reg;
  input [15:0]\prev_y_reg[15] ;
  input [15:0]\prev_x_reg[15] ;
  input [13:0]\rd_counter_reg[15] ;
  input [13:0]\wr_counter_reg[15]_1 ;
  input [11:0]\wr_mod_reg[11] ;
  input [12:0]\do1_reg[15] ;
  input [12:0]\do2_reg[15] ;
  input [11:0]\rd_mod_reg[11] ;
  input [3:0]\wr_counter_reg[0] ;
  input [3:0]\wr_counter_reg[8] ;
  input [3:0]\wr_counter_reg[12] ;
  input [2:0]\wr_counter_reg[15]_2 ;
  input [0:0]\wr_counter_total_reg[30] ;
  input [2:0]\counter_reg[8] ;
  input [3:0]\counter_reg[0]_2 ;
  input [3:0]\counter_reg[8]_0 ;
  input [3:0]\counter_reg[12]_0 ;
  input [4:0]\wr_counter_reg[12]_0 ;
  input \wr_counter_reg[12]_1 ;
  input [0:0]\wr_mod_reg[15] ;
  input [1:0]\wr_counter_reg[0]_0 ;
  input [3:0]\wr_counter_reg[8]_0 ;
  input [3:0]\wr_counter_reg[12]_2 ;
  input [0:0]\rd_counter_total_reg[30] ;
  input [2:0]\counter2_reg[8] ;
  input [3:0]\counter2_reg[0]_0 ;
  input [3:0]\counter2_reg[8]_0 ;
  input [3:0]\counter2_reg[12]_0 ;
  input [1:0]\rd_counter_reg[0]_0 ;
  input [0:0]\rd_counter_reg[8] ;
  input [1:0]\rd_counter_reg[12] ;
  input \rd_counter_reg[12]_0 ;
  input [0:0]\rd_mod_reg[15] ;
  input [1:0]\rd_counter_reg[0]_1 ;
  input [3:0]\rd_counter_reg[8]_0 ;
  input [3:0]\rd_counter_reg[12]_1 ;
  input [0:0]\rd_counter_reg[2] ;
  input [0:0]\image_size_reg_reg[31]_1 ;
  input [0:0]\wr_counter_reg[2] ;
  input [0:0]\image_size_reg_reg[31]_2 ;
  input [0:0]\do1_reg[3] ;
  input [1:0]\do1_reg[5] ;
  input [0:0]\do2_reg[3] ;
  input [1:0]\do2_reg[5] ;
  input [0:0]DI;
  input [1:0]\do1_reg[5]_0 ;
  input [0:0]\wr_counter_reg[2]_0 ;
  input [0:0]\image_size_reg_reg[31]_3 ;
  input [0:0]\image_size_reg_reg[31]_4 ;
  input [0:0]\do2_reg[3]_0 ;
  input [1:0]\do2_reg[5]_0 ;
  input [0:0]\rd_counter_reg[2]_0 ;
  input [0:0]\image_size_reg_reg[31]_5 ;
  input fdct_fifo_hf_full;
  input [31:0]OPB_ABus;
  input [14:0]\rd_counter_total_reg[18] ;
  input \do1_reg[3]_0 ;
  input \do2_reg[3]_1 ;
  input [12:0]\RSM_reg[x_cnt][15] ;
  input [0:0]\qaddr_reg[6]_0 ;
  input size_wr;
  input [1:0]size_wr_cnt;
  input RST;
  input [5:0]\wraddr_reg[9] ;
  input [0:0]\wraddr_reg[0] ;
  input [1:0]\wraddr_reg[7]_0 ;
  input start_int_reg;
  input [0:0]\y_line_cnt_reg[2] ;
  input p_0_in;
  input OPB_select;
  input CLK;
  input [31:0]OPB_DBus_in;
  input [0:0]jpeg_busy_reg;
  input jpeg_ready;
  input [23:0]\num_enc_bytes_reg[23] ;
  input [3:0]OPB_BE;
  input OPB_RNW;

  wire CLK;
  wire [0:0]CO;
  wire [18:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_main_state[2]_i_10_n_0 ;
  wire \FSM_sequential_main_state[2]_i_11_n_0 ;
  wire \FSM_sequential_main_state[2]_i_12_n_0 ;
  wire \FSM_sequential_main_state[2]_i_13_n_0 ;
  wire \FSM_sequential_main_state[2]_i_14_n_0 ;
  wire \FSM_sequential_main_state[2]_i_15_n_0 ;
  wire \FSM_sequential_main_state[2]_i_16_n_0 ;
  wire \FSM_sequential_main_state[2]_i_17_n_0 ;
  wire \FSM_sequential_main_state[2]_i_18_n_0 ;
  wire \FSM_sequential_main_state[2]_i_19_n_0 ;
  wire \FSM_sequential_main_state[2]_i_20_n_0 ;
  wire \FSM_sequential_main_state[2]_i_21_n_0 ;
  wire \FSM_sequential_main_state[2]_i_22_n_0 ;
  wire \FSM_sequential_main_state[2]_i_7_n_0 ;
  wire \FSM_sequential_main_state[2]_i_8_n_0 ;
  wire \FSM_sequential_main_state[2]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_main_state_reg[0] ;
  wire \FSM_sequential_main_state_reg[2]_i_4_n_1 ;
  wire \FSM_sequential_main_state_reg[2]_i_4_n_2 ;
  wire \FSM_sequential_main_state_reg[2]_i_4_n_3 ;
  wire \FSM_sequential_main_state_reg[2]_i_6_n_0 ;
  wire \FSM_sequential_main_state_reg[2]_i_6_n_1 ;
  wire \FSM_sequential_main_state_reg[2]_i_6_n_2 ;
  wire \FSM_sequential_main_state_reg[2]_i_6_n_3 ;
  wire [0:0]O;
  wire [31:0]OPB_ABus;
  wire [3:0]OPB_BE;
  wire [31:0]OPB_DBus_in;
  wire [31:0]OPB_DBus_out;
  wire OPB_RNW;
  wire OPB_XferAck;
  wire OPB_XferAck_i_1_n_0;
  wire OPB_select;
  wire OPB_select_d;
  wire [31:0]Q;
  wire \RSM[y_cnt][15]_i_26_n_0 ;
  wire \RSM[y_cnt][15]_i_27_n_0 ;
  wire \RSM[y_cnt][15]_i_28_n_0 ;
  wire \RSM[y_cnt][15]_i_29_n_0 ;
  wire \RSM[y_cnt][15]_i_30_n_0 ;
  wire \RSM[y_cnt][15]_i_31_n_0 ;
  wire \RSM[y_cnt][15]_i_32_n_0 ;
  wire \RSM[y_cnt][15]_i_33_n_0 ;
  wire \RSM[y_cnt][15]_i_34_n_0 ;
  wire \RSM[y_cnt][15]_i_35_n_0 ;
  wire \RSM[y_cnt][15]_i_36_n_0 ;
  wire \RSM[y_cnt][15]_i_37_n_0 ;
  wire \RSM[y_cnt][15]_i_38_n_0 ;
  wire [12:0]\RSM_reg[x_cnt][15] ;
  wire [0:0]\RSM_reg[x_cnt][3] ;
  wire \RSM_reg[y_cnt][15]_i_22_n_3 ;
  wire \RSM_reg[y_cnt][15]_i_23_n_0 ;
  wire \RSM_reg[y_cnt][15]_i_23_n_1 ;
  wire \RSM_reg[y_cnt][15]_i_23_n_2 ;
  wire \RSM_reg[y_cnt][15]_i_23_n_3 ;
  wire \RSM_reg[y_cnt][15]_i_24_n_0 ;
  wire \RSM_reg[y_cnt][15]_i_24_n_1 ;
  wire \RSM_reg[y_cnt][15]_i_24_n_2 ;
  wire \RSM_reg[y_cnt][15]_i_24_n_3 ;
  wire \RSM_reg[y_cnt][15]_i_25_n_0 ;
  wire \RSM_reg[y_cnt][15]_i_25_n_1 ;
  wire \RSM_reg[y_cnt][15]_i_25_n_2 ;
  wire \RSM_reg[y_cnt][15]_i_25_n_3 ;
  wire RST;
  wire [3:0]S;
  wire [15:2]\U_BUF_FIFO/data_temp0 ;
  wire [15:2]\U_BUF_FIFO/data_temp20 ;
  wire [17:3]\U_BUF_FIFO/minusOp0_in ;
  wire [17:3]\U_BUF_FIFO/minusOp3_in ;
  wire \U_BUF_FIFO/rd_addr1 ;
  wire \U_BUF_FIFO/rd_addr21 ;
  wire \U_BUF_FIFO/wr_counter1 ;
  wire [2:2]\U_FDCT/minusOp ;
  wire [7:0]\U_JFIFGen/hr_data__0 ;
  wire \block_cnt_reg[27] ;
  wire [0:0]\cmp_idx_reg[1] ;
  wire cod_data_addr_reg;
  wire \cod_data_addr_reg[31]_i_2_n_0 ;
  wire \cod_data_addr_reg[31]_i_3_n_0 ;
  wire \cod_data_addr_reg_reg_n_0_[0] ;
  wire \cod_data_addr_reg_reg_n_0_[10] ;
  wire \cod_data_addr_reg_reg_n_0_[11] ;
  wire \cod_data_addr_reg_reg_n_0_[12] ;
  wire \cod_data_addr_reg_reg_n_0_[13] ;
  wire \cod_data_addr_reg_reg_n_0_[14] ;
  wire \cod_data_addr_reg_reg_n_0_[15] ;
  wire \cod_data_addr_reg_reg_n_0_[16] ;
  wire \cod_data_addr_reg_reg_n_0_[17] ;
  wire \cod_data_addr_reg_reg_n_0_[18] ;
  wire \cod_data_addr_reg_reg_n_0_[19] ;
  wire \cod_data_addr_reg_reg_n_0_[1] ;
  wire \cod_data_addr_reg_reg_n_0_[20] ;
  wire \cod_data_addr_reg_reg_n_0_[21] ;
  wire \cod_data_addr_reg_reg_n_0_[22] ;
  wire \cod_data_addr_reg_reg_n_0_[23] ;
  wire \cod_data_addr_reg_reg_n_0_[24] ;
  wire \cod_data_addr_reg_reg_n_0_[25] ;
  wire \cod_data_addr_reg_reg_n_0_[26] ;
  wire \cod_data_addr_reg_reg_n_0_[27] ;
  wire \cod_data_addr_reg_reg_n_0_[28] ;
  wire \cod_data_addr_reg_reg_n_0_[29] ;
  wire \cod_data_addr_reg_reg_n_0_[2] ;
  wire \cod_data_addr_reg_reg_n_0_[30] ;
  wire \cod_data_addr_reg_reg_n_0_[31] ;
  wire \cod_data_addr_reg_reg_n_0_[3] ;
  wire \cod_data_addr_reg_reg_n_0_[4] ;
  wire \cod_data_addr_reg_reg_n_0_[5] ;
  wire \cod_data_addr_reg_reg_n_0_[6] ;
  wire \cod_data_addr_reg_reg_n_0_[7] ;
  wire \cod_data_addr_reg_reg_n_0_[8] ;
  wire \cod_data_addr_reg_reg_n_0_[9] ;
  wire \counter2[12]_i_14_n_0 ;
  wire \counter2[12]_i_15_n_0 ;
  wire \counter2[12]_i_16_n_0 ;
  wire \counter2[12]_i_17_n_0 ;
  wire [0:0]\counter2_reg[0] ;
  wire [3:0]\counter2_reg[0]_0 ;
  wire [12:0]\counter2_reg[12] ;
  wire [3:0]\counter2_reg[12]_0 ;
  wire \counter2_reg[12]_i_7_n_1 ;
  wire \counter2_reg[12]_i_7_n_2 ;
  wire \counter2_reg[12]_i_7_n_3 ;
  wire [2:0]\counter2_reg[8] ;
  wire [3:0]\counter2_reg[8]_0 ;
  wire \counter[12]_i_13_n_0 ;
  wire \counter[12]_i_14_n_0 ;
  wire \counter[12]_i_15_n_0 ;
  wire \counter[12]_i_16_n_0 ;
  wire \counter[12]_i_29_n_0 ;
  wire \counter[12]_i_30_n_0 ;
  wire \counter[12]_i_31_n_0 ;
  wire \counter[12]_i_32_n_0 ;
  wire \counter[12]_i_61_n_0 ;
  wire \counter[12]_i_62_n_0 ;
  wire \counter[12]_i_63_n_0 ;
  wire \counter[12]_i_64_n_0 ;
  wire \counter[12]_i_65_n_0 ;
  wire \counter[12]_i_66_n_0 ;
  wire \counter[12]_i_67_n_0 ;
  wire \counter[12]_i_68_n_0 ;
  wire [0:0]\counter_reg[0] ;
  wire [0:0]\counter_reg[0]_0 ;
  wire [0:0]\counter_reg[0]_1 ;
  wire [3:0]\counter_reg[0]_2 ;
  wire [12:0]\counter_reg[12] ;
  wire [3:0]\counter_reg[12]_0 ;
  wire \counter_reg[12]_i_18_n_0 ;
  wire \counter_reg[12]_i_18_n_1 ;
  wire \counter_reg[12]_i_18_n_2 ;
  wire \counter_reg[12]_i_18_n_3 ;
  wire \counter_reg[12]_i_18_n_5 ;
  wire \counter_reg[12]_i_18_n_6 ;
  wire \counter_reg[12]_i_18_n_7 ;
  wire \counter_reg[12]_i_27_n_0 ;
  wire \counter_reg[12]_i_27_n_1 ;
  wire \counter_reg[12]_i_27_n_2 ;
  wire \counter_reg[12]_i_27_n_3 ;
  wire \counter_reg[12]_i_27_n_4 ;
  wire \counter_reg[12]_i_27_n_5 ;
  wire \counter_reg[12]_i_27_n_6 ;
  wire \counter_reg[12]_i_27_n_7 ;
  wire \counter_reg[12]_i_28_n_0 ;
  wire \counter_reg[12]_i_28_n_1 ;
  wire \counter_reg[12]_i_28_n_2 ;
  wire \counter_reg[12]_i_28_n_3 ;
  wire \counter_reg[12]_i_28_n_4 ;
  wire \counter_reg[12]_i_28_n_5 ;
  wire \counter_reg[12]_i_28_n_6 ;
  wire \counter_reg[12]_i_28_n_7 ;
  wire \counter_reg[12]_i_6_n_1 ;
  wire \counter_reg[12]_i_6_n_2 ;
  wire \counter_reg[12]_i_6_n_3 ;
  wire [2:0]\counter_reg[8] ;
  wire [3:0]\counter_reg[8]_0 ;
  wire data_read;
  wire \data_read[0]_i_1_n_0 ;
  wire \data_read[0]_i_2_n_0 ;
  wire \data_read[0]_i_3_n_0 ;
  wire \data_read[0]_i_4_n_0 ;
  wire \data_read[10]_i_1_n_0 ;
  wire \data_read[10]_i_2_n_0 ;
  wire \data_read[11]_i_1_n_0 ;
  wire \data_read[11]_i_2_n_0 ;
  wire \data_read[12]_i_1_n_0 ;
  wire \data_read[12]_i_2_n_0 ;
  wire \data_read[13]_i_1_n_0 ;
  wire \data_read[13]_i_2_n_0 ;
  wire \data_read[14]_i_1_n_0 ;
  wire \data_read[14]_i_2_n_0 ;
  wire \data_read[15]_i_1_n_0 ;
  wire \data_read[15]_i_2_n_0 ;
  wire \data_read[16]_i_1_n_0 ;
  wire \data_read[16]_i_2_n_0 ;
  wire \data_read[17]_i_1_n_0 ;
  wire \data_read[17]_i_2_n_0 ;
  wire \data_read[18]_i_1_n_0 ;
  wire \data_read[18]_i_2_n_0 ;
  wire \data_read[19]_i_1_n_0 ;
  wire \data_read[19]_i_2_n_0 ;
  wire \data_read[1]_i_1_n_0 ;
  wire \data_read[1]_i_2_n_0 ;
  wire \data_read[1]_i_3_n_0 ;
  wire \data_read[1]_i_4_n_0 ;
  wire \data_read[20]_i_1_n_0 ;
  wire \data_read[20]_i_2_n_0 ;
  wire \data_read[21]_i_1_n_0 ;
  wire \data_read[21]_i_2_n_0 ;
  wire \data_read[22]_i_1_n_0 ;
  wire \data_read[22]_i_2_n_0 ;
  wire \data_read[23]_i_1_n_0 ;
  wire \data_read[23]_i_2_n_0 ;
  wire \data_read[23]_i_3_n_0 ;
  wire \data_read[23]_i_4_n_0 ;
  wire \data_read[24]_i_1_n_0 ;
  wire \data_read[24]_i_2_n_0 ;
  wire \data_read[25]_i_1_n_0 ;
  wire \data_read[25]_i_2_n_0 ;
  wire \data_read[26]_i_1_n_0 ;
  wire \data_read[26]_i_2_n_0 ;
  wire \data_read[27]_i_1_n_0 ;
  wire \data_read[27]_i_2_n_0 ;
  wire \data_read[28]_i_1_n_0 ;
  wire \data_read[28]_i_2_n_0 ;
  wire \data_read[29]_i_1_n_0 ;
  wire \data_read[29]_i_2_n_0 ;
  wire \data_read[2]_i_1_n_0 ;
  wire \data_read[2]_i_2_n_0 ;
  wire \data_read[30]_i_1_n_0 ;
  wire \data_read[30]_i_2_n_0 ;
  wire \data_read[31]_i_2_n_0 ;
  wire \data_read[31]_i_3_n_0 ;
  wire \data_read[31]_i_4_n_0 ;
  wire \data_read[3]_i_1_n_0 ;
  wire \data_read[3]_i_2_n_0 ;
  wire \data_read[4]_i_1_n_0 ;
  wire \data_read[4]_i_2_n_0 ;
  wire \data_read[5]_i_1_n_0 ;
  wire \data_read[5]_i_2_n_0 ;
  wire \data_read[6]_i_1_n_0 ;
  wire \data_read[6]_i_2_n_0 ;
  wire \data_read[7]_i_1_n_0 ;
  wire \data_read[7]_i_2_n_0 ;
  wire \data_read[8]_i_1_n_0 ;
  wire \data_read[8]_i_2_n_0 ;
  wire \data_read[9]_i_1_n_0 ;
  wire \data_read[9]_i_2_n_0 ;
  wire \data_read_reg_n_0_[0] ;
  wire \data_read_reg_n_0_[10] ;
  wire \data_read_reg_n_0_[11] ;
  wire \data_read_reg_n_0_[12] ;
  wire \data_read_reg_n_0_[13] ;
  wire \data_read_reg_n_0_[14] ;
  wire \data_read_reg_n_0_[15] ;
  wire \data_read_reg_n_0_[16] ;
  wire \data_read_reg_n_0_[17] ;
  wire \data_read_reg_n_0_[18] ;
  wire \data_read_reg_n_0_[19] ;
  wire \data_read_reg_n_0_[1] ;
  wire \data_read_reg_n_0_[20] ;
  wire \data_read_reg_n_0_[21] ;
  wire \data_read_reg_n_0_[22] ;
  wire \data_read_reg_n_0_[23] ;
  wire \data_read_reg_n_0_[24] ;
  wire \data_read_reg_n_0_[25] ;
  wire \data_read_reg_n_0_[26] ;
  wire \data_read_reg_n_0_[27] ;
  wire \data_read_reg_n_0_[28] ;
  wire \data_read_reg_n_0_[29] ;
  wire \data_read_reg_n_0_[2] ;
  wire \data_read_reg_n_0_[30] ;
  wire \data_read_reg_n_0_[31] ;
  wire \data_read_reg_n_0_[3] ;
  wire \data_read_reg_n_0_[4] ;
  wire \data_read_reg_n_0_[5] ;
  wire \data_read_reg_n_0_[6] ;
  wire \data_read_reg_n_0_[7] ;
  wire \data_read_reg_n_0_[8] ;
  wire \data_read_reg_n_0_[9] ;
  wire \data_temp2[0]_i_4_n_0 ;
  wire \data_temp2[0]_i_6_n_0 ;
  wire \data_temp2[13]_i_10_n_0 ;
  wire \data_temp2[13]_i_4_n_0 ;
  wire \data_temp2[13]_i_5_n_0 ;
  wire \data_temp2[13]_i_6_n_0 ;
  wire \data_temp2[13]_i_7_n_0 ;
  wire \data_temp2[13]_i_8_n_0 ;
  wire \data_temp2[13]_i_9_n_0 ;
  wire \data_temp2[15]_i_10_n_0 ;
  wire \data_temp2[15]_i_11_n_0 ;
  wire \data_temp2[15]_i_12_n_0 ;
  wire \data_temp2[15]_i_14_n_0 ;
  wire \data_temp2[15]_i_15_n_0 ;
  wire \data_temp2[15]_i_5_n_0 ;
  wire \data_temp2[15]_i_6_n_0 ;
  wire \data_temp2[15]_i_7_n_0 ;
  wire \data_temp2[15]_i_8_n_0 ;
  wire \data_temp2[15]_i_9_n_0 ;
  wire \data_temp2[1]_i_10_n_0 ;
  wire \data_temp2[1]_i_3_n_0 ;
  wire \data_temp2[1]_i_4_n_0 ;
  wire \data_temp2[1]_i_6_n_0 ;
  wire \data_temp2[1]_i_8_n_0 ;
  wire \data_temp2[5]_i_3_n_0 ;
  wire \data_temp2[5]_i_4_n_0 ;
  wire \data_temp2[5]_i_5_n_0 ;
  wire \data_temp2[9]_i_10_n_0 ;
  wire \data_temp2[9]_i_11_n_0 ;
  wire \data_temp2[9]_i_4_n_0 ;
  wire \data_temp2[9]_i_5_n_0 ;
  wire \data_temp2[9]_i_6_n_0 ;
  wire \data_temp2[9]_i_7_n_0 ;
  wire \data_temp2[9]_i_8_n_0 ;
  wire \data_temp2[9]_i_9_n_0 ;
  wire \data_temp2_reg[0]_i_2_n_0 ;
  wire \data_temp2_reg[0]_i_2_n_1 ;
  wire \data_temp2_reg[0]_i_2_n_2 ;
  wire \data_temp2_reg[0]_i_2_n_3 ;
  wire \data_temp2_reg[0]_i_2_n_7 ;
  wire \data_temp2_reg[13]_i_2_n_0 ;
  wire \data_temp2_reg[13]_i_2_n_1 ;
  wire \data_temp2_reg[13]_i_2_n_2 ;
  wire \data_temp2_reg[13]_i_2_n_3 ;
  wire \data_temp2_reg[13]_i_3_n_0 ;
  wire \data_temp2_reg[13]_i_3_n_1 ;
  wire \data_temp2_reg[13]_i_3_n_2 ;
  wire \data_temp2_reg[13]_i_3_n_3 ;
  wire \data_temp2_reg[13]_i_3_n_4 ;
  wire \data_temp2_reg[13]_i_3_n_5 ;
  wire \data_temp2_reg[13]_i_3_n_6 ;
  wire \data_temp2_reg[13]_i_3_n_7 ;
  wire [15:0]\data_temp2_reg[15] ;
  wire \data_temp2_reg[15]_i_3_n_3 ;
  wire \data_temp2_reg[15]_i_4_n_1 ;
  wire \data_temp2_reg[15]_i_4_n_2 ;
  wire \data_temp2_reg[15]_i_4_n_3 ;
  wire \data_temp2_reg[15]_i_4_n_4 ;
  wire \data_temp2_reg[15]_i_4_n_5 ;
  wire \data_temp2_reg[15]_i_4_n_6 ;
  wire \data_temp2_reg[15]_i_4_n_7 ;
  wire \data_temp2_reg[1]_i_2_n_0 ;
  wire \data_temp2_reg[1]_i_2_n_1 ;
  wire \data_temp2_reg[1]_i_2_n_2 ;
  wire \data_temp2_reg[1]_i_2_n_3 ;
  wire \data_temp2_reg[1]_i_2_n_4 ;
  wire \data_temp2_reg[1]_i_2_n_5 ;
  wire \data_temp2_reg[1]_i_2_n_6 ;
  wire \data_temp2_reg[5]_i_2_n_0 ;
  wire \data_temp2_reg[5]_i_2_n_1 ;
  wire \data_temp2_reg[5]_i_2_n_2 ;
  wire \data_temp2_reg[5]_i_2_n_3 ;
  wire \data_temp2_reg[9]_i_2_n_0 ;
  wire \data_temp2_reg[9]_i_2_n_1 ;
  wire \data_temp2_reg[9]_i_2_n_2 ;
  wire \data_temp2_reg[9]_i_2_n_3 ;
  wire \data_temp2_reg[9]_i_3_n_0 ;
  wire \data_temp2_reg[9]_i_3_n_1 ;
  wire \data_temp2_reg[9]_i_3_n_2 ;
  wire \data_temp2_reg[9]_i_3_n_3 ;
  wire \data_temp2_reg[9]_i_3_n_4 ;
  wire \data_temp2_reg[9]_i_3_n_5 ;
  wire \data_temp2_reg[9]_i_3_n_6 ;
  wire \data_temp2_reg[9]_i_3_n_7 ;
  wire \data_temp[13]_i_10_n_0 ;
  wire \data_temp[13]_i_11_n_0 ;
  wire \data_temp[13]_i_12_n_0 ;
  wire \data_temp[13]_i_13_n_0 ;
  wire \data_temp[13]_i_14_n_0 ;
  wire \data_temp[13]_i_15_n_0 ;
  wire \data_temp[13]_i_16_n_0 ;
  wire \data_temp[13]_i_17_n_0 ;
  wire \data_temp[13]_i_18_n_0 ;
  wire \data_temp[13]_i_4_n_0 ;
  wire \data_temp[13]_i_5_n_0 ;
  wire \data_temp[13]_i_6_n_0 ;
  wire \data_temp[13]_i_7_n_0 ;
  wire \data_temp[13]_i_8_n_0 ;
  wire \data_temp[13]_i_9_n_0 ;
  wire \data_temp[15]_i_10_n_0 ;
  wire \data_temp[15]_i_11_n_0 ;
  wire \data_temp[15]_i_12_n_0 ;
  wire \data_temp[15]_i_13_n_0 ;
  wire \data_temp[15]_i_15_n_0 ;
  wire \data_temp[15]_i_16_n_0 ;
  wire \data_temp[15]_i_17_n_0 ;
  wire \data_temp[15]_i_6_n_0 ;
  wire \data_temp[15]_i_7_n_0 ;
  wire \data_temp[15]_i_8_n_0 ;
  wire \data_temp[15]_i_9_n_0 ;
  wire \data_temp[1]_i_4_n_0 ;
  wire \data_temp[1]_i_6_n_0 ;
  wire \data_temp[5]_i_3_n_0 ;
  wire \data_temp[5]_i_4_n_0 ;
  wire \data_temp[5]_i_5_n_0 ;
  wire \data_temp[9]_i_10_n_0 ;
  wire \data_temp[9]_i_11_n_0 ;
  wire \data_temp[9]_i_12_n_0 ;
  wire \data_temp[9]_i_13_n_0 ;
  wire \data_temp[9]_i_14_n_0 ;
  wire \data_temp[9]_i_15_n_0 ;
  wire \data_temp[9]_i_16_n_0 ;
  wire \data_temp[9]_i_17_n_0 ;
  wire \data_temp[9]_i_18_n_0 ;
  wire \data_temp[9]_i_19_n_0 ;
  wire \data_temp[9]_i_4_n_0 ;
  wire \data_temp[9]_i_5_n_0 ;
  wire \data_temp[9]_i_6_n_0 ;
  wire \data_temp[9]_i_7_n_0 ;
  wire \data_temp[9]_i_8_n_0 ;
  wire \data_temp[9]_i_9_n_0 ;
  wire \data_temp_reg[13]_i_2_n_0 ;
  wire \data_temp_reg[13]_i_2_n_1 ;
  wire \data_temp_reg[13]_i_2_n_2 ;
  wire \data_temp_reg[13]_i_2_n_3 ;
  wire \data_temp_reg[13]_i_3_n_0 ;
  wire \data_temp_reg[13]_i_3_n_1 ;
  wire \data_temp_reg[13]_i_3_n_2 ;
  wire \data_temp_reg[13]_i_3_n_3 ;
  wire \data_temp_reg[13]_i_3_n_4 ;
  wire \data_temp_reg[13]_i_3_n_5 ;
  wire \data_temp_reg[13]_i_3_n_6 ;
  wire \data_temp_reg[13]_i_3_n_7 ;
  wire [15:0]\data_temp_reg[15] ;
  wire \data_temp_reg[15]_i_4_n_3 ;
  wire \data_temp_reg[15]_i_5_n_1 ;
  wire \data_temp_reg[15]_i_5_n_2 ;
  wire \data_temp_reg[15]_i_5_n_3 ;
  wire \data_temp_reg[15]_i_5_n_4 ;
  wire \data_temp_reg[15]_i_5_n_5 ;
  wire \data_temp_reg[15]_i_5_n_6 ;
  wire \data_temp_reg[15]_i_5_n_7 ;
  wire \data_temp_reg[1]_i_2_n_0 ;
  wire \data_temp_reg[1]_i_2_n_1 ;
  wire \data_temp_reg[1]_i_2_n_2 ;
  wire \data_temp_reg[1]_i_2_n_3 ;
  wire \data_temp_reg[1]_i_2_n_4 ;
  wire \data_temp_reg[1]_i_2_n_5 ;
  wire \data_temp_reg[1]_i_2_n_6 ;
  wire \data_temp_reg[5]_i_2_n_0 ;
  wire \data_temp_reg[5]_i_2_n_1 ;
  wire \data_temp_reg[5]_i_2_n_2 ;
  wire \data_temp_reg[5]_i_2_n_3 ;
  wire \data_temp_reg[9]_i_2_n_0 ;
  wire \data_temp_reg[9]_i_2_n_1 ;
  wire \data_temp_reg[9]_i_2_n_2 ;
  wire \data_temp_reg[9]_i_2_n_3 ;
  wire \data_temp_reg[9]_i_3_n_0 ;
  wire \data_temp_reg[9]_i_3_n_1 ;
  wire \data_temp_reg[9]_i_3_n_2 ;
  wire \data_temp_reg[9]_i_3_n_3 ;
  wire \data_temp_reg[9]_i_3_n_4 ;
  wire \data_temp_reg[9]_i_3_n_5 ;
  wire \data_temp_reg[9]_i_3_n_6 ;
  wire \data_temp_reg[9]_i_3_n_7 ;
  wire [12:0]\do1_reg[15] ;
  wire [0:0]\do1_reg[3] ;
  wire \do1_reg[3]_0 ;
  wire [1:0]\do1_reg[5] ;
  wire [1:0]\do1_reg[5]_0 ;
  wire [12:0]\do2_reg[15] ;
  wire [0:0]\do2_reg[3] ;
  wire [0:0]\do2_reg[3]_0 ;
  wire \do2_reg[3]_1 ;
  wire [1:0]\do2_reg[5] ;
  wire [1:0]\do2_reg[5]_0 ;
  wire [23:0]enc_length_reg;
  wire enc_start_reg;
  wire \enc_start_reg_reg_n_0_[0] ;
  wire \enc_start_reg_reg_n_0_[10] ;
  wire \enc_start_reg_reg_n_0_[11] ;
  wire \enc_start_reg_reg_n_0_[12] ;
  wire \enc_start_reg_reg_n_0_[13] ;
  wire \enc_start_reg_reg_n_0_[14] ;
  wire \enc_start_reg_reg_n_0_[15] ;
  wire \enc_start_reg_reg_n_0_[16] ;
  wire \enc_start_reg_reg_n_0_[17] ;
  wire \enc_start_reg_reg_n_0_[18] ;
  wire \enc_start_reg_reg_n_0_[19] ;
  wire \enc_start_reg_reg_n_0_[1] ;
  wire \enc_start_reg_reg_n_0_[20] ;
  wire \enc_start_reg_reg_n_0_[21] ;
  wire \enc_start_reg_reg_n_0_[22] ;
  wire \enc_start_reg_reg_n_0_[23] ;
  wire \enc_start_reg_reg_n_0_[24] ;
  wire \enc_start_reg_reg_n_0_[25] ;
  wire \enc_start_reg_reg_n_0_[26] ;
  wire \enc_start_reg_reg_n_0_[27] ;
  wire \enc_start_reg_reg_n_0_[28] ;
  wire \enc_start_reg_reg_n_0_[29] ;
  wire \enc_start_reg_reg_n_0_[2] ;
  wire \enc_start_reg_reg_n_0_[30] ;
  wire \enc_start_reg_reg_n_0_[31] ;
  wire \enc_start_reg_reg_n_0_[3] ;
  wire \enc_start_reg_reg_n_0_[4] ;
  wire \enc_start_reg_reg_n_0_[5] ;
  wire \enc_start_reg_reg_n_0_[6] ;
  wire \enc_start_reg_reg_n_0_[7] ;
  wire \enc_start_reg_reg_n_0_[8] ;
  wire \enc_start_reg_reg_n_0_[9] ;
  wire [1:0]enc_sts_reg;
  wire \enc_sts_reg[1]_i_1_n_0 ;
  wire \enc_sts_reg[1]_i_2_n_0 ;
  wire \enc_sts_reg[1]_i_3_n_0 ;
  wire \enc_sts_reg[1]_i_4_n_0 ;
  wire \enc_sts_reg[1]_i_5_n_0 ;
  wire eoi_fdct_i_14_n_0;
  wire eoi_fdct_i_15_n_0;
  wire eoi_fdct_i_16_n_0;
  wire eoi_fdct_i_17_n_0;
  wire eoi_fdct_i_18_n_0;
  wire eoi_fdct_i_19_n_0;
  wire eoi_fdct_i_20_n_0;
  wire eoi_fdct_i_21_n_0;
  wire eoi_fdct_i_22_n_0;
  wire eoi_fdct_i_23_n_0;
  wire eoi_fdct_i_24_n_0;
  wire eoi_fdct_i_25_n_0;
  wire eoi_fdct_i_26_n_0;
  wire [0:0]eoi_fdct_reg;
  wire [12:0]eoi_fdct_reg_0;
  wire eoi_fdct_reg_i_10_n_3;
  wire eoi_fdct_reg_i_11_n_0;
  wire eoi_fdct_reg_i_11_n_1;
  wire eoi_fdct_reg_i_11_n_2;
  wire eoi_fdct_reg_i_11_n_3;
  wire eoi_fdct_reg_i_12_n_0;
  wire eoi_fdct_reg_i_12_n_1;
  wire eoi_fdct_reg_i_12_n_2;
  wire eoi_fdct_reg_i_12_n_3;
  wire eoi_fdct_reg_i_13_n_0;
  wire eoi_fdct_reg_i_13_n_1;
  wire eoi_fdct_reg_i_13_n_2;
  wire eoi_fdct_reg_i_13_n_3;
  wire fdct_fifo_hf_full;
  wire [0:0]fdct_fifo_hf_full_reg;
  wire fdct_fifo_hf_full_reg_0;
  wire [0:0]fdct_fifo_hf_full_reg_1;
  wire fdct_fifo_hf_full_reg_2;
  wire fdct_fifo_rd;
  wire fifo_almost_full_i_i_100_n_0;
  wire fifo_almost_full_i_i_101_n_0;
  wire fifo_almost_full_i_i_102_n_0;
  wire fifo_almost_full_i_i_103_n_0;
  wire fifo_almost_full_i_i_104_n_0;
  wire fifo_almost_full_i_i_105_n_0;
  wire fifo_almost_full_i_i_106_n_0;
  wire fifo_almost_full_i_i_18_n_0;
  wire fifo_almost_full_i_i_19_n_0;
  wire fifo_almost_full_i_i_21_n_0;
  wire fifo_almost_full_i_i_35_n_0;
  wire fifo_almost_full_i_i_36_n_0;
  wire fifo_almost_full_i_i_37_n_0;
  wire fifo_almost_full_i_i_40_n_0;
  wire fifo_almost_full_i_i_41_n_0;
  wire fifo_almost_full_i_i_42_n_0;
  wire fifo_almost_full_i_i_43_n_0;
  wire fifo_almost_full_i_i_67_n_0;
  wire fifo_almost_full_i_i_68_n_0;
  wire fifo_almost_full_i_i_69_n_0;
  wire fifo_almost_full_i_i_70_n_0;
  wire [2:0]fifo_almost_full_i_reg;
  wire [3:0]fifo_almost_full_i_reg_0;
  wire [3:0]fifo_almost_full_i_reg_1;
  wire [2:0]fifo_almost_full_i_reg_2;
  wire fifo_almost_full_i_reg_i_16_n_0;
  wire fifo_almost_full_i_reg_i_16_n_1;
  wire fifo_almost_full_i_reg_i_16_n_2;
  wire fifo_almost_full_i_reg_i_16_n_3;
  wire fifo_almost_full_i_reg_i_20_n_0;
  wire fifo_almost_full_i_reg_i_20_n_1;
  wire fifo_almost_full_i_reg_i_20_n_2;
  wire fifo_almost_full_i_reg_i_20_n_3;
  wire fifo_almost_full_i_reg_i_2_n_2;
  wire fifo_almost_full_i_reg_i_2_n_3;
  wire fifo_almost_full_i_reg_i_39_n_0;
  wire fifo_almost_full_i_reg_i_39_n_1;
  wire fifo_almost_full_i_reg_i_39_n_2;
  wire fifo_almost_full_i_reg_i_39_n_3;
  wire fifo_almost_full_i_reg_i_5_n_0;
  wire fifo_almost_full_i_reg_i_5_n_1;
  wire fifo_almost_full_i_reg_i_5_n_2;
  wire fifo_almost_full_i_reg_i_5_n_3;
  wire fifo_almost_full_i_reg_i_65_n_0;
  wire fifo_almost_full_i_reg_i_65_n_1;
  wire fifo_almost_full_i_reg_i_65_n_2;
  wire fifo_almost_full_i_reg_i_65_n_3;
  wire fifo_almost_full_i_reg_i_66_n_0;
  wire fifo_almost_full_i_reg_i_66_n_1;
  wire fifo_almost_full_i_reg_i_66_n_2;
  wire fifo_almost_full_i_reg_i_66_n_3;
  wire \fram1_line_cnt_reg[1] ;
  wire [7:0]\hr_data_reg[7] ;
  wire [2:0]\hr_waddr_reg[3] ;
  wire [0:0]\hr_waddr_reg[3]_0 ;
  wire [2:0]\hr_waddr_reg[7] ;
  wire [0:0]\hr_waddr_reg[7]_0 ;
  wire image_ram_access_reg;
  wire \image_ram_access_reg_reg_n_0_[0] ;
  wire \image_ram_access_reg_reg_n_0_[10] ;
  wire \image_ram_access_reg_reg_n_0_[11] ;
  wire \image_ram_access_reg_reg_n_0_[12] ;
  wire \image_ram_access_reg_reg_n_0_[13] ;
  wire \image_ram_access_reg_reg_n_0_[14] ;
  wire \image_ram_access_reg_reg_n_0_[15] ;
  wire \image_ram_access_reg_reg_n_0_[16] ;
  wire \image_ram_access_reg_reg_n_0_[17] ;
  wire \image_ram_access_reg_reg_n_0_[18] ;
  wire \image_ram_access_reg_reg_n_0_[19] ;
  wire \image_ram_access_reg_reg_n_0_[1] ;
  wire \image_ram_access_reg_reg_n_0_[20] ;
  wire \image_ram_access_reg_reg_n_0_[21] ;
  wire \image_ram_access_reg_reg_n_0_[22] ;
  wire \image_ram_access_reg_reg_n_0_[23] ;
  wire \image_ram_access_reg_reg_n_0_[24] ;
  wire \image_ram_access_reg_reg_n_0_[25] ;
  wire \image_ram_access_reg_reg_n_0_[26] ;
  wire \image_ram_access_reg_reg_n_0_[27] ;
  wire \image_ram_access_reg_reg_n_0_[28] ;
  wire \image_ram_access_reg_reg_n_0_[29] ;
  wire \image_ram_access_reg_reg_n_0_[2] ;
  wire \image_ram_access_reg_reg_n_0_[30] ;
  wire \image_ram_access_reg_reg_n_0_[31] ;
  wire \image_ram_access_reg_reg_n_0_[3] ;
  wire \image_ram_access_reg_reg_n_0_[4] ;
  wire \image_ram_access_reg_reg_n_0_[5] ;
  wire \image_ram_access_reg_reg_n_0_[6] ;
  wire \image_ram_access_reg_reg_n_0_[7] ;
  wire \image_ram_access_reg_reg_n_0_[8] ;
  wire \image_ram_access_reg_reg_n_0_[9] ;
  wire image_size_reg;
  wire \image_size_reg[31]_i_2_n_0 ;
  wire \image_size_reg[31]_i_3_n_0 ;
  wire \image_size_reg[31]_i_4_n_0 ;
  wire \image_size_reg[31]_i_5_n_0 ;
  wire \image_size_reg[31]_i_6_n_0 ;
  wire [0:0]\image_size_reg_reg[31]_0 ;
  wire [0:0]\image_size_reg_reg[31]_1 ;
  wire [0:0]\image_size_reg_reg[31]_2 ;
  wire [0:0]\image_size_reg_reg[31]_3 ;
  wire [0:0]\image_size_reg_reg[31]_4 ;
  wire [0:0]\image_size_reg_reg[31]_5 ;
  wire img_size_wr;
  wire init_table_rd_reg;
  wire init_table_wr_reg;
  wire iram_wren;
  wire [0:0]jfif_start_reg;
  wire [0:0]jfif_start_reg_0;
  wire [0:0]jpeg_busy_reg;
  wire jpeg_ready;
  wire [6:0]mem_reg;
  wire [7:0]mem_reg_0;
  wire [13:0]minusOp;
  wire [12:0]minusOp0_in;
  wire [14:0]minusOp1_in;
  wire [23:0]\num_enc_bytes_reg[23] ;
  wire p_0_in;
  wire [15:0]\prev_x_reg[15] ;
  wire [15:0]\prev_y_reg[15] ;
  wire [0:0]\qaddr_reg[6]_0 ;
  wire \qdata[7]_i_2_n_0 ;
  wire \qdata[7]_i_3_n_0 ;
  wire \qdata[7]_i_4_n_0 ;
  wire qwren;
  wire qwren1;
  wire qwren7_out;
  wire [9:0]\rd_addr2_reg[9] ;
  wire \rd_addr2_reg[9]_i_3_n_2 ;
  wire \rd_addr2_reg[9]_i_3_n_3 ;
  wire \rd_addr[9]_i_18_n_0 ;
  wire \rd_addr[9]_i_24_n_0 ;
  wire \rd_addr[9]_i_25_n_0 ;
  wire \rd_addr[9]_i_26_n_0 ;
  wire \rd_addr[9]_i_27_n_0 ;
  wire \rd_addr[9]_i_30_n_0 ;
  wire \rd_addr[9]_i_31_n_0 ;
  wire \rd_addr[9]_i_32_n_0 ;
  wire \rd_addr[9]_i_33_n_0 ;
  wire \rd_addr[9]_i_34_n_0 ;
  wire \rd_addr[9]_i_35_n_0 ;
  wire \rd_addr[9]_i_36_n_0 ;
  wire \rd_addr[9]_i_37_n_0 ;
  wire \rd_addr[9]_i_38_n_0 ;
  wire \rd_addr[9]_i_39_n_0 ;
  wire \rd_addr[9]_i_40_n_0 ;
  wire \rd_addr_reg[0] ;
  wire \rd_addr_reg[0]_0 ;
  wire [9:0]\rd_addr_reg[9] ;
  wire [0:0]\rd_addr_reg[9]_0 ;
  wire [0:0]\rd_addr_reg[9]_1 ;
  wire \rd_addr_reg[9]_i_17_n_0 ;
  wire \rd_addr_reg[9]_i_17_n_1 ;
  wire \rd_addr_reg[9]_i_17_n_2 ;
  wire \rd_addr_reg[9]_i_17_n_3 ;
  wire \rd_addr_reg[9]_i_23_n_0 ;
  wire \rd_addr_reg[9]_i_23_n_1 ;
  wire \rd_addr_reg[9]_i_23_n_2 ;
  wire \rd_addr_reg[9]_i_23_n_3 ;
  wire \rd_addr_reg[9]_i_28_n_0 ;
  wire \rd_addr_reg[9]_i_28_n_1 ;
  wire \rd_addr_reg[9]_i_28_n_2 ;
  wire \rd_addr_reg[9]_i_28_n_3 ;
  wire \rd_addr_reg[9]_i_29_n_0 ;
  wire \rd_addr_reg[9]_i_29_n_1 ;
  wire \rd_addr_reg[9]_i_29_n_2 ;
  wire \rd_addr_reg[9]_i_29_n_3 ;
  wire \rd_addr_reg[9]_i_6_n_2 ;
  wire \rd_addr_reg[9]_i_6_n_3 ;
  wire [0:0]\rd_counter_reg[0] ;
  wire [1:0]\rd_counter_reg[0]_0 ;
  wire [1:0]\rd_counter_reg[0]_1 ;
  wire [1:0]\rd_counter_reg[12] ;
  wire \rd_counter_reg[12]_0 ;
  wire [3:0]\rd_counter_reg[12]_1 ;
  wire [13:0]\rd_counter_reg[15] ;
  wire [0:0]\rd_counter_reg[2] ;
  wire [0:0]\rd_counter_reg[2]_0 ;
  wire [0:0]\rd_counter_reg[8] ;
  wire [3:0]\rd_counter_reg[8]_0 ;
  wire [14:0]\rd_counter_total_reg[18] ;
  wire [0:0]\rd_counter_total_reg[30] ;
  wire [0:0]\rd_counter_total_reg[3] ;
  wire rd_dval;
  wire rd_dval10_out;
  wire rd_mod;
  wire [11:0]\rd_mod_reg[11] ;
  wire [0:0]\rd_mod_reg[15] ;
  wire [0:0]\rd_mod_reg[3] ;
  wire rd_ptr;
  wire \rd_ptr[11]_i_11_n_0 ;
  wire \rd_ptr[11]_i_12_n_0 ;
  wire \rd_ptr[11]_i_13_n_0 ;
  wire \rd_ptr[11]_i_14_n_0 ;
  wire \rd_ptr[11]_i_15_n_0 ;
  wire \rd_ptr[11]_i_16_n_0 ;
  wire \rd_ptr[11]_i_17_n_0 ;
  wire \rd_ptr[11]_i_18_n_0 ;
  wire \rd_ptr[11]_i_19_n_0 ;
  wire \rd_ptr[11]_i_20_n_0 ;
  wire \rd_ptr[11]_i_21_n_0 ;
  wire \rd_ptr[11]_i_22_n_0 ;
  wire \rd_ptr[12]_i_5_n_0 ;
  wire \rd_ptr[12]_i_6_n_0 ;
  wire \rd_ptr[7]_i_11_n_0 ;
  wire \rd_ptr[7]_i_12_n_0 ;
  wire \rd_ptr[7]_i_13_n_0 ;
  wire \rd_ptr[7]_i_14_n_0 ;
  wire \rd_ptr[7]_i_15_n_0 ;
  wire \rd_ptr[7]_i_16_n_0 ;
  wire \rd_ptr[7]_i_17_n_0 ;
  wire \rd_ptr[7]_i_18_n_0 ;
  wire \rd_ptr[7]_i_19_n_0 ;
  wire \rd_ptr[7]_i_20_n_0 ;
  wire \rd_ptr[7]_i_21_n_0 ;
  wire \rd_ptr[7]_i_22_n_0 ;
  wire [3:0]\rd_ptr_reg[11] ;
  wire \rd_ptr_reg[11]_i_10_n_0 ;
  wire \rd_ptr_reg[11]_i_10_n_1 ;
  wire \rd_ptr_reg[11]_i_10_n_2 ;
  wire \rd_ptr_reg[11]_i_10_n_3 ;
  wire [0:0]\rd_ptr_reg[12] ;
  wire [2:0]\rd_ptr_reg[3] ;
  wire [3:0]\rd_ptr_reg[7] ;
  wire \rd_ptr_reg[7]_i_10_n_0 ;
  wire \rd_ptr_reg[7]_i_10_n_1 ;
  wire \rd_ptr_reg[7]_i_10_n_2 ;
  wire \rd_ptr_reg[7]_i_10_n_3 ;
  wire size_wr;
  wire [1:0]size_wr_cnt;
  wire sof;
  wire sof2_out;
  wire sof_rep_i_1__0_n_0;
  wire sof_rep_i_1_n_0;
  wire start_int_reg;
  wire \threshold[11]_i_2_n_0 ;
  wire \threshold[11]_i_3_n_0 ;
  wire \threshold[11]_i_4_n_0 ;
  wire \threshold[11]_i_5_n_0 ;
  wire \threshold[15]_i_2_n_0 ;
  wire \threshold[15]_i_3_n_0 ;
  wire \threshold[15]_i_4_n_0 ;
  wire \threshold[15]_i_5_n_0 ;
  wire \threshold[18]_i_2_n_0 ;
  wire \threshold[18]_i_3_n_0 ;
  wire \threshold[18]_i_4_n_0 ;
  wire \threshold[3]_i_2_n_0 ;
  wire \threshold[3]_i_3_n_0 ;
  wire \threshold[3]_i_4_n_0 ;
  wire \threshold[7]_i_2_n_0 ;
  wire \threshold[7]_i_3_n_0 ;
  wire \threshold[7]_i_4_n_0 ;
  wire \threshold[7]_i_5_n_0 ;
  wire \threshold_reg[11]_i_1_n_0 ;
  wire \threshold_reg[11]_i_1_n_1 ;
  wire \threshold_reg[11]_i_1_n_2 ;
  wire \threshold_reg[11]_i_1_n_3 ;
  wire \threshold_reg[15]_i_1_n_0 ;
  wire \threshold_reg[15]_i_1_n_1 ;
  wire \threshold_reg[15]_i_1_n_2 ;
  wire \threshold_reg[15]_i_1_n_3 ;
  wire [1:0]\threshold_reg[18] ;
  wire [3:0]\threshold_reg[18]_0 ;
  wire [1:0]\threshold_reg[18]_1 ;
  wire \threshold_reg[18]_i_1_n_2 ;
  wire \threshold_reg[18]_i_1_n_3 ;
  wire \threshold_reg[3]_i_1_n_0 ;
  wire \threshold_reg[3]_i_1_n_1 ;
  wire \threshold_reg[3]_i_1_n_2 ;
  wire \threshold_reg[3]_i_1_n_3 ;
  wire \threshold_reg[7]_i_1_n_0 ;
  wire \threshold_reg[7]_i_1_n_1 ;
  wire \threshold_reg[7]_i_1_n_2 ;
  wire \threshold_reg[7]_i_1_n_3 ;
  wire \wr_addr2[8]_i_4_n_0 ;
  wire \wr_addr2[8]_i_5_n_0 ;
  wire \wr_addr2[9]_i_10_n_0 ;
  wire \wr_addr2[9]_i_11_n_0 ;
  wire \wr_addr2[9]_i_6_n_0 ;
  wire \wr_addr2[9]_i_7_n_0 ;
  wire \wr_addr2[9]_i_8_n_0 ;
  wire \wr_addr2[9]_i_9_n_0 ;
  wire [0:0]\wr_addr2_reg[0] ;
  wire [1:0]\wr_addr2_reg[8] ;
  wire \wr_addr2_reg[9]_i_3_n_2 ;
  wire \wr_addr2_reg[9]_i_3_n_3 ;
  wire \wr_addr2_reg[9]_i_4_n_0 ;
  wire \wr_addr2_reg[9]_i_4_n_1 ;
  wire \wr_addr2_reg[9]_i_4_n_2 ;
  wire \wr_addr2_reg[9]_i_4_n_3 ;
  wire \wr_addr2_reg[9]_i_5_n_0 ;
  wire \wr_addr2_reg[9]_i_5_n_1 ;
  wire \wr_addr2_reg[9]_i_5_n_2 ;
  wire \wr_addr2_reg[9]_i_5_n_3 ;
  wire \wr_addr[8]_i_2_n_0 ;
  wire \wr_addr[8]_i_5_n_0 ;
  wire \wr_addr[9]_i_11_n_0 ;
  wire \wr_addr[9]_i_12_n_0 ;
  wire \wr_addr[9]_i_13_n_0 ;
  wire \wr_addr[9]_i_14_n_0 ;
  wire \wr_addr[9]_i_17_n_0 ;
  wire \wr_addr[9]_i_18_n_0 ;
  wire \wr_addr[9]_i_19_n_0 ;
  wire \wr_addr[9]_i_20_n_0 ;
  wire \wr_addr[9]_i_23_n_0 ;
  wire \wr_addr[9]_i_24_n_0 ;
  wire \wr_addr[9]_i_25_n_0 ;
  wire \wr_addr[9]_i_26_n_0 ;
  wire \wr_addr[9]_i_27_n_0 ;
  wire \wr_addr[9]_i_28_n_0 ;
  wire \wr_addr[9]_i_29_n_0 ;
  wire \wr_addr[9]_i_30_n_0 ;
  wire \wr_addr[9]_i_31_n_0 ;
  wire \wr_addr[9]_i_32_n_0 ;
  wire \wr_addr[9]_i_33_n_0 ;
  wire \wr_addr[9]_i_8_n_0 ;
  wire \wr_addr[9]_i_9_n_0 ;
  wire [1:0]\wr_addr_reg[8] ;
  wire [0:0]\wr_addr_reg[9] ;
  wire [0:0]\wr_addr_reg[9]_0 ;
  wire \wr_addr_reg[9]_i_10_n_0 ;
  wire \wr_addr_reg[9]_i_10_n_1 ;
  wire \wr_addr_reg[9]_i_10_n_2 ;
  wire \wr_addr_reg[9]_i_10_n_3 ;
  wire \wr_addr_reg[9]_i_16_n_0 ;
  wire \wr_addr_reg[9]_i_16_n_1 ;
  wire \wr_addr_reg[9]_i_16_n_2 ;
  wire \wr_addr_reg[9]_i_16_n_3 ;
  wire \wr_addr_reg[9]_i_21_n_0 ;
  wire \wr_addr_reg[9]_i_21_n_1 ;
  wire \wr_addr_reg[9]_i_21_n_2 ;
  wire \wr_addr_reg[9]_i_21_n_3 ;
  wire \wr_addr_reg[9]_i_22_n_0 ;
  wire \wr_addr_reg[9]_i_22_n_1 ;
  wire \wr_addr_reg[9]_i_22_n_2 ;
  wire \wr_addr_reg[9]_i_22_n_3 ;
  wire \wr_addr_reg[9]_i_3_n_2 ;
  wire \wr_addr_reg[9]_i_3_n_3 ;
  wire \wr_addr_reg[9]_i_4_n_0 ;
  wire \wr_addr_reg[9]_i_4_n_1 ;
  wire \wr_addr_reg[9]_i_4_n_2 ;
  wire \wr_addr_reg[9]_i_4_n_3 ;
  wire \wr_addr_reg[9]_i_6_n_0 ;
  wire \wr_addr_reg[9]_i_6_n_1 ;
  wire \wr_addr_reg[9]_i_6_n_2 ;
  wire \wr_addr_reg[9]_i_6_n_3 ;
  wire \wr_counter[15]_i_10_n_0 ;
  wire \wr_counter[15]_i_11_n_0 ;
  wire \wr_counter[15]_i_12_n_0 ;
  wire \wr_counter[15]_i_8_n_0 ;
  wire \wr_counter[15]_i_9_n_0 ;
  wire [3:0]\wr_counter_reg[0] ;
  wire [1:0]\wr_counter_reg[0]_0 ;
  wire [3:0]\wr_counter_reg[12] ;
  wire [4:0]\wr_counter_reg[12]_0 ;
  wire \wr_counter_reg[12]_1 ;
  wire [3:0]\wr_counter_reg[12]_2 ;
  wire [0:0]\wr_counter_reg[15] ;
  wire [15:0]\wr_counter_reg[15]_0 ;
  wire [13:0]\wr_counter_reg[15]_1 ;
  wire [2:0]\wr_counter_reg[15]_2 ;
  wire \wr_counter_reg[15]_i_3_n_2 ;
  wire \wr_counter_reg[15]_i_3_n_3 ;
  wire \wr_counter_reg[15]_i_5_n_0 ;
  wire \wr_counter_reg[15]_i_5_n_1 ;
  wire \wr_counter_reg[15]_i_5_n_2 ;
  wire \wr_counter_reg[15]_i_5_n_3 ;
  wire \wr_counter_reg[15]_i_6_n_0 ;
  wire \wr_counter_reg[15]_i_6_n_1 ;
  wire \wr_counter_reg[15]_i_6_n_2 ;
  wire \wr_counter_reg[15]_i_6_n_3 ;
  wire [0:0]\wr_counter_reg[2] ;
  wire [0:0]\wr_counter_reg[2]_0 ;
  wire [3:0]\wr_counter_reg[8] ;
  wire [3:0]\wr_counter_reg[8]_0 ;
  wire [0:0]\wr_counter_total_reg[30] ;
  wire [0:0]\wr_counter_total_reg[31] ;
  wire [0:0]\wr_counter_total_reg[3] ;
  wire wr_mod;
  wire [11:0]\wr_mod_reg[11] ;
  wire [0:0]\wr_mod_reg[15] ;
  wire [0:0]\wr_mod_reg[3] ;
  wire \wr_ptr[12]_i_15_n_0 ;
  wire \wr_ptr[12]_i_16_n_0 ;
  wire \wr_ptr[12]_i_17_n_0 ;
  wire \wr_ptr[12]_i_18_n_0 ;
  wire \wr_ptr[12]_i_19_n_0 ;
  wire \wr_ptr[1]_i_10_n_0 ;
  wire \wr_ptr[1]_i_3_n_0 ;
  wire \wr_ptr[1]_i_4_n_0 ;
  wire \wr_ptr[1]_i_6_n_0 ;
  wire \wr_ptr[1]_i_8_n_0 ;
  wire \wr_ptr[9]_i_10_n_0 ;
  wire \wr_ptr[9]_i_11_n_0 ;
  wire \wr_ptr[9]_i_8_n_0 ;
  wire \wr_ptr[9]_i_9_n_0 ;
  wire [3:0]\wr_ptr_reg[12] ;
  wire [0:0]\wr_ptr_reg[12]_0 ;
  wire \wr_ptr_reg[12]_i_12_n_0 ;
  wire \wr_ptr_reg[12]_i_12_n_1 ;
  wire \wr_ptr_reg[12]_i_12_n_2 ;
  wire \wr_ptr_reg[12]_i_12_n_3 ;
  wire \wr_ptr_reg[1]_i_2_n_0 ;
  wire \wr_ptr_reg[1]_i_2_n_1 ;
  wire \wr_ptr_reg[1]_i_2_n_2 ;
  wire \wr_ptr_reg[1]_i_2_n_3 ;
  wire \wr_ptr_reg[1]_i_2_n_7 ;
  wire [2:0]\wr_ptr_reg[5] ;
  wire [3:0]\wr_ptr_reg[9] ;
  wire \wr_ptr_reg[9]_i_7_n_0 ;
  wire \wr_ptr_reg[9]_i_7_n_1 ;
  wire \wr_ptr_reg[9]_i_7_n_2 ;
  wire \wr_ptr_reg[9]_i_7_n_3 ;
  wire \wraddr[0]_i_3_n_0 ;
  wire \wraddr[0]_i_4_n_0 ;
  wire \wraddr[0]_i_5_n_0 ;
  wire \wraddr[0]_i_6_n_0 ;
  wire \wraddr[4]_i_3_n_0 ;
  wire \wraddr[4]_i_4_n_0 ;
  wire [0:0]\wraddr_reg[0] ;
  wire \wraddr_reg[0]_i_2_n_0 ;
  wire \wraddr_reg[0]_i_2_n_1 ;
  wire \wraddr_reg[0]_i_2_n_2 ;
  wire \wraddr_reg[0]_i_2_n_3 ;
  wire [0:0]\wraddr_reg[11] ;
  wire [0:0]\wraddr_reg[11]_0 ;
  wire [3:0]\wraddr_reg[3] ;
  wire \wraddr_reg[4]_i_1_n_1 ;
  wire \wraddr_reg[4]_i_1_n_2 ;
  wire \wraddr_reg[4]_i_1_n_3 ;
  wire [3:0]\wraddr_reg[7] ;
  wire [1:0]\wraddr_reg[7]_0 ;
  wire [5:0]\wraddr_reg[9] ;
  wire write_done13_out;
  wire write_done_reg_n_0;
  wire \y_line_cnt[2]_i_20_n_0 ;
  wire \y_line_cnt[2]_i_21_n_0 ;
  wire \y_line_cnt[2]_i_22_n_0 ;
  wire \y_line_cnt[2]_i_23_n_0 ;
  wire \y_line_cnt[2]_i_24_n_0 ;
  wire \y_line_cnt[2]_i_25_n_0 ;
  wire \y_line_cnt[2]_i_26_n_0 ;
  wire \y_line_cnt[2]_i_27_n_0 ;
  wire \y_line_cnt[2]_i_28_n_0 ;
  wire \y_line_cnt[2]_i_29_n_0 ;
  wire \y_line_cnt[2]_i_30_n_0 ;
  wire \y_line_cnt[2]_i_31_n_0 ;
  wire [0:0]\y_line_cnt_reg[15] ;
  wire [0:0]\y_line_cnt_reg[2] ;
  wire \y_line_cnt_reg[2]_i_17_n_0 ;
  wire \y_line_cnt_reg[2]_i_17_n_1 ;
  wire \y_line_cnt_reg[2]_i_17_n_2 ;
  wire \y_line_cnt_reg[2]_i_17_n_3 ;
  wire \y_line_cnt_reg[2]_i_18_n_0 ;
  wire \y_line_cnt_reg[2]_i_18_n_1 ;
  wire \y_line_cnt_reg[2]_i_18_n_2 ;
  wire \y_line_cnt_reg[2]_i_18_n_3 ;
  wire \y_line_cnt_reg[2]_i_19_n_0 ;
  wire \y_line_cnt_reg[2]_i_19_n_1 ;
  wire \y_line_cnt_reg[2]_i_19_n_2 ;
  wire \y_line_cnt_reg[2]_i_19_n_3 ;
  wire [3:0]\NLW_FSM_sequential_main_state_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_main_state_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_RSM_reg[x_cnt][15]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_RSM_reg[x_cnt][15]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_RSM_reg[y_cnt][15]_i_22_CO_UNCONNECTED ;
  wire [3:2]\NLW_RSM_reg[y_cnt][15]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_counter2_reg[12]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_counter_reg[12]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[12]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[12]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_data_temp2_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_data_temp2_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_data_temp2_reg[15]_i_4_CO_UNCONNECTED ;
  wire [0:0]\NLW_data_temp2_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_data_temp_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_data_temp_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_data_temp_reg[15]_i_5_CO_UNCONNECTED ;
  wire [0:0]\NLW_data_temp_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_eoi_fdct_reg_i_10_CO_UNCONNECTED;
  wire [3:2]NLW_eoi_fdct_reg_i_10_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_16_O_UNCONNECTED;
  wire [3:3]NLW_fifo_almost_full_i_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_fifo_almost_full_i_reg_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_fifo_almost_full_i_reg_i_6_O_UNCONNECTED;
  wire [0:0]NLW_fifo_almost_full_i_reg_i_66_O_UNCONNECTED;
  wire [3:3]\NLW_rd_addr2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr2_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_addr_reg[9]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_rd_addr_reg[9]_i_29_O_UNCONNECTED ;
  wire [3:3]\NLW_rd_addr_reg[9]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_rd_addr_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_rd_ptr_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_rd_ptr_reg[12]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_threshold_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_threshold_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_addr2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr2_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr2_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr2_reg[9]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_wr_addr_reg[9]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_addr_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_wr_addr_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_addr_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_wr_counter_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_wr_counter_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_counter_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_counter_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_wr_ptr_reg[12]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_wr_ptr_reg[12]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_y_line_cnt_reg[2]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_y_line_cnt_reg[2]_i_16_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_main_state[2]_i_10 
       (.I0(Q[24]),
        .I1(\RSM_reg[x_cnt][15] [5]),
        .I2(\RSM_reg[x_cnt][15] [6]),
        .I3(Q[25]),
        .O(\FSM_sequential_main_state[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_main_state[2]_i_11 
       (.I0(Q[30]),
        .I1(\RSM_reg[x_cnt][15] [11]),
        .I2(Q[31]),
        .I3(\RSM_reg[x_cnt][15] [12]),
        .O(\FSM_sequential_main_state[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_main_state[2]_i_12 
       (.I0(Q[28]),
        .I1(\RSM_reg[x_cnt][15] [9]),
        .I2(Q[29]),
        .I3(\RSM_reg[x_cnt][15] [10]),
        .O(\FSM_sequential_main_state[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_main_state[2]_i_13 
       (.I0(Q[26]),
        .I1(\RSM_reg[x_cnt][15] [7]),
        .I2(Q[27]),
        .I3(\RSM_reg[x_cnt][15] [8]),
        .O(\FSM_sequential_main_state[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_main_state[2]_i_14 
       (.I0(Q[24]),
        .I1(\RSM_reg[x_cnt][15] [5]),
        .I2(Q[25]),
        .I3(\RSM_reg[x_cnt][15] [6]),
        .O(\FSM_sequential_main_state[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_main_state[2]_i_15 
       (.I0(Q[22]),
        .I1(\RSM_reg[x_cnt][15] [3]),
        .I2(\RSM_reg[x_cnt][15] [4]),
        .I3(Q[23]),
        .O(\FSM_sequential_main_state[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_main_state[2]_i_16 
       (.I0(Q[20]),
        .I1(\RSM_reg[x_cnt][15] [1]),
        .I2(\RSM_reg[x_cnt][15] [2]),
        .I3(Q[21]),
        .O(\FSM_sequential_main_state[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \FSM_sequential_main_state[2]_i_17 
       (.I0(Q[18]),
        .I1(\RSM_reg[x_cnt][15] [0]),
        .I2(Q[19]),
        .O(\FSM_sequential_main_state[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_main_state[2]_i_18 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\FSM_sequential_main_state[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_main_state[2]_i_19 
       (.I0(Q[22]),
        .I1(\RSM_reg[x_cnt][15] [3]),
        .I2(Q[23]),
        .I3(\RSM_reg[x_cnt][15] [4]),
        .O(\FSM_sequential_main_state[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_main_state[2]_i_20 
       (.I0(Q[20]),
        .I1(\RSM_reg[x_cnt][15] [1]),
        .I2(Q[21]),
        .I3(\RSM_reg[x_cnt][15] [2]),
        .O(\FSM_sequential_main_state[2]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \FSM_sequential_main_state[2]_i_21 
       (.I0(Q[19]),
        .I1(\RSM_reg[x_cnt][15] [0]),
        .I2(Q[18]),
        .O(\FSM_sequential_main_state[2]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_main_state[2]_i_22 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\FSM_sequential_main_state[2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_main_state[2]_i_7 
       (.I0(Q[30]),
        .I1(\RSM_reg[x_cnt][15] [11]),
        .I2(\RSM_reg[x_cnt][15] [12]),
        .I3(Q[31]),
        .O(\FSM_sequential_main_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_main_state[2]_i_8 
       (.I0(Q[28]),
        .I1(\RSM_reg[x_cnt][15] [9]),
        .I2(\RSM_reg[x_cnt][15] [10]),
        .I3(Q[29]),
        .O(\FSM_sequential_main_state[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_main_state[2]_i_9 
       (.I0(Q[26]),
        .I1(\RSM_reg[x_cnt][15] [7]),
        .I2(\RSM_reg[x_cnt][15] [8]),
        .I3(Q[27]),
        .O(\FSM_sequential_main_state[2]_i_9_n_0 ));
  CARRY4 \FSM_sequential_main_state_reg[2]_i_4 
       (.CI(\FSM_sequential_main_state_reg[2]_i_6_n_0 ),
        .CO({\FSM_sequential_main_state_reg[0] ,\FSM_sequential_main_state_reg[2]_i_4_n_1 ,\FSM_sequential_main_state_reg[2]_i_4_n_2 ,\FSM_sequential_main_state_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_main_state[2]_i_7_n_0 ,\FSM_sequential_main_state[2]_i_8_n_0 ,\FSM_sequential_main_state[2]_i_9_n_0 ,\FSM_sequential_main_state[2]_i_10_n_0 }),
        .O(\NLW_FSM_sequential_main_state_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_main_state[2]_i_11_n_0 ,\FSM_sequential_main_state[2]_i_12_n_0 ,\FSM_sequential_main_state[2]_i_13_n_0 ,\FSM_sequential_main_state[2]_i_14_n_0 }));
  CARRY4 \FSM_sequential_main_state_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\FSM_sequential_main_state_reg[2]_i_6_n_0 ,\FSM_sequential_main_state_reg[2]_i_6_n_1 ,\FSM_sequential_main_state_reg[2]_i_6_n_2 ,\FSM_sequential_main_state_reg[2]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_main_state[2]_i_15_n_0 ,\FSM_sequential_main_state[2]_i_16_n_0 ,\FSM_sequential_main_state[2]_i_17_n_0 ,\FSM_sequential_main_state[2]_i_18_n_0 }),
        .O(\NLW_FSM_sequential_main_state_reg[2]_i_6_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_main_state[2]_i_19_n_0 ,\FSM_sequential_main_state[2]_i_20_n_0 ,\FSM_sequential_main_state[2]_i_21_n_0 ,\FSM_sequential_main_state[2]_i_22_n_0 }));
  FDCE \OPB_DBus_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[0] ),
        .Q(OPB_DBus_out[0]));
  FDCE \OPB_DBus_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[10] ),
        .Q(OPB_DBus_out[10]));
  FDCE \OPB_DBus_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[11] ),
        .Q(OPB_DBus_out[11]));
  FDCE \OPB_DBus_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[12] ),
        .Q(OPB_DBus_out[12]));
  FDCE \OPB_DBus_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[13] ),
        .Q(OPB_DBus_out[13]));
  FDCE \OPB_DBus_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[14] ),
        .Q(OPB_DBus_out[14]));
  FDCE \OPB_DBus_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[15] ),
        .Q(OPB_DBus_out[15]));
  FDCE \OPB_DBus_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[16] ),
        .Q(OPB_DBus_out[16]));
  FDCE \OPB_DBus_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[17] ),
        .Q(OPB_DBus_out[17]));
  FDCE \OPB_DBus_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[18] ),
        .Q(OPB_DBus_out[18]));
  FDCE \OPB_DBus_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[19] ),
        .Q(OPB_DBus_out[19]));
  FDCE \OPB_DBus_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[1] ),
        .Q(OPB_DBus_out[1]));
  FDCE \OPB_DBus_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[20] ),
        .Q(OPB_DBus_out[20]));
  FDCE \OPB_DBus_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[21] ),
        .Q(OPB_DBus_out[21]));
  FDCE \OPB_DBus_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[22] ),
        .Q(OPB_DBus_out[22]));
  FDCE \OPB_DBus_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[23] ),
        .Q(OPB_DBus_out[23]));
  FDCE \OPB_DBus_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[24] ),
        .Q(OPB_DBus_out[24]));
  FDCE \OPB_DBus_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[25] ),
        .Q(OPB_DBus_out[25]));
  FDCE \OPB_DBus_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[26] ),
        .Q(OPB_DBus_out[26]));
  FDCE \OPB_DBus_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[27] ),
        .Q(OPB_DBus_out[27]));
  FDCE \OPB_DBus_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[28] ),
        .Q(OPB_DBus_out[28]));
  FDCE \OPB_DBus_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[29] ),
        .Q(OPB_DBus_out[29]));
  FDCE \OPB_DBus_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[2] ),
        .Q(OPB_DBus_out[2]));
  FDCE \OPB_DBus_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[30] ),
        .Q(OPB_DBus_out[30]));
  FDCE \OPB_DBus_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[31] ),
        .Q(OPB_DBus_out[31]));
  FDCE \OPB_DBus_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[3] ),
        .Q(OPB_DBus_out[3]));
  FDCE \OPB_DBus_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[4] ),
        .Q(OPB_DBus_out[4]));
  FDCE \OPB_DBus_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[5] ),
        .Q(OPB_DBus_out[5]));
  FDCE \OPB_DBus_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[6] ),
        .Q(OPB_DBus_out[6]));
  FDCE \OPB_DBus_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[7] ),
        .Q(OPB_DBus_out[7]));
  FDCE \OPB_DBus_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[8] ),
        .Q(OPB_DBus_out[8]));
  FDCE \OPB_DBus_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\data_read_reg_n_0_[9] ),
        .Q(OPB_DBus_out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    OPB_XferAck_i_1
       (.I0(rd_dval),
        .I1(write_done_reg_n_0),
        .O(OPB_XferAck_i_1_n_0));
  FDCE OPB_XferAck_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(OPB_XferAck_i_1_n_0),
        .Q(OPB_XferAck));
  FDCE OPB_select_d_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(OPB_select),
        .Q(OPB_select_d));
  LUT2 #(
    .INIT(4'hE)) 
    \RSM[y_cnt][15]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(jfif_start_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    \RSM[y_cnt][15]_i_21 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(jfif_start_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_26 
       (.I0(Q[15]),
        .O(\RSM[y_cnt][15]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_27 
       (.I0(Q[14]),
        .O(\RSM[y_cnt][15]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_28 
       (.I0(Q[13]),
        .O(\RSM[y_cnt][15]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_29 
       (.I0(Q[12]),
        .O(\RSM[y_cnt][15]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_30 
       (.I0(Q[11]),
        .O(\RSM[y_cnt][15]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_31 
       (.I0(Q[10]),
        .O(\RSM[y_cnt][15]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_32 
       (.I0(Q[9]),
        .O(\RSM[y_cnt][15]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_33 
       (.I0(Q[8]),
        .O(\RSM[y_cnt][15]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_34 
       (.I0(Q[7]),
        .O(\RSM[y_cnt][15]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_35 
       (.I0(Q[6]),
        .O(\RSM[y_cnt][15]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_36 
       (.I0(Q[5]),
        .O(\RSM[y_cnt][15]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_37 
       (.I0(Q[4]),
        .O(\RSM[y_cnt][15]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RSM[y_cnt][15]_i_38 
       (.I0(Q[3]),
        .O(\RSM[y_cnt][15]_i_38_n_0 ));
  CARRY4 \RSM_reg[x_cnt][15]_i_5 
       (.CI(\FSM_sequential_main_state_reg[0] ),
        .CO(\NLW_RSM_reg[x_cnt][15]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_RSM_reg[x_cnt][15]_i_5_O_UNCONNECTED [3:1],\RSM_reg[x_cnt][3] }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \RSM_reg[y_cnt][15]_i_22 
       (.CI(\RSM_reg[y_cnt][15]_i_23_n_0 ),
        .CO({\NLW_RSM_reg[y_cnt][15]_i_22_CO_UNCONNECTED [3:1],\RSM_reg[y_cnt][15]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[14]}),
        .O({\NLW_RSM_reg[y_cnt][15]_i_22_O_UNCONNECTED [3:2],minusOp[13:12]}),
        .S({1'b0,1'b0,\RSM[y_cnt][15]_i_26_n_0 ,\RSM[y_cnt][15]_i_27_n_0 }));
  CARRY4 \RSM_reg[y_cnt][15]_i_23 
       (.CI(\RSM_reg[y_cnt][15]_i_24_n_0 ),
        .CO({\RSM_reg[y_cnt][15]_i_23_n_0 ,\RSM_reg[y_cnt][15]_i_23_n_1 ,\RSM_reg[y_cnt][15]_i_23_n_2 ,\RSM_reg[y_cnt][15]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O(minusOp[11:8]),
        .S({\RSM[y_cnt][15]_i_28_n_0 ,\RSM[y_cnt][15]_i_29_n_0 ,\RSM[y_cnt][15]_i_30_n_0 ,\RSM[y_cnt][15]_i_31_n_0 }));
  CARRY4 \RSM_reg[y_cnt][15]_i_24 
       (.CI(\RSM_reg[y_cnt][15]_i_25_n_0 ),
        .CO({\RSM_reg[y_cnt][15]_i_24_n_0 ,\RSM_reg[y_cnt][15]_i_24_n_1 ,\RSM_reg[y_cnt][15]_i_24_n_2 ,\RSM_reg[y_cnt][15]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O(minusOp[7:4]),
        .S({\RSM[y_cnt][15]_i_32_n_0 ,\RSM[y_cnt][15]_i_33_n_0 ,\RSM[y_cnt][15]_i_34_n_0 ,\RSM[y_cnt][15]_i_35_n_0 }));
  CARRY4 \RSM_reg[y_cnt][15]_i_25 
       (.CI(1'b0),
        .CO({\RSM_reg[y_cnt][15]_i_25_n_0 ,\RSM_reg[y_cnt][15]_i_25_n_1 ,\RSM_reg[y_cnt][15]_i_25_n_2 ,\RSM_reg[y_cnt][15]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[5:3],1'b0}),
        .O(minusOp[3:0]),
        .S({\RSM[y_cnt][15]_i_36_n_0 ,\RSM[y_cnt][15]_i_37_n_0 ,\RSM[y_cnt][15]_i_38_n_0 ,Q[2]}));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \block_cnt[0]_i_1 
       (.I0(sof),
        .I1(RST),
        .O(\block_cnt_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_idx[1]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(start_int_reg),
        .O(\cmp_idx_reg[1] ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \cod_data_addr_reg[31]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[4]),
        .I4(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(cod_data_addr_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    \cod_data_addr_reg[31]_i_2 
       (.I0(OPB_BE[3]),
        .I1(OPB_RNW),
        .I2(\data_read[31]_i_3_n_0 ),
        .I3(OPB_select_d),
        .I4(OPB_select),
        .O(\cod_data_addr_reg[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cod_data_addr_reg[31]_i_3 
       (.I0(OPB_ABus[0]),
        .I1(OPB_ABus[1]),
        .I2(\image_size_reg[31]_i_3_n_0 ),
        .O(\cod_data_addr_reg[31]_i_3_n_0 ));
  FDCE \cod_data_addr_reg_reg[0] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[0]),
        .Q(\cod_data_addr_reg_reg_n_0_[0] ));
  FDCE \cod_data_addr_reg_reg[10] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[10]),
        .Q(\cod_data_addr_reg_reg_n_0_[10] ));
  FDCE \cod_data_addr_reg_reg[11] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[11]),
        .Q(\cod_data_addr_reg_reg_n_0_[11] ));
  FDCE \cod_data_addr_reg_reg[12] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[12]),
        .Q(\cod_data_addr_reg_reg_n_0_[12] ));
  FDCE \cod_data_addr_reg_reg[13] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[13]),
        .Q(\cod_data_addr_reg_reg_n_0_[13] ));
  FDCE \cod_data_addr_reg_reg[14] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[14]),
        .Q(\cod_data_addr_reg_reg_n_0_[14] ));
  FDCE \cod_data_addr_reg_reg[15] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[15]),
        .Q(\cod_data_addr_reg_reg_n_0_[15] ));
  FDCE \cod_data_addr_reg_reg[16] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[16]),
        .Q(\cod_data_addr_reg_reg_n_0_[16] ));
  FDCE \cod_data_addr_reg_reg[17] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[17]),
        .Q(\cod_data_addr_reg_reg_n_0_[17] ));
  FDCE \cod_data_addr_reg_reg[18] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[18]),
        .Q(\cod_data_addr_reg_reg_n_0_[18] ));
  FDCE \cod_data_addr_reg_reg[19] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[19]),
        .Q(\cod_data_addr_reg_reg_n_0_[19] ));
  FDCE \cod_data_addr_reg_reg[1] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[1]),
        .Q(\cod_data_addr_reg_reg_n_0_[1] ));
  FDCE \cod_data_addr_reg_reg[20] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[20]),
        .Q(\cod_data_addr_reg_reg_n_0_[20] ));
  FDCE \cod_data_addr_reg_reg[21] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[21]),
        .Q(\cod_data_addr_reg_reg_n_0_[21] ));
  FDCE \cod_data_addr_reg_reg[22] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[22]),
        .Q(\cod_data_addr_reg_reg_n_0_[22] ));
  FDCE \cod_data_addr_reg_reg[23] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[23]),
        .Q(\cod_data_addr_reg_reg_n_0_[23] ));
  FDCE \cod_data_addr_reg_reg[24] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[24]),
        .Q(\cod_data_addr_reg_reg_n_0_[24] ));
  FDCE \cod_data_addr_reg_reg[25] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[25]),
        .Q(\cod_data_addr_reg_reg_n_0_[25] ));
  FDCE \cod_data_addr_reg_reg[26] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[26]),
        .Q(\cod_data_addr_reg_reg_n_0_[26] ));
  FDCE \cod_data_addr_reg_reg[27] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[27]),
        .Q(\cod_data_addr_reg_reg_n_0_[27] ));
  FDCE \cod_data_addr_reg_reg[28] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[28]),
        .Q(\cod_data_addr_reg_reg_n_0_[28] ));
  FDCE \cod_data_addr_reg_reg[29] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[29]),
        .Q(\cod_data_addr_reg_reg_n_0_[29] ));
  FDCE \cod_data_addr_reg_reg[2] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[2]),
        .Q(\cod_data_addr_reg_reg_n_0_[2] ));
  FDCE \cod_data_addr_reg_reg[30] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[30]),
        .Q(\cod_data_addr_reg_reg_n_0_[30] ));
  FDCE \cod_data_addr_reg_reg[31] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[31]),
        .Q(\cod_data_addr_reg_reg_n_0_[31] ));
  FDCE \cod_data_addr_reg_reg[3] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[3]),
        .Q(\cod_data_addr_reg_reg_n_0_[3] ));
  FDCE \cod_data_addr_reg_reg[4] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[4]),
        .Q(\cod_data_addr_reg_reg_n_0_[4] ));
  FDCE \cod_data_addr_reg_reg[5] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[5]),
        .Q(\cod_data_addr_reg_reg_n_0_[5] ));
  FDCE \cod_data_addr_reg_reg[6] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[6]),
        .Q(\cod_data_addr_reg_reg_n_0_[6] ));
  FDCE \cod_data_addr_reg_reg[7] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[7]),
        .Q(\cod_data_addr_reg_reg_n_0_[7] ));
  FDCE \cod_data_addr_reg_reg[8] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[8]),
        .Q(\cod_data_addr_reg_reg_n_0_[8] ));
  FDCE \cod_data_addr_reg_reg[9] 
       (.C(CLK),
        .CE(cod_data_addr_reg),
        .CLR(RST),
        .D(OPB_DBus_in[9]),
        .Q(\cod_data_addr_reg_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter2[0]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[8] [0]),
        .O(\counter2_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[10]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[12]_0 [1]),
        .O(\counter2_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[11]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[12]_0 [2]),
        .O(\counter2_reg[12] [11]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_14 
       (.I0(Q[14]),
        .I1(\rd_mod_reg[11] [11]),
        .I2(Q[13]),
        .I3(\rd_mod_reg[11] [10]),
        .I4(\rd_mod_reg[11] [9]),
        .I5(Q[12]),
        .O(\counter2[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_15 
       (.I0(Q[11]),
        .I1(\rd_mod_reg[11] [8]),
        .I2(Q[10]),
        .I3(\rd_mod_reg[11] [7]),
        .I4(\rd_mod_reg[11] [6]),
        .I5(Q[9]),
        .O(\counter2[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_16 
       (.I0(Q[8]),
        .I1(\rd_mod_reg[11] [5]),
        .I2(Q[7]),
        .I3(\rd_mod_reg[11] [4]),
        .I4(\rd_mod_reg[11] [3]),
        .I5(Q[6]),
        .O(\counter2[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter2[12]_i_17 
       (.I0(Q[5]),
        .I1(\rd_mod_reg[11] [2]),
        .I2(Q[4]),
        .I3(\rd_mod_reg[11] [1]),
        .I4(\rd_mod_reg[11] [0]),
        .I5(Q[3]),
        .O(\counter2[12]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[12]_i_2 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[12]_0 [3]),
        .O(\counter2_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[1]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[0]_0 [0]),
        .O(\counter2_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[2]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[0]_0 [1]),
        .O(\counter2_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[3]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[0]_0 [2]),
        .O(\counter2_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[4]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[0]_0 [3]),
        .O(\counter2_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[5]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[8]_0 [0]),
        .O(\counter2_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[6]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[8]_0 [1]),
        .O(\counter2_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[7]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[8]_0 [2]),
        .O(\counter2_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[8]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[8]_0 [3]),
        .O(\counter2_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter2[9]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\rd_counter_total_reg[30] ),
        .I2(\counter2_reg[12]_0 [0]),
        .O(\counter2_reg[12] [9]));
  CARRY4 \counter2_reg[12]_i_7 
       (.CI(1'b0),
        .CO({\counter2_reg[0] ,\counter2_reg[12]_i_7_n_1 ,\counter2_reg[12]_i_7_n_2 ,\counter2_reg[12]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter2_reg[12]_i_7_O_UNCONNECTED [3:0]),
        .S({\counter2[12]_i_14_n_0 ,\counter2[12]_i_15_n_0 ,\counter2[12]_i_16_n_0 ,\counter2[12]_i_17_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter[0]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[8] [0]),
        .O(\counter_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[10]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[12]_0 [1]),
        .O(\counter_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[11]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[12]_0 [2]),
        .O(\counter_reg[12] [11]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_13 
       (.I0(\counter_reg[12]_i_18_n_5 ),
        .I1(\wr_mod_reg[11] [11]),
        .I2(\counter_reg[12]_i_18_n_6 ),
        .I3(\wr_mod_reg[11] [10]),
        .I4(\wr_mod_reg[11] [9]),
        .I5(\counter_reg[12]_i_18_n_7 ),
        .O(\counter[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_14 
       (.I0(\counter_reg[12]_i_27_n_4 ),
        .I1(\wr_mod_reg[11] [8]),
        .I2(\counter_reg[12]_i_27_n_5 ),
        .I3(\wr_mod_reg[11] [7]),
        .I4(\wr_mod_reg[11] [6]),
        .I5(\counter_reg[12]_i_27_n_6 ),
        .O(\counter[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \counter[12]_i_15 
       (.I0(\counter_reg[12]_i_27_n_7 ),
        .I1(\wr_mod_reg[11] [5]),
        .I2(\counter_reg[12]_i_28_n_4 ),
        .I3(\wr_mod_reg[11] [4]),
        .I4(\wr_mod_reg[11] [3]),
        .I5(\counter_reg[12]_i_28_n_5 ),
        .O(\counter[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    \counter[12]_i_16 
       (.I0(\counter_reg[12]_i_28_n_6 ),
        .I1(\wr_mod_reg[11] [2]),
        .I2(\counter_reg[12]_i_28_n_7 ),
        .I3(\wr_mod_reg[11] [1]),
        .I4(\wr_mod_reg[11] [0]),
        .I5(Q[3]),
        .O(\counter[12]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[12]_i_2 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[12]_0 [3]),
        .O(\counter_reg[12] [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_29 
       (.I0(Q[15]),
        .O(\counter[12]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_30 
       (.I0(Q[14]),
        .O(\counter[12]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_31 
       (.I0(Q[13]),
        .O(\counter[12]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_32 
       (.I0(Q[12]),
        .O(\counter[12]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_61 
       (.I0(Q[11]),
        .O(\counter[12]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_62 
       (.I0(Q[10]),
        .O(\counter[12]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_63 
       (.I0(Q[9]),
        .O(\counter[12]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_64 
       (.I0(Q[8]),
        .O(\counter[12]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_65 
       (.I0(Q[7]),
        .O(\counter[12]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_66 
       (.I0(Q[6]),
        .O(\counter[12]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_67 
       (.I0(Q[5]),
        .O(\counter[12]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[12]_i_68 
       (.I0(Q[4]),
        .O(\counter[12]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[1]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[0]_2 [0]),
        .O(\counter_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[2]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[0]_2 [1]),
        .O(\counter_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[3]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[0]_2 [2]),
        .O(\counter_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[4]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[0]_2 [3]),
        .O(\counter_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[5]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[8]_0 [0]),
        .O(\counter_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[6]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[8]_0 [1]),
        .O(\counter_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[7]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[8]_0 [2]),
        .O(\counter_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[8]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[8]_0 [3]),
        .O(\counter_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \counter[9]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\wr_counter_total_reg[30] ),
        .I2(\counter_reg[12]_0 [0]),
        .O(\counter_reg[12] [9]));
  CARRY4 \counter_reg[12]_i_17 
       (.CI(\counter_reg[12]_i_18_n_0 ),
        .CO({\NLW_counter_reg[12]_i_17_CO_UNCONNECTED [3:1],\counter_reg[0]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter_reg[12]_i_17_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \counter_reg[12]_i_18 
       (.CI(\counter_reg[12]_i_27_n_0 ),
        .CO({\counter_reg[12]_i_18_n_0 ,\counter_reg[12]_i_18_n_1 ,\counter_reg[12]_i_18_n_2 ,\counter_reg[12]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({\counter_reg[0] ,\counter_reg[12]_i_18_n_5 ,\counter_reg[12]_i_18_n_6 ,\counter_reg[12]_i_18_n_7 }),
        .S({\counter[12]_i_29_n_0 ,\counter[12]_i_30_n_0 ,\counter[12]_i_31_n_0 ,\counter[12]_i_32_n_0 }));
  CARRY4 \counter_reg[12]_i_27 
       (.CI(\counter_reg[12]_i_28_n_0 ),
        .CO({\counter_reg[12]_i_27_n_0 ,\counter_reg[12]_i_27_n_1 ,\counter_reg[12]_i_27_n_2 ,\counter_reg[12]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({\counter_reg[12]_i_27_n_4 ,\counter_reg[12]_i_27_n_5 ,\counter_reg[12]_i_27_n_6 ,\counter_reg[12]_i_27_n_7 }),
        .S({\counter[12]_i_61_n_0 ,\counter[12]_i_62_n_0 ,\counter[12]_i_63_n_0 ,\counter[12]_i_64_n_0 }));
  CARRY4 \counter_reg[12]_i_28 
       (.CI(1'b0),
        .CO({\counter_reg[12]_i_28_n_0 ,\counter_reg[12]_i_28_n_1 ,\counter_reg[12]_i_28_n_2 ,\counter_reg[12]_i_28_n_3 }),
        .CYINIT(Q[3]),
        .DI(Q[7:4]),
        .O({\counter_reg[12]_i_28_n_4 ,\counter_reg[12]_i_28_n_5 ,\counter_reg[12]_i_28_n_6 ,\counter_reg[12]_i_28_n_7 }),
        .S({\counter[12]_i_65_n_0 ,\counter[12]_i_66_n_0 ,\counter[12]_i_67_n_0 ,\counter[12]_i_68_n_0 }));
  CARRY4 \counter_reg[12]_i_6 
       (.CI(1'b0),
        .CO({\counter_reg[0]_1 ,\counter_reg[12]_i_6_n_1 ,\counter_reg[12]_i_6_n_2 ,\counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter_reg[12]_i_6_O_UNCONNECTED [3:0]),
        .S({\counter[12]_i_13_n_0 ,\counter[12]_i_14_n_0 ,\counter[12]_i_15_n_0 ,\counter[12]_i_16_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_read[0]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\data_read[0]_i_2_n_0 ),
        .O(\data_read[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \data_read[0]_i_2 
       (.I0(\data_read[0]_i_3_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[4]),
        .I3(OPB_ABus[3]),
        .I4(Q[0]),
        .I5(enc_sts_reg[0]),
        .O(\data_read[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \data_read[0]_i_3 
       (.I0(OPB_ABus[2]),
        .I1(OPB_ABus[4]),
        .I2(OPB_ABus[3]),
        .I3(\enc_start_reg_reg_n_0_[0] ),
        .I4(\image_ram_access_reg_reg_n_0_[0] ),
        .I5(\data_read[0]_i_4_n_0 ),
        .O(\data_read[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000A0C0)) 
    \data_read[0]_i_4 
       (.I0(enc_length_reg[0]),
        .I1(\cod_data_addr_reg_reg_n_0_[0] ),
        .I2(OPB_ABus[4]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[10]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[10] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[10] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[10]_i_2_n_0 ),
        .O(\data_read[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[10]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[10] ),
        .I1(enc_length_reg[10]),
        .I2(Q[10]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[11]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[11] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[11] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[11]_i_2_n_0 ),
        .O(\data_read[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[11]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[11] ),
        .I1(enc_length_reg[11]),
        .I2(Q[11]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[12]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[12] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[12] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[12]_i_2_n_0 ),
        .O(\data_read[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[12]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[12] ),
        .I1(enc_length_reg[12]),
        .I2(Q[12]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[13]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[13] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[13] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[13]_i_2_n_0 ),
        .O(\data_read[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[13]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[13] ),
        .I1(enc_length_reg[13]),
        .I2(Q[13]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[14]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[14] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[14] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[14]_i_2_n_0 ),
        .O(\data_read[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[14]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[14] ),
        .I1(enc_length_reg[14]),
        .I2(Q[14]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[15]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[15] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[15] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[15]_i_2_n_0 ),
        .O(\data_read[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[15]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[15] ),
        .I1(enc_length_reg[15]),
        .I2(Q[15]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[16]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[16] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[16] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[16]_i_2_n_0 ),
        .O(\data_read[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[16]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[16] ),
        .I1(enc_length_reg[16]),
        .I2(Q[16]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[17]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[17] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[17] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[17]_i_2_n_0 ),
        .O(\data_read[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[17]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[17] ),
        .I1(enc_length_reg[17]),
        .I2(Q[17]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[18]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[18] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[18] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[18]_i_2_n_0 ),
        .O(\data_read[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[18]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[18] ),
        .I1(enc_length_reg[18]),
        .I2(Q[18]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[19]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[19] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[19] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[19]_i_2_n_0 ),
        .O(\data_read[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[19]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[19] ),
        .I1(enc_length_reg[19]),
        .I2(Q[19]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_read[1]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\data_read[1]_i_2_n_0 ),
        .O(\data_read[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAEAAAA)) 
    \data_read[1]_i_2 
       (.I0(\data_read[1]_i_3_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[4]),
        .I3(OPB_ABus[3]),
        .I4(Q[1]),
        .I5(enc_sts_reg[1]),
        .O(\data_read[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \data_read[1]_i_3 
       (.I0(OPB_ABus[2]),
        .I1(OPB_ABus[4]),
        .I2(OPB_ABus[3]),
        .I3(\enc_start_reg_reg_n_0_[1] ),
        .I4(\image_ram_access_reg_reg_n_0_[1] ),
        .I5(\data_read[1]_i_4_n_0 ),
        .O(\data_read[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h0000A0C0)) 
    \data_read[1]_i_4 
       (.I0(enc_length_reg[1]),
        .I1(\cod_data_addr_reg_reg_n_0_[1] ),
        .I2(OPB_ABus[4]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[20]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[20] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[20] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[20]_i_2_n_0 ),
        .O(\data_read[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[20]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[20] ),
        .I1(enc_length_reg[20]),
        .I2(Q[20]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[21]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[21] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[21] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[21]_i_2_n_0 ),
        .O(\data_read[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[21]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[21] ),
        .I1(enc_length_reg[21]),
        .I2(Q[21]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[22]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[22] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[22] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[22]_i_2_n_0 ),
        .O(\data_read[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[22]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[22] ),
        .I1(enc_length_reg[22]),
        .I2(Q[22]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[23]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[23] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[23] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[23]_i_4_n_0 ),
        .O(\data_read[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \data_read[23]_i_2 
       (.I0(OPB_ABus[3]),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[4]),
        .O(\data_read[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data_read[23]_i_3 
       (.I0(OPB_ABus[3]),
        .I1(OPB_ABus[4]),
        .I2(OPB_ABus[2]),
        .O(\data_read[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[23]_i_4 
       (.I0(\cod_data_addr_reg_reg_n_0_[23] ),
        .I1(enc_length_reg[23]),
        .I2(Q[23]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[24]_i_1 
       (.I0(\data_read[24]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[24] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[24]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[24] ),
        .I1(\image_ram_access_reg_reg_n_0_[24] ),
        .I2(Q[24]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[25]_i_1 
       (.I0(\data_read[25]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[25] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[25]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[25] ),
        .I1(\image_ram_access_reg_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[26]_i_1 
       (.I0(\data_read[26]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[26] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[26]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[26] ),
        .I1(\image_ram_access_reg_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[27]_i_1 
       (.I0(\data_read[27]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[27] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[27]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[27] ),
        .I1(\image_ram_access_reg_reg_n_0_[27] ),
        .I2(Q[27]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[28]_i_1 
       (.I0(\data_read[28]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[28] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[28]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[28] ),
        .I1(\image_ram_access_reg_reg_n_0_[28] ),
        .I2(Q[28]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[29]_i_1 
       (.I0(\data_read[29]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[29] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[29]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[29] ),
        .I1(\image_ram_access_reg_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[2]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[2] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[2] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[2]_i_2_n_0 ),
        .O(\data_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[2]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[2] ),
        .I1(enc_length_reg[2]),
        .I2(Q[2]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[30]_i_1 
       (.I0(\data_read[30]_i_2_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[30] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[30]_i_2 
       (.I0(\enc_start_reg_reg_n_0_[30] ),
        .I1(\image_ram_access_reg_reg_n_0_[30] ),
        .I2(Q[30]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \data_read[31]_i_1 
       (.I0(OPB_BE[3]),
        .I1(OPB_RNW),
        .I2(OPB_select),
        .I3(OPB_select_d),
        .I4(\data_read[31]_i_3_n_0 ),
        .O(data_read));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \data_read[31]_i_2 
       (.I0(\data_read[31]_i_4_n_0 ),
        .I1(\cod_data_addr_reg_reg_n_0_[31] ),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[4]),
        .I5(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(\data_read[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_read[31]_i_3 
       (.I0(OPB_BE[2]),
        .I1(OPB_BE[1]),
        .I2(OPB_BE[0]),
        .O(\data_read[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \data_read[31]_i_4 
       (.I0(\enc_start_reg_reg_n_0_[31] ),
        .I1(\image_ram_access_reg_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(OPB_ABus[2]),
        .I4(OPB_ABus[3]),
        .O(\data_read[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[3]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[3] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[3] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[3]_i_2_n_0 ),
        .O(\data_read[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[3]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[3] ),
        .I1(enc_length_reg[3]),
        .I2(Q[3]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[4]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[4] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[4] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[4]_i_2_n_0 ),
        .O(\data_read[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[4]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[4] ),
        .I1(enc_length_reg[4]),
        .I2(Q[4]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[5]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[5] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[5] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[5]_i_2_n_0 ),
        .O(\data_read[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[5]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[5] ),
        .I1(enc_length_reg[5]),
        .I2(Q[5]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[6]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[6] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[6] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[6]_i_2_n_0 ),
        .O(\data_read[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[6]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[6] ),
        .I1(enc_length_reg[6]),
        .I2(Q[6]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[7]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[7] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[7] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[7]_i_2_n_0 ),
        .O(\data_read[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[7]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[7] ),
        .I1(enc_length_reg[7]),
        .I2(Q[7]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[8]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[8] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[8] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[8]_i_2_n_0 ),
        .O(\data_read[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[8]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[8] ),
        .I1(enc_length_reg[8]),
        .I2(Q[8]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \data_read[9]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I1(\image_ram_access_reg_reg_n_0_[9] ),
        .I2(\data_read[23]_i_2_n_0 ),
        .I3(\enc_start_reg_reg_n_0_[9] ),
        .I4(\data_read[23]_i_3_n_0 ),
        .I5(\data_read[9]_i_2_n_0 ),
        .O(\data_read[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00F000AA0000)) 
    \data_read[9]_i_2 
       (.I0(\cod_data_addr_reg_reg_n_0_[9] ),
        .I1(enc_length_reg[9]),
        .I2(Q[9]),
        .I3(OPB_ABus[3]),
        .I4(OPB_ABus[4]),
        .I5(OPB_ABus[2]),
        .O(\data_read[9]_i_2_n_0 ));
  FDCE \data_read_reg[0] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[0]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[0] ));
  FDCE \data_read_reg[10] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[10]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[10] ));
  FDCE \data_read_reg[11] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[11]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[11] ));
  FDCE \data_read_reg[12] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[12]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[12] ));
  FDCE \data_read_reg[13] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[13]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[13] ));
  FDCE \data_read_reg[14] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[14]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[14] ));
  FDCE \data_read_reg[15] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[15]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[15] ));
  FDCE \data_read_reg[16] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[16]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[16] ));
  FDCE \data_read_reg[17] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[17]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[17] ));
  FDCE \data_read_reg[18] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[18]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[18] ));
  FDCE \data_read_reg[19] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[19]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[19] ));
  FDCE \data_read_reg[1] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[1]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[1] ));
  FDCE \data_read_reg[20] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[20]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[20] ));
  FDCE \data_read_reg[21] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[21]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[21] ));
  FDCE \data_read_reg[22] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[22]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[22] ));
  FDCE \data_read_reg[23] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[23]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[23] ));
  FDCE \data_read_reg[24] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[24]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[24] ));
  FDCE \data_read_reg[25] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[25]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[25] ));
  FDCE \data_read_reg[26] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[26]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[26] ));
  FDCE \data_read_reg[27] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[27]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[27] ));
  FDCE \data_read_reg[28] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[28]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[28] ));
  FDCE \data_read_reg[29] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[29]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[29] ));
  FDCE \data_read_reg[2] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[2]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[2] ));
  FDCE \data_read_reg[30] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[30]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[30] ));
  FDCE \data_read_reg[31] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[31]_i_2_n_0 ),
        .Q(\data_read_reg_n_0_[31] ));
  FDCE \data_read_reg[3] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[3]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[3] ));
  FDCE \data_read_reg[4] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[4]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[4] ));
  FDCE \data_read_reg[5] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[5]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[5] ));
  FDCE \data_read_reg[6] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[6]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[6] ));
  FDCE \data_read_reg[7] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[7]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[7] ));
  FDCE \data_read_reg[8] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[8]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[8] ));
  FDCE \data_read_reg[9] 
       (.C(CLK),
        .CE(data_read),
        .CLR(RST),
        .D(\data_read[9]_i_1_n_0 ),
        .Q(\data_read_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[0]_i_1 
       (.I0(\data_temp2_reg[0]_i_2_n_7 ),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [0]));
  LUT5 #(
    .INIT(32'h95555555)) 
    \data_temp2[0]_i_4 
       (.I0(\data_temp2[1]_i_10_n_0 ),
        .I1(\do2_reg[15] [1]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(\data_temp2[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \data_temp2[0]_i_6 
       (.I0(Q[17]),
        .I1(\do2_reg[15] [0]),
        .I2(Q[16]),
        .I3(\do2_reg[15] [1]),
        .O(\data_temp2[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[10]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [10]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[11]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [11]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[12]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [12]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[13]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [13]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [13]));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[13]_i_10 
       (.I0(\rd_ptr[11]_i_14_n_0 ),
        .I1(\rd_ptr[11]_i_22_n_0 ),
        .O(\data_temp2[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[13]_i_4 
       (.I0(\data_temp2_reg[15]_i_4_n_7 ),
        .I1(\do2_reg[15] [12]),
        .O(\data_temp2[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[13]_i_5 
       (.I0(\data_temp2_reg[13]_i_3_n_4 ),
        .I1(\do2_reg[15] [11]),
        .O(\data_temp2[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[13]_i_6 
       (.I0(\data_temp2_reg[13]_i_3_n_5 ),
        .I1(\do2_reg[15] [10]),
        .O(\data_temp2[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[13]_i_7 
       (.I0(\rd_ptr[11]_i_11_n_0 ),
        .I1(\rd_ptr[11]_i_19_n_0 ),
        .O(\data_temp2[13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[13]_i_8 
       (.I0(\rd_ptr[11]_i_12_n_0 ),
        .I1(\rd_ptr[11]_i_20_n_0 ),
        .O(\data_temp2[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[13]_i_9 
       (.I0(\rd_ptr[11]_i_13_n_0 ),
        .I1(\rd_ptr[11]_i_21_n_0 ),
        .O(\data_temp2[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[14]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [14]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [14]));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[15]_i_10 
       (.I0(\data_temp2[15]_i_6_n_0 ),
        .I1(\data_temp2[15]_i_15_n_0 ),
        .O(\data_temp2[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[15]_i_11 
       (.I0(\data_temp2[15]_i_7_n_0 ),
        .I1(\rd_ptr[12]_i_6_n_0 ),
        .O(\data_temp2[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hECA0800080008000)) 
    \data_temp2[15]_i_12 
       (.I0(Q[29]),
        .I1(Q[30]),
        .I2(\do2_reg[15] [1]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[28]),
        .I5(\do2_reg[15] [2]),
        .O(\data_temp2[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp2[15]_i_14 
       (.I0(Q[30]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[28]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[29]),
        .O(\data_temp2[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp2[15]_i_15 
       (.I0(Q[29]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[27]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[28]),
        .O(\data_temp2[15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[15]_i_2 
       (.I0(\U_BUF_FIFO/data_temp20 [15]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [15]));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp2[15]_i_5 
       (.I0(Q[29]),
        .I1(Q[27]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[28]),
        .I5(\do2_reg[15] [1]),
        .O(\data_temp2[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp2[15]_i_6 
       (.I0(Q[28]),
        .I1(Q[26]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[27]),
        .I5(\do2_reg[15] [1]),
        .O(\data_temp2[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp2[15]_i_7 
       (.I0(Q[27]),
        .I1(Q[25]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[26]),
        .I5(\do2_reg[15] [1]),
        .O(\data_temp2[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[15]_i_8 
       (.I0(\data_temp2[15]_i_12_n_0 ),
        .I1(\do2_reg[3]_1 ),
        .O(\data_temp2[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[15]_i_9 
       (.I0(\data_temp2[15]_i_5_n_0 ),
        .I1(\data_temp2[15]_i_14_n_0 ),
        .O(\data_temp2[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[1]_i_1 
       (.I0(\data_temp2_reg[1]_i_2_n_6 ),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [1]));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp2[1]_i_10 
       (.I0(Q[19]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[17]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[18]),
        .O(\data_temp2[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \data_temp2[1]_i_3 
       (.I0(Q[18]),
        .I1(\do2_reg[15] [1]),
        .I2(Q[17]),
        .I3(\do2_reg[15] [2]),
        .I4(\do2_reg[15] [0]),
        .I5(Q[19]),
        .O(\data_temp2[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \data_temp2[1]_i_4 
       (.I0(Q[17]),
        .I1(\do2_reg[15] [1]),
        .I2(Q[16]),
        .I3(\do2_reg[15] [2]),
        .O(\data_temp2[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \data_temp2[1]_i_6 
       (.I0(\data_temp2[1]_i_10_n_0 ),
        .I1(\do2_reg[15] [1]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(\data_temp2[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \data_temp2[1]_i_8 
       (.I0(Q[17]),
        .I1(\do2_reg[15] [0]),
        .I2(Q[16]),
        .I3(\do2_reg[15] [1]),
        .O(\data_temp2[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[2]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [2]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[3]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [3]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[4]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [4]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[5]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [5]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[5]_i_3 
       (.I0(\data_temp2_reg[9]_i_3_n_6 ),
        .I1(\do2_reg[15] [5]),
        .O(\data_temp2[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[5]_i_4 
       (.I0(\data_temp2_reg[9]_i_3_n_7 ),
        .I1(\do2_reg[15] [4]),
        .O(\data_temp2[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[5]_i_5 
       (.I0(\data_temp2_reg[1]_i_2_n_4 ),
        .I1(\do2_reg[15] [3]),
        .O(\data_temp2[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[6]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [6]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[7]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [7]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[8]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [8]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp2[9]_i_1 
       (.I0(\U_BUF_FIFO/data_temp20 [9]),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\data_temp2_reg[15] [9]));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[9]_i_10 
       (.I0(\rd_ptr[7]_i_13_n_0 ),
        .I1(\rd_ptr[7]_i_21_n_0 ),
        .O(\data_temp2[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[9]_i_11 
       (.I0(\rd_ptr[7]_i_14_n_0 ),
        .I1(\rd_ptr[7]_i_22_n_0 ),
        .O(\data_temp2[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[9]_i_4 
       (.I0(\data_temp2_reg[13]_i_3_n_6 ),
        .I1(\do2_reg[15] [9]),
        .O(\data_temp2[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[9]_i_5 
       (.I0(\data_temp2_reg[13]_i_3_n_7 ),
        .I1(\do2_reg[15] [8]),
        .O(\data_temp2[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[9]_i_6 
       (.I0(\data_temp2_reg[9]_i_3_n_4 ),
        .I1(\do2_reg[15] [7]),
        .O(\data_temp2[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp2[9]_i_7 
       (.I0(\data_temp2_reg[9]_i_3_n_5 ),
        .I1(\do2_reg[15] [6]),
        .O(\data_temp2[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[9]_i_8 
       (.I0(\rd_ptr[7]_i_11_n_0 ),
        .I1(\rd_ptr[7]_i_19_n_0 ),
        .O(\data_temp2[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp2[9]_i_9 
       (.I0(\rd_ptr[7]_i_12_n_0 ),
        .I1(\rd_ptr[7]_i_20_n_0 ),
        .O(\data_temp2[9]_i_9_n_0 ));
  CARRY4 \data_temp2_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\data_temp2_reg[0]_i_2_n_0 ,\data_temp2_reg[0]_i_2_n_1 ,\data_temp2_reg[0]_i_2_n_2 ,\data_temp2_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp2[1]_i_3_n_0 ,\data_temp2[1]_i_4_n_0 ,\do2_reg[3] ,1'b0}),
        .O({\rd_ptr_reg[3] ,\data_temp2_reg[0]_i_2_n_7 }),
        .S({\data_temp2[0]_i_4_n_0 ,\do2_reg[5] [1],\data_temp2[0]_i_6_n_0 ,\do2_reg[5] [0]}));
  CARRY4 \data_temp2_reg[13]_i_2 
       (.CI(\data_temp2_reg[9]_i_2_n_0 ),
        .CO({\data_temp2_reg[13]_i_2_n_0 ,\data_temp2_reg[13]_i_2_n_1 ,\data_temp2_reg[13]_i_2_n_2 ,\data_temp2_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_temp2_reg[15]_i_4_n_7 ,\data_temp2_reg[13]_i_3_n_4 ,\data_temp2_reg[13]_i_3_n_5 }),
        .O(\U_BUF_FIFO/data_temp20 [13:10]),
        .S({\data_temp2_reg[15]_i_4_n_6 ,\data_temp2[13]_i_4_n_0 ,\data_temp2[13]_i_5_n_0 ,\data_temp2[13]_i_6_n_0 }));
  CARRY4 \data_temp2_reg[13]_i_3 
       (.CI(\data_temp2_reg[9]_i_3_n_0 ),
        .CO({\data_temp2_reg[13]_i_3_n_0 ,\data_temp2_reg[13]_i_3_n_1 ,\data_temp2_reg[13]_i_3_n_2 ,\data_temp2_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[11]_i_11_n_0 ,\rd_ptr[11]_i_12_n_0 ,\rd_ptr[11]_i_13_n_0 ,\rd_ptr[11]_i_14_n_0 }),
        .O({\data_temp2_reg[13]_i_3_n_4 ,\data_temp2_reg[13]_i_3_n_5 ,\data_temp2_reg[13]_i_3_n_6 ,\data_temp2_reg[13]_i_3_n_7 }),
        .S({\data_temp2[13]_i_7_n_0 ,\data_temp2[13]_i_8_n_0 ,\data_temp2[13]_i_9_n_0 ,\data_temp2[13]_i_10_n_0 }));
  CARRY4 \data_temp2_reg[15]_i_3 
       (.CI(\data_temp2_reg[13]_i_2_n_0 ),
        .CO({\NLW_data_temp2_reg[15]_i_3_CO_UNCONNECTED [3:1],\data_temp2_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_temp2_reg[15]_i_3_O_UNCONNECTED [3:2],\U_BUF_FIFO/data_temp20 [15:14]}),
        .S({1'b0,1'b0,\data_temp2_reg[15]_i_4_n_4 ,\data_temp2_reg[15]_i_4_n_5 }));
  CARRY4 \data_temp2_reg[15]_i_4 
       (.CI(\data_temp2_reg[13]_i_3_n_0 ),
        .CO({\NLW_data_temp2_reg[15]_i_4_CO_UNCONNECTED [3],\data_temp2_reg[15]_i_4_n_1 ,\data_temp2_reg[15]_i_4_n_2 ,\data_temp2_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_temp2[15]_i_5_n_0 ,\data_temp2[15]_i_6_n_0 ,\data_temp2[15]_i_7_n_0 }),
        .O({\data_temp2_reg[15]_i_4_n_4 ,\data_temp2_reg[15]_i_4_n_5 ,\data_temp2_reg[15]_i_4_n_6 ,\data_temp2_reg[15]_i_4_n_7 }),
        .S({\data_temp2[15]_i_8_n_0 ,\data_temp2[15]_i_9_n_0 ,\data_temp2[15]_i_10_n_0 ,\data_temp2[15]_i_11_n_0 }));
  CARRY4 \data_temp2_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\data_temp2_reg[1]_i_2_n_0 ,\data_temp2_reg[1]_i_2_n_1 ,\data_temp2_reg[1]_i_2_n_2 ,\data_temp2_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp2[1]_i_3_n_0 ,\data_temp2[1]_i_4_n_0 ,\do2_reg[3]_0 ,1'b0}),
        .O({\data_temp2_reg[1]_i_2_n_4 ,\data_temp2_reg[1]_i_2_n_5 ,\data_temp2_reg[1]_i_2_n_6 ,\NLW_data_temp2_reg[1]_i_2_O_UNCONNECTED [0]}),
        .S({\data_temp2[1]_i_6_n_0 ,\do2_reg[5]_0 [1],\data_temp2[1]_i_8_n_0 ,\do2_reg[5]_0 [0]}));
  CARRY4 \data_temp2_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\data_temp2_reg[5]_i_2_n_0 ,\data_temp2_reg[5]_i_2_n_1 ,\data_temp2_reg[5]_i_2_n_2 ,\data_temp2_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp2_reg[9]_i_3_n_6 ,\data_temp2_reg[9]_i_3_n_7 ,\data_temp2_reg[1]_i_2_n_4 ,1'b0}),
        .O(\U_BUF_FIFO/data_temp20 [5:2]),
        .S({\data_temp2[5]_i_3_n_0 ,\data_temp2[5]_i_4_n_0 ,\data_temp2[5]_i_5_n_0 ,\data_temp2_reg[1]_i_2_n_5 }));
  CARRY4 \data_temp2_reg[9]_i_2 
       (.CI(\data_temp2_reg[5]_i_2_n_0 ),
        .CO({\data_temp2_reg[9]_i_2_n_0 ,\data_temp2_reg[9]_i_2_n_1 ,\data_temp2_reg[9]_i_2_n_2 ,\data_temp2_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp2_reg[13]_i_3_n_6 ,\data_temp2_reg[13]_i_3_n_7 ,\data_temp2_reg[9]_i_3_n_4 ,\data_temp2_reg[9]_i_3_n_5 }),
        .O(\U_BUF_FIFO/data_temp20 [9:6]),
        .S({\data_temp2[9]_i_4_n_0 ,\data_temp2[9]_i_5_n_0 ,\data_temp2[9]_i_6_n_0 ,\data_temp2[9]_i_7_n_0 }));
  CARRY4 \data_temp2_reg[9]_i_3 
       (.CI(\data_temp2_reg[1]_i_2_n_0 ),
        .CO({\data_temp2_reg[9]_i_3_n_0 ,\data_temp2_reg[9]_i_3_n_1 ,\data_temp2_reg[9]_i_3_n_2 ,\data_temp2_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[7]_i_11_n_0 ,\rd_ptr[7]_i_12_n_0 ,\rd_ptr[7]_i_13_n_0 ,\rd_ptr[7]_i_14_n_0 }),
        .O({\data_temp2_reg[9]_i_3_n_4 ,\data_temp2_reg[9]_i_3_n_5 ,\data_temp2_reg[9]_i_3_n_6 ,\data_temp2_reg[9]_i_3_n_7 }),
        .S({\data_temp2[9]_i_8_n_0 ,\data_temp2[9]_i_9_n_0 ,\data_temp2[9]_i_10_n_0 ,\data_temp2[9]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[0]_i_1 
       (.I0(\wr_ptr_reg[1]_i_2_n_7 ),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[10]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [10]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[11]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [11]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[12]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [12]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[13]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [13]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [13]));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[13]_i_10 
       (.I0(Q[23]),
        .I1(Q[21]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[22]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[13]_i_11 
       (.I0(\data_temp[13]_i_7_n_0 ),
        .I1(\data_temp[13]_i_15_n_0 ),
        .O(\data_temp[13]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[13]_i_12 
       (.I0(\data_temp[13]_i_8_n_0 ),
        .I1(\data_temp[13]_i_16_n_0 ),
        .O(\data_temp[13]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[13]_i_13 
       (.I0(\data_temp[13]_i_9_n_0 ),
        .I1(\data_temp[13]_i_17_n_0 ),
        .O(\data_temp[13]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[13]_i_14 
       (.I0(\data_temp[13]_i_10_n_0 ),
        .I1(\data_temp[13]_i_18_n_0 ),
        .O(\data_temp[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[13]_i_15 
       (.I0(Q[27]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[25]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[26]),
        .O(\data_temp[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[13]_i_16 
       (.I0(Q[26]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[24]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[25]),
        .O(\data_temp[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[13]_i_17 
       (.I0(Q[25]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[23]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[24]),
        .O(\data_temp[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[13]_i_18 
       (.I0(Q[24]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[22]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[23]),
        .O(\data_temp[13]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[13]_i_4 
       (.I0(\data_temp_reg[15]_i_5_n_7 ),
        .I1(\do1_reg[15] [12]),
        .O(\data_temp[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[13]_i_5 
       (.I0(\data_temp_reg[13]_i_3_n_4 ),
        .I1(\do1_reg[15] [11]),
        .O(\data_temp[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[13]_i_6 
       (.I0(\data_temp_reg[13]_i_3_n_5 ),
        .I1(\do1_reg[15] [10]),
        .O(\data_temp[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[13]_i_7 
       (.I0(Q[26]),
        .I1(Q[24]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[25]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[13]_i_8 
       (.I0(Q[25]),
        .I1(Q[23]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[24]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[13]_i_9 
       (.I0(Q[24]),
        .I1(Q[22]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[23]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[14]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [14]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [14]));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[15]_i_10 
       (.I0(\data_temp[15]_i_6_n_0 ),
        .I1(\data_temp[15]_i_15_n_0 ),
        .O(\data_temp[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[15]_i_11 
       (.I0(\data_temp[15]_i_7_n_0 ),
        .I1(\data_temp[15]_i_16_n_0 ),
        .O(\data_temp[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[15]_i_12 
       (.I0(\data_temp[15]_i_8_n_0 ),
        .I1(\data_temp[15]_i_17_n_0 ),
        .O(\data_temp[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hECA0800080008000)) 
    \data_temp[15]_i_13 
       (.I0(Q[29]),
        .I1(Q[30]),
        .I2(\do1_reg[15] [1]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[28]),
        .I5(\do1_reg[15] [2]),
        .O(\data_temp[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[15]_i_15 
       (.I0(Q[30]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[28]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[29]),
        .O(\data_temp[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[15]_i_16 
       (.I0(Q[29]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[27]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[28]),
        .O(\data_temp[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[15]_i_17 
       (.I0(Q[28]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[26]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[27]),
        .O(\data_temp[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[15]_i_2 
       (.I0(\U_BUF_FIFO/data_temp0 [15]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [15]));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[15]_i_6 
       (.I0(Q[29]),
        .I1(Q[27]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[28]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[15]_i_7 
       (.I0(Q[28]),
        .I1(Q[26]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[27]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[15]_i_8 
       (.I0(Q[27]),
        .I1(Q[25]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[26]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[15]_i_9 
       (.I0(\data_temp[15]_i_13_n_0 ),
        .I1(\do1_reg[3]_0 ),
        .O(\data_temp[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[1]_i_1 
       (.I0(\data_temp_reg[1]_i_2_n_6 ),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [1]));
  LUT5 #(
    .INIT(32'h95555555)) 
    \data_temp[1]_i_4 
       (.I0(\wr_ptr[1]_i_10_n_0 ),
        .I1(\do1_reg[15] [1]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(\data_temp[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \data_temp[1]_i_6 
       (.I0(Q[17]),
        .I1(\do1_reg[15] [0]),
        .I2(Q[16]),
        .I3(\do1_reg[15] [1]),
        .O(\data_temp[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[2]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [2]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[3]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [3]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[4]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [4]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[5]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [5]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[5]_i_3 
       (.I0(\data_temp_reg[9]_i_3_n_6 ),
        .I1(\do1_reg[15] [5]),
        .O(\data_temp[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[5]_i_4 
       (.I0(\data_temp_reg[9]_i_3_n_7 ),
        .I1(\do1_reg[15] [4]),
        .O(\data_temp[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[5]_i_5 
       (.I0(\data_temp_reg[1]_i_2_n_4 ),
        .I1(\do1_reg[15] [3]),
        .O(\data_temp[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[6]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [6]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[7]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [7]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[8]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [8]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_temp[9]_i_1 
       (.I0(\U_BUF_FIFO/data_temp0 [9]),
        .I1(\rd_addr_reg[0] ),
        .O(\data_temp_reg[15] [9]));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[9]_i_10 
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[19]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[9]_i_11 
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[18]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[9]_i_12 
       (.I0(\data_temp[9]_i_8_n_0 ),
        .I1(\data_temp[9]_i_16_n_0 ),
        .O(\data_temp[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[9]_i_13 
       (.I0(\data_temp[9]_i_9_n_0 ),
        .I1(\data_temp[9]_i_17_n_0 ),
        .O(\data_temp[9]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[9]_i_14 
       (.I0(\data_temp[9]_i_10_n_0 ),
        .I1(\data_temp[9]_i_18_n_0 ),
        .O(\data_temp[9]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_temp[9]_i_15 
       (.I0(\data_temp[9]_i_11_n_0 ),
        .I1(\data_temp[9]_i_19_n_0 ),
        .O(\data_temp[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[9]_i_16 
       (.I0(Q[23]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[21]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[22]),
        .O(\data_temp[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[9]_i_17 
       (.I0(Q[22]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[20]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[21]),
        .O(\data_temp[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[9]_i_18 
       (.I0(Q[21]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[19]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[20]),
        .O(\data_temp[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \data_temp[9]_i_19 
       (.I0(Q[20]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[18]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[19]),
        .O(\data_temp[9]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[9]_i_4 
       (.I0(\data_temp_reg[13]_i_3_n_6 ),
        .I1(\do1_reg[15] [9]),
        .O(\data_temp[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[9]_i_5 
       (.I0(\data_temp_reg[13]_i_3_n_7 ),
        .I1(\do1_reg[15] [8]),
        .O(\data_temp[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[9]_i_6 
       (.I0(\data_temp_reg[9]_i_3_n_4 ),
        .I1(\do1_reg[15] [7]),
        .O(\data_temp[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_temp[9]_i_7 
       (.I0(\data_temp_reg[9]_i_3_n_5 ),
        .I1(\do1_reg[15] [6]),
        .O(\data_temp[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[9]_i_8 
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[21]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \data_temp[9]_i_9 
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(\do1_reg[15] [2]),
        .I3(\do1_reg[15] [0]),
        .I4(Q[20]),
        .I5(\do1_reg[15] [1]),
        .O(\data_temp[9]_i_9_n_0 ));
  CARRY4 \data_temp_reg[13]_i_2 
       (.CI(\data_temp_reg[9]_i_2_n_0 ),
        .CO({\data_temp_reg[13]_i_2_n_0 ,\data_temp_reg[13]_i_2_n_1 ,\data_temp_reg[13]_i_2_n_2 ,\data_temp_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_temp_reg[15]_i_5_n_7 ,\data_temp_reg[13]_i_3_n_4 ,\data_temp_reg[13]_i_3_n_5 }),
        .O(\U_BUF_FIFO/data_temp0 [13:10]),
        .S({\data_temp_reg[15]_i_5_n_6 ,\data_temp[13]_i_4_n_0 ,\data_temp[13]_i_5_n_0 ,\data_temp[13]_i_6_n_0 }));
  CARRY4 \data_temp_reg[13]_i_3 
       (.CI(\data_temp_reg[9]_i_3_n_0 ),
        .CO({\data_temp_reg[13]_i_3_n_0 ,\data_temp_reg[13]_i_3_n_1 ,\data_temp_reg[13]_i_3_n_2 ,\data_temp_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp[13]_i_7_n_0 ,\data_temp[13]_i_8_n_0 ,\data_temp[13]_i_9_n_0 ,\data_temp[13]_i_10_n_0 }),
        .O({\data_temp_reg[13]_i_3_n_4 ,\data_temp_reg[13]_i_3_n_5 ,\data_temp_reg[13]_i_3_n_6 ,\data_temp_reg[13]_i_3_n_7 }),
        .S({\data_temp[13]_i_11_n_0 ,\data_temp[13]_i_12_n_0 ,\data_temp[13]_i_13_n_0 ,\data_temp[13]_i_14_n_0 }));
  CARRY4 \data_temp_reg[15]_i_4 
       (.CI(\data_temp_reg[13]_i_2_n_0 ),
        .CO({\NLW_data_temp_reg[15]_i_4_CO_UNCONNECTED [3:1],\data_temp_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_temp_reg[15]_i_4_O_UNCONNECTED [3:2],\U_BUF_FIFO/data_temp0 [15:14]}),
        .S({1'b0,1'b0,\data_temp_reg[15]_i_5_n_4 ,\data_temp_reg[15]_i_5_n_5 }));
  CARRY4 \data_temp_reg[15]_i_5 
       (.CI(\data_temp_reg[13]_i_3_n_0 ),
        .CO({\NLW_data_temp_reg[15]_i_5_CO_UNCONNECTED [3],\data_temp_reg[15]_i_5_n_1 ,\data_temp_reg[15]_i_5_n_2 ,\data_temp_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_temp[15]_i_6_n_0 ,\data_temp[15]_i_7_n_0 ,\data_temp[15]_i_8_n_0 }),
        .O({\data_temp_reg[15]_i_5_n_4 ,\data_temp_reg[15]_i_5_n_5 ,\data_temp_reg[15]_i_5_n_6 ,\data_temp_reg[15]_i_5_n_7 }),
        .S({\data_temp[15]_i_9_n_0 ,\data_temp[15]_i_10_n_0 ,\data_temp[15]_i_11_n_0 ,\data_temp[15]_i_12_n_0 }));
  CARRY4 \data_temp_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\data_temp_reg[1]_i_2_n_0 ,\data_temp_reg[1]_i_2_n_1 ,\data_temp_reg[1]_i_2_n_2 ,\data_temp_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\wr_ptr[1]_i_3_n_0 ,\wr_ptr[1]_i_4_n_0 ,DI,1'b0}),
        .O({\data_temp_reg[1]_i_2_n_4 ,\data_temp_reg[1]_i_2_n_5 ,\data_temp_reg[1]_i_2_n_6 ,\NLW_data_temp_reg[1]_i_2_O_UNCONNECTED [0]}),
        .S({\data_temp[1]_i_4_n_0 ,\do1_reg[5]_0 [1],\data_temp[1]_i_6_n_0 ,\do1_reg[5]_0 [0]}));
  CARRY4 \data_temp_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\data_temp_reg[5]_i_2_n_0 ,\data_temp_reg[5]_i_2_n_1 ,\data_temp_reg[5]_i_2_n_2 ,\data_temp_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp_reg[9]_i_3_n_6 ,\data_temp_reg[9]_i_3_n_7 ,\data_temp_reg[1]_i_2_n_4 ,1'b0}),
        .O(\U_BUF_FIFO/data_temp0 [5:2]),
        .S({\data_temp[5]_i_3_n_0 ,\data_temp[5]_i_4_n_0 ,\data_temp[5]_i_5_n_0 ,\data_temp_reg[1]_i_2_n_5 }));
  CARRY4 \data_temp_reg[9]_i_2 
       (.CI(\data_temp_reg[5]_i_2_n_0 ),
        .CO({\data_temp_reg[9]_i_2_n_0 ,\data_temp_reg[9]_i_2_n_1 ,\data_temp_reg[9]_i_2_n_2 ,\data_temp_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp_reg[13]_i_3_n_6 ,\data_temp_reg[13]_i_3_n_7 ,\data_temp_reg[9]_i_3_n_4 ,\data_temp_reg[9]_i_3_n_5 }),
        .O(\U_BUF_FIFO/data_temp0 [9:6]),
        .S({\data_temp[9]_i_4_n_0 ,\data_temp[9]_i_5_n_0 ,\data_temp[9]_i_6_n_0 ,\data_temp[9]_i_7_n_0 }));
  CARRY4 \data_temp_reg[9]_i_3 
       (.CI(\data_temp_reg[1]_i_2_n_0 ),
        .CO({\data_temp_reg[9]_i_3_n_0 ,\data_temp_reg[9]_i_3_n_1 ,\data_temp_reg[9]_i_3_n_2 ,\data_temp_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp[9]_i_8_n_0 ,\data_temp[9]_i_9_n_0 ,\data_temp[9]_i_10_n_0 ,\data_temp[9]_i_11_n_0 }),
        .O({\data_temp_reg[9]_i_3_n_4 ,\data_temp_reg[9]_i_3_n_5 ,\data_temp_reg[9]_i_3_n_6 ,\data_temp_reg[9]_i_3_n_7 }),
        .S({\data_temp[9]_i_12_n_0 ,\data_temp[9]_i_13_n_0 ,\data_temp[9]_i_14_n_0 ,\data_temp[9]_i_15_n_0 }));
  FDCE \enc_length_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [0]),
        .Q(enc_length_reg[0]));
  FDCE \enc_length_reg_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [10]),
        .Q(enc_length_reg[10]));
  FDCE \enc_length_reg_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [11]),
        .Q(enc_length_reg[11]));
  FDCE \enc_length_reg_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [12]),
        .Q(enc_length_reg[12]));
  FDCE \enc_length_reg_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [13]),
        .Q(enc_length_reg[13]));
  FDCE \enc_length_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [14]),
        .Q(enc_length_reg[14]));
  FDCE \enc_length_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [15]),
        .Q(enc_length_reg[15]));
  FDCE \enc_length_reg_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [16]),
        .Q(enc_length_reg[16]));
  FDCE \enc_length_reg_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [17]),
        .Q(enc_length_reg[17]));
  FDCE \enc_length_reg_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [18]),
        .Q(enc_length_reg[18]));
  FDCE \enc_length_reg_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [19]),
        .Q(enc_length_reg[19]));
  FDCE \enc_length_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [1]),
        .Q(enc_length_reg[1]));
  FDCE \enc_length_reg_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [20]),
        .Q(enc_length_reg[20]));
  FDCE \enc_length_reg_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [21]),
        .Q(enc_length_reg[21]));
  FDCE \enc_length_reg_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [22]),
        .Q(enc_length_reg[22]));
  FDCE \enc_length_reg_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [23]),
        .Q(enc_length_reg[23]));
  FDCE \enc_length_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [2]),
        .Q(enc_length_reg[2]));
  FDCE \enc_length_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [3]),
        .Q(enc_length_reg[3]));
  FDCE \enc_length_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [4]),
        .Q(enc_length_reg[4]));
  FDCE \enc_length_reg_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [5]),
        .Q(enc_length_reg[5]));
  FDCE \enc_length_reg_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [6]),
        .Q(enc_length_reg[6]));
  FDCE \enc_length_reg_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [7]),
        .Q(enc_length_reg[7]));
  FDCE \enc_length_reg_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [8]),
        .Q(enc_length_reg[8]));
  FDCE \enc_length_reg_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\num_enc_bytes_reg[23] [9]),
        .Q(enc_length_reg[9]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \enc_start_reg[31]_i_1 
       (.I0(\image_size_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[3]),
        .I3(OPB_ABus[0]),
        .I4(OPB_ABus[1]),
        .I5(\image_size_reg[31]_i_3_n_0 ),
        .O(enc_start_reg));
  FDCE \enc_start_reg_reg[0] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[0]),
        .Q(\enc_start_reg_reg_n_0_[0] ));
  FDCE \enc_start_reg_reg[10] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[10]),
        .Q(\enc_start_reg_reg_n_0_[10] ));
  FDCE \enc_start_reg_reg[11] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[11]),
        .Q(\enc_start_reg_reg_n_0_[11] ));
  FDCE \enc_start_reg_reg[12] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[12]),
        .Q(\enc_start_reg_reg_n_0_[12] ));
  FDCE \enc_start_reg_reg[13] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[13]),
        .Q(\enc_start_reg_reg_n_0_[13] ));
  FDCE \enc_start_reg_reg[14] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[14]),
        .Q(\enc_start_reg_reg_n_0_[14] ));
  FDCE \enc_start_reg_reg[15] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[15]),
        .Q(\enc_start_reg_reg_n_0_[15] ));
  FDCE \enc_start_reg_reg[16] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[16]),
        .Q(\enc_start_reg_reg_n_0_[16] ));
  FDCE \enc_start_reg_reg[17] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[17]),
        .Q(\enc_start_reg_reg_n_0_[17] ));
  FDCE \enc_start_reg_reg[18] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[18]),
        .Q(\enc_start_reg_reg_n_0_[18] ));
  FDCE \enc_start_reg_reg[19] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[19]),
        .Q(\enc_start_reg_reg_n_0_[19] ));
  FDCE \enc_start_reg_reg[1] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[1]),
        .Q(\enc_start_reg_reg_n_0_[1] ));
  FDCE \enc_start_reg_reg[20] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[20]),
        .Q(\enc_start_reg_reg_n_0_[20] ));
  FDCE \enc_start_reg_reg[21] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[21]),
        .Q(\enc_start_reg_reg_n_0_[21] ));
  FDCE \enc_start_reg_reg[22] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[22]),
        .Q(\enc_start_reg_reg_n_0_[22] ));
  FDCE \enc_start_reg_reg[23] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[23]),
        .Q(\enc_start_reg_reg_n_0_[23] ));
  FDCE \enc_start_reg_reg[24] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[24]),
        .Q(\enc_start_reg_reg_n_0_[24] ));
  FDCE \enc_start_reg_reg[25] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[25]),
        .Q(\enc_start_reg_reg_n_0_[25] ));
  FDCE \enc_start_reg_reg[26] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[26]),
        .Q(\enc_start_reg_reg_n_0_[26] ));
  FDCE \enc_start_reg_reg[27] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[27]),
        .Q(\enc_start_reg_reg_n_0_[27] ));
  FDCE \enc_start_reg_reg[28] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[28]),
        .Q(\enc_start_reg_reg_n_0_[28] ));
  FDCE \enc_start_reg_reg[29] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[29]),
        .Q(\enc_start_reg_reg_n_0_[29] ));
  FDCE \enc_start_reg_reg[2] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[2]),
        .Q(\enc_start_reg_reg_n_0_[2] ));
  FDCE \enc_start_reg_reg[30] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[30]),
        .Q(\enc_start_reg_reg_n_0_[30] ));
  FDCE \enc_start_reg_reg[31] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[31]),
        .Q(\enc_start_reg_reg_n_0_[31] ));
  FDCE \enc_start_reg_reg[3] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[3]),
        .Q(\enc_start_reg_reg_n_0_[3] ));
  FDCE \enc_start_reg_reg[4] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[4]),
        .Q(\enc_start_reg_reg_n_0_[4] ));
  FDCE \enc_start_reg_reg[5] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[5]),
        .Q(\enc_start_reg_reg_n_0_[5] ));
  FDCE \enc_start_reg_reg[6] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[6]),
        .Q(\enc_start_reg_reg_n_0_[6] ));
  FDCE \enc_start_reg_reg[7] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[7]),
        .Q(\enc_start_reg_reg_n_0_[7] ));
  FDCE \enc_start_reg_reg[8] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[8]),
        .Q(\enc_start_reg_reg_n_0_[8] ));
  FDCE \enc_start_reg_reg[9] 
       (.C(CLK),
        .CE(enc_start_reg),
        .CLR(RST),
        .D(OPB_DBus_in[9]),
        .Q(\enc_start_reg_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    \enc_sts_reg[1]_i_1 
       (.I0(\enc_sts_reg[1]_i_2_n_0 ),
        .I1(\enc_sts_reg[1]_i_3_n_0 ),
        .I2(\image_size_reg[31]_i_2_n_0 ),
        .I3(\enc_sts_reg[1]_i_4_n_0 ),
        .I4(jpeg_ready),
        .I5(enc_sts_reg[1]),
        .O(\enc_sts_reg[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \enc_sts_reg[1]_i_2 
       (.I0(OPB_ABus[17]),
        .I1(OPB_ABus[16]),
        .I2(\image_size_reg[31]_i_5_n_0 ),
        .O(\enc_sts_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \enc_sts_reg[1]_i_3 
       (.I0(OPB_ABus[13]),
        .I1(OPB_ABus[15]),
        .I2(OPB_ABus[11]),
        .I3(OPB_ABus[14]),
        .I4(OPB_ABus[12]),
        .I5(OPB_ABus[10]),
        .O(\enc_sts_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \enc_sts_reg[1]_i_4 
       (.I0(OPB_ABus[5]),
        .I1(OPB_ABus[3]),
        .I2(OPB_ABus[2]),
        .I3(\enc_sts_reg[1]_i_5_n_0 ),
        .I4(OPB_ABus[0]),
        .I5(OPB_ABus[1]),
        .O(\enc_sts_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \enc_sts_reg[1]_i_5 
       (.I0(OPB_ABus[9]),
        .I1(OPB_ABus[8]),
        .I2(OPB_ABus[7]),
        .I3(OPB_ABus[6]),
        .O(\enc_sts_reg[1]_i_5_n_0 ));
  FDCE \enc_sts_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(jpeg_busy_reg),
        .Q(enc_sts_reg[0]));
  FDCE \enc_sts_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\enc_sts_reg[1]_i_1_n_0 ),
        .Q(enc_sts_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_14
       (.I0(Q[15]),
        .O(eoi_fdct_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_15
       (.I0(Q[14]),
        .O(eoi_fdct_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_16
       (.I0(Q[13]),
        .O(eoi_fdct_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_17
       (.I0(Q[12]),
        .O(eoi_fdct_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_18
       (.I0(Q[11]),
        .O(eoi_fdct_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_19
       (.I0(Q[10]),
        .O(eoi_fdct_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_20
       (.I0(Q[9]),
        .O(eoi_fdct_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_21
       (.I0(Q[8]),
        .O(eoi_fdct_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_22
       (.I0(Q[7]),
        .O(eoi_fdct_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_23
       (.I0(Q[6]),
        .O(eoi_fdct_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_24
       (.I0(Q[5]),
        .O(eoi_fdct_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_25
       (.I0(Q[4]),
        .O(eoi_fdct_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    eoi_fdct_i_26
       (.I0(Q[3]),
        .O(eoi_fdct_i_26_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    eoi_fdct_i_9
       (.I0(\y_line_cnt_reg[2] ),
        .I1(\U_FDCT/minusOp ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(eoi_fdct_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 eoi_fdct_reg_i_10
       (.CI(eoi_fdct_reg_i_11_n_0),
        .CO({NLW_eoi_fdct_reg_i_10_CO_UNCONNECTED[3:1],eoi_fdct_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[14]}),
        .O({NLW_eoi_fdct_reg_i_10_O_UNCONNECTED[3:2],eoi_fdct_reg_0[12:11]}),
        .S({1'b0,1'b0,eoi_fdct_i_14_n_0,eoi_fdct_i_15_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 eoi_fdct_reg_i_11
       (.CI(eoi_fdct_reg_i_12_n_0),
        .CO({eoi_fdct_reg_i_11_n_0,eoi_fdct_reg_i_11_n_1,eoi_fdct_reg_i_11_n_2,eoi_fdct_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O(eoi_fdct_reg_0[10:7]),
        .S({eoi_fdct_i_16_n_0,eoi_fdct_i_17_n_0,eoi_fdct_i_18_n_0,eoi_fdct_i_19_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 eoi_fdct_reg_i_12
       (.CI(eoi_fdct_reg_i_13_n_0),
        .CO({eoi_fdct_reg_i_12_n_0,eoi_fdct_reg_i_12_n_1,eoi_fdct_reg_i_12_n_2,eoi_fdct_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O(eoi_fdct_reg_0[6:3]),
        .S({eoi_fdct_i_20_n_0,eoi_fdct_i_21_n_0,eoi_fdct_i_22_n_0,eoi_fdct_i_23_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 eoi_fdct_reg_i_13
       (.CI(1'b0),
        .CO({eoi_fdct_reg_i_13_n_0,eoi_fdct_reg_i_13_n_1,eoi_fdct_reg_i_13_n_2,eoi_fdct_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({Q[5:3],1'b0}),
        .O({eoi_fdct_reg_0[2:0],\U_FDCT/minusOp }),
        .S({eoi_fdct_i_24_n_0,eoi_fdct_i_25_n_0,eoi_fdct_i_26_n_0,Q[2]}));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    fdct_fifo_hf_full_i_1
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(fdct_fifo_hf_full_reg),
        .I2(\U_BUF_FIFO/wr_counter1 ),
        .I3(fdct_fifo_hf_full),
        .O(fdct_fifo_hf_full_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_100
       (.I0(Q[22]),
        .O(fifo_almost_full_i_i_100_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_101
       (.I0(Q[21]),
        .O(fifo_almost_full_i_i_101_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_102
       (.I0(Q[20]),
        .O(fifo_almost_full_i_i_102_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_103
       (.I0(Q[19]),
        .O(fifo_almost_full_i_i_103_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_104
       (.I0(Q[18]),
        .O(fifo_almost_full_i_i_104_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_105
       (.I0(Q[17]),
        .O(fifo_almost_full_i_i_105_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_106
       (.I0(Q[16]),
        .O(fifo_almost_full_i_i_106_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_111
       (.I0(Q[23]),
        .I1(\rd_counter_total_reg[18] [6]),
        .I2(\rd_counter_total_reg[18] [7]),
        .I3(Q[24]),
        .O(fifo_almost_full_i_reg_0[3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_112
       (.I0(Q[22]),
        .I1(\rd_counter_total_reg[18] [5]),
        .I2(\rd_counter_total_reg[18] [6]),
        .I3(Q[23]),
        .O(fifo_almost_full_i_reg_0[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_113
       (.I0(Q[21]),
        .I1(\rd_counter_total_reg[18] [4]),
        .I2(\rd_counter_total_reg[18] [5]),
        .I3(Q[22]),
        .O(fifo_almost_full_i_reg_0[1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_114
       (.I0(Q[20]),
        .I1(\rd_counter_total_reg[18] [3]),
        .I2(\rd_counter_total_reg[18] [4]),
        .I3(Q[21]),
        .O(fifo_almost_full_i_reg_0[0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_118
       (.I0(Q[19]),
        .I1(\rd_counter_total_reg[18] [2]),
        .I2(\rd_counter_total_reg[18] [3]),
        .I3(Q[20]),
        .O(fifo_almost_full_i_reg[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_119
       (.I0(Q[18]),
        .I1(\rd_counter_total_reg[18] [1]),
        .I2(\rd_counter_total_reg[18] [2]),
        .I3(Q[19]),
        .O(fifo_almost_full_i_reg[1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_120
       (.I0(Q[17]),
        .I1(\rd_counter_total_reg[18] [0]),
        .I2(\rd_counter_total_reg[18] [1]),
        .I3(Q[18]),
        .O(fifo_almost_full_i_reg[0]));
  LUT4 #(
    .INIT(16'h0041)) 
    fifo_almost_full_i_i_18
       (.I0(\U_BUF_FIFO/minusOp3_in [17]),
        .I1(\U_BUF_FIFO/minusOp3_in [15]),
        .I2(\rd_counter_reg[15] [13]),
        .I3(\U_BUF_FIFO/minusOp3_in [16]),
        .O(fifo_almost_full_i_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_19
       (.I0(\U_BUF_FIFO/minusOp3_in [14]),
        .I1(\rd_counter_reg[15] [12]),
        .I2(\U_BUF_FIFO/minusOp3_in [13]),
        .I3(\rd_counter_reg[15] [11]),
        .I4(\rd_counter_reg[15] [10]),
        .I5(\U_BUF_FIFO/minusOp3_in [12]),
        .O(fifo_almost_full_i_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_21
       (.I0(Q[31]),
        .O(fifo_almost_full_i_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_35
       (.I0(\U_BUF_FIFO/minusOp3_in [11]),
        .I1(\rd_counter_reg[15] [9]),
        .I2(\U_BUF_FIFO/minusOp3_in [10]),
        .I3(\rd_counter_reg[15] [8]),
        .I4(\rd_counter_reg[15] [7]),
        .I5(\U_BUF_FIFO/minusOp3_in [9]),
        .O(fifo_almost_full_i_i_35_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_36
       (.I0(\U_BUF_FIFO/minusOp3_in [8]),
        .I1(\rd_counter_reg[15] [6]),
        .I2(\U_BUF_FIFO/minusOp3_in [7]),
        .I3(\rd_counter_reg[15] [5]),
        .I4(\rd_counter_reg[15] [4]),
        .I5(\U_BUF_FIFO/minusOp3_in [6]),
        .O(fifo_almost_full_i_i_36_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    fifo_almost_full_i_i_37
       (.I0(\U_BUF_FIFO/minusOp3_in [5]),
        .I1(\rd_counter_reg[15] [3]),
        .I2(\U_BUF_FIFO/minusOp3_in [4]),
        .I3(\rd_counter_reg[15] [2]),
        .I4(\rd_counter_reg[15] [1]),
        .I5(\U_BUF_FIFO/minusOp3_in [3]),
        .O(fifo_almost_full_i_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_40
       (.I0(Q[30]),
        .O(fifo_almost_full_i_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_41
       (.I0(Q[29]),
        .O(fifo_almost_full_i_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_42
       (.I0(Q[28]),
        .O(fifo_almost_full_i_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_43
       (.I0(Q[27]),
        .O(fifo_almost_full_i_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_67
       (.I0(Q[26]),
        .O(fifo_almost_full_i_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_68
       (.I0(Q[25]),
        .O(fifo_almost_full_i_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_69
       (.I0(Q[24]),
        .O(fifo_almost_full_i_i_69_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_almost_full_i_i_70
       (.I0(Q[23]),
        .O(fifo_almost_full_i_i_70_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_83
       (.I0(Q[30]),
        .I1(\rd_counter_total_reg[18] [13]),
        .I2(\rd_counter_total_reg[18] [14]),
        .I3(Q[31]),
        .O(fifo_almost_full_i_reg_2[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_84
       (.I0(Q[29]),
        .I1(\rd_counter_total_reg[18] [12]),
        .I2(\rd_counter_total_reg[18] [13]),
        .I3(Q[30]),
        .O(fifo_almost_full_i_reg_2[1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_85
       (.I0(Q[28]),
        .I1(\rd_counter_total_reg[18] [11]),
        .I2(\rd_counter_total_reg[18] [12]),
        .I3(Q[29]),
        .O(fifo_almost_full_i_reg_2[0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_90
       (.I0(Q[27]),
        .I1(\rd_counter_total_reg[18] [10]),
        .I2(\rd_counter_total_reg[18] [11]),
        .I3(Q[28]),
        .O(fifo_almost_full_i_reg_1[3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_91
       (.I0(Q[26]),
        .I1(\rd_counter_total_reg[18] [9]),
        .I2(\rd_counter_total_reg[18] [10]),
        .I3(Q[27]),
        .O(fifo_almost_full_i_reg_1[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_92
       (.I0(Q[25]),
        .I1(\rd_counter_total_reg[18] [8]),
        .I2(\rd_counter_total_reg[18] [9]),
        .I3(Q[26]),
        .O(fifo_almost_full_i_reg_1[1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    fifo_almost_full_i_i_93
       (.I0(Q[24]),
        .I1(\rd_counter_total_reg[18] [7]),
        .I2(\rd_counter_total_reg[18] [8]),
        .I3(Q[25]),
        .O(fifo_almost_full_i_reg_1[0]));
  CARRY4 fifo_almost_full_i_reg_i_16
       (.CI(1'b0),
        .CO({fifo_almost_full_i_reg_i_16_n_0,fifo_almost_full_i_reg_i_16_n_1,fifo_almost_full_i_reg_i_16_n_2,fifo_almost_full_i_reg_i_16_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fifo_almost_full_i_reg_i_16_O_UNCONNECTED[3:0]),
        .S({fifo_almost_full_i_i_35_n_0,fifo_almost_full_i_i_36_n_0,fifo_almost_full_i_i_37_n_0,\rd_counter_reg[2] }));
  CARRY4 fifo_almost_full_i_reg_i_2
       (.CI(fifo_almost_full_i_reg_i_5_n_0),
        .CO({NLW_fifo_almost_full_i_reg_i_2_CO_UNCONNECTED[3],fdct_fifo_hf_full_reg,fifo_almost_full_i_reg_i_2_n_2,fifo_almost_full_i_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fifo_almost_full_i_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,fdct_fifo_hf_full_reg_1,fdct_fifo_hf_full_reg_1,fdct_fifo_hf_full_reg_1}));
  CARRY4 fifo_almost_full_i_reg_i_20
       (.CI(fifo_almost_full_i_reg_i_39_n_0),
        .CO({fifo_almost_full_i_reg_i_20_n_0,fifo_almost_full_i_reg_i_20_n_1,fifo_almost_full_i_reg_i_20_n_2,fifo_almost_full_i_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI(Q[30:27]),
        .O(\U_BUF_FIFO/minusOp3_in [17:14]),
        .S({fifo_almost_full_i_i_40_n_0,fifo_almost_full_i_i_41_n_0,fifo_almost_full_i_i_42_n_0,fifo_almost_full_i_i_43_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_39
       (.CI(fifo_almost_full_i_reg_i_65_n_0),
        .CO({fifo_almost_full_i_reg_i_39_n_0,fifo_almost_full_i_reg_i_39_n_1,fifo_almost_full_i_reg_i_39_n_2,fifo_almost_full_i_reg_i_39_n_3}),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O(\U_BUF_FIFO/minusOp3_in [13:10]),
        .S({fifo_almost_full_i_i_67_n_0,fifo_almost_full_i_i_68_n_0,fifo_almost_full_i_i_69_n_0,fifo_almost_full_i_i_70_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_5
       (.CI(fifo_almost_full_i_reg_i_16_n_0),
        .CO({fifo_almost_full_i_reg_i_5_n_0,fifo_almost_full_i_reg_i_5_n_1,fifo_almost_full_i_reg_i_5_n_2,fifo_almost_full_i_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fifo_almost_full_i_reg_i_5_O_UNCONNECTED[3:0]),
        .S({fdct_fifo_hf_full_reg_1,\image_size_reg_reg[31]_1 ,fifo_almost_full_i_i_18_n_0,fifo_almost_full_i_i_19_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_6
       (.CI(fifo_almost_full_i_reg_i_20_n_0),
        .CO({NLW_fifo_almost_full_i_reg_i_6_CO_UNCONNECTED[3:2],fdct_fifo_hf_full_reg_1,NLW_fifo_almost_full_i_reg_i_6_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[31]}),
        .O({NLW_fifo_almost_full_i_reg_i_6_O_UNCONNECTED[3:1],\wr_counter_reg[15] }),
        .S({1'b0,1'b0,1'b1,fifo_almost_full_i_i_21_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_65
       (.CI(fifo_almost_full_i_reg_i_66_n_0),
        .CO({fifo_almost_full_i_reg_i_65_n_0,fifo_almost_full_i_reg_i_65_n_1,fifo_almost_full_i_reg_i_65_n_2,fifo_almost_full_i_reg_i_65_n_3}),
        .CYINIT(1'b0),
        .DI(Q[22:19]),
        .O(\U_BUF_FIFO/minusOp3_in [9:6]),
        .S({fifo_almost_full_i_i_100_n_0,fifo_almost_full_i_i_101_n_0,fifo_almost_full_i_i_102_n_0,fifo_almost_full_i_i_103_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_66
       (.CI(1'b0),
        .CO({fifo_almost_full_i_reg_i_66_n_0,fifo_almost_full_i_reg_i_66_n_1,fifo_almost_full_i_reg_i_66_n_2,fifo_almost_full_i_reg_i_66_n_3}),
        .CYINIT(1'b0),
        .DI({Q[18:16],1'b0}),
        .O({\U_BUF_FIFO/minusOp3_in [5:3],NLW_fifo_almost_full_i_reg_i_66_O_UNCONNECTED[0]}),
        .S({fifo_almost_full_i_i_104_n_0,fifo_almost_full_i_i_105_n_0,fifo_almost_full_i_i_106_n_0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fram1_line_cnt[1]_i_3 
       (.I0(sof),
        .I1(p_0_in),
        .O(\fram1_line_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[0]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [0]),
        .I1(size_wr),
        .I2(mem_reg_0[0]),
        .O(\hr_data_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(Q[16]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[24]),
        .O(\U_JFIFGen/hr_data__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[1]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [1]),
        .I1(size_wr),
        .I2(mem_reg_0[1]),
        .O(\hr_data_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[17]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[25]),
        .O(\U_JFIFGen/hr_data__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[2]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [2]),
        .I1(size_wr),
        .I2(mem_reg_0[2]),
        .O(\hr_data_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(Q[18]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[26]),
        .O(\U_JFIFGen/hr_data__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[3]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [3]),
        .I1(size_wr),
        .I2(mem_reg_0[3]),
        .O(\hr_data_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(Q[19]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[27]),
        .O(\U_JFIFGen/hr_data__0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[4]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [4]),
        .I1(size_wr),
        .I2(mem_reg_0[4]),
        .O(\hr_data_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[4]_i_2 
       (.I0(Q[4]),
        .I1(Q[12]),
        .I2(Q[20]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[28]),
        .O(\U_JFIFGen/hr_data__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[5]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [5]),
        .I1(size_wr),
        .I2(mem_reg_0[5]),
        .O(\hr_data_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[5]_i_2 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(Q[21]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[29]),
        .O(\U_JFIFGen/hr_data__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[6]_i_1 
       (.I0(\U_JFIFGen/hr_data__0 [6]),
        .I1(size_wr),
        .I2(mem_reg_0[6]),
        .O(\hr_data_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[6]_i_2 
       (.I0(Q[6]),
        .I1(Q[14]),
        .I2(Q[22]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[30]),
        .O(\U_JFIFGen/hr_data__0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \hr_data[7]_i_2 
       (.I0(\U_JFIFGen/hr_data__0 [7]),
        .I1(size_wr),
        .I2(mem_reg_0[7]),
        .O(\hr_data_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \hr_data[7]_i_3 
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(Q[23]),
        .I3(size_wr_cnt[1]),
        .I4(size_wr_cnt[0]),
        .I5(Q[31]),
        .O(\U_JFIFGen/hr_data__0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    hr_waddr0__4_i_1
       (.I0(mem_reg[6]),
        .O(\hr_waddr_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    hr_waddr0__4_i_2
       (.I0(mem_reg[6]),
        .I1(mem_reg[3]),
        .O(\hr_waddr_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hr_waddr0__4_i_3
       (.I0(mem_reg[6]),
        .I1(mem_reg[2]),
        .O(\hr_waddr_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    hr_waddr0__4_i_4
       (.I0(mem_reg[0]),
        .I1(mem_reg[6]),
        .O(\hr_waddr_reg[3] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    hr_waddr0__5_i_1
       (.I0(mem_reg[4]),
        .I1(mem_reg[3]),
        .I2(mem_reg[5]),
        .I3(mem_reg[6]),
        .O(\hr_waddr_reg[7] [2]));
  LUT3 #(
    .INIT(8'h87)) 
    hr_waddr0__5_i_2
       (.I0(mem_reg[3]),
        .I1(mem_reg[4]),
        .I2(mem_reg[5]),
        .O(\hr_waddr_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    hr_waddr0__5_i_3
       (.I0(mem_reg[3]),
        .I1(mem_reg[4]),
        .O(\hr_waddr_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hr_waddr[7]_i_1 
       (.I0(\qaddr_reg[6]_0 ),
        .I1(size_wr),
        .O(\hr_waddr_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(Q[31]),
        .I1(\prev_x_reg[15] [15]),
        .O(\threshold_reg[18]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(Q[30]),
        .I1(\prev_x_reg[15] [14]),
        .I2(Q[29]),
        .I3(\prev_x_reg[15] [13]),
        .I4(\prev_x_reg[15] [12]),
        .I5(Q[28]),
        .O(\threshold_reg[18]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(Q[27]),
        .I1(\prev_x_reg[15] [11]),
        .I2(Q[26]),
        .I3(\prev_x_reg[15] [10]),
        .I4(\prev_x_reg[15] [9]),
        .I5(Q[25]),
        .O(\threshold_reg[18]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(Q[24]),
        .I1(\prev_x_reg[15] [8]),
        .I2(Q[23]),
        .I3(\prev_x_reg[15] [7]),
        .I4(\prev_x_reg[15] [6]),
        .I5(Q[22]),
        .O(\threshold_reg[18]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(Q[21]),
        .I1(\prev_x_reg[15] [5]),
        .I2(Q[20]),
        .I3(\prev_x_reg[15] [4]),
        .I4(\prev_x_reg[15] [3]),
        .I5(Q[19]),
        .O(\threshold_reg[18]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(Q[18]),
        .I1(\prev_x_reg[15] [2]),
        .I2(Q[17]),
        .I3(\prev_x_reg[15] [1]),
        .I4(\prev_x_reg[15] [0]),
        .I5(Q[16]),
        .O(\threshold_reg[18]_0 [0]));
  LUT4 #(
    .INIT(16'h2000)) 
    \image_ram_access_reg[31]_i_1 
       (.I0(OPB_ABus[3]),
        .I1(OPB_ABus[2]),
        .I2(\image_size_reg[31]_i_2_n_0 ),
        .I3(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(image_ram_access_reg));
  FDCE \image_ram_access_reg_reg[0] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[0]),
        .Q(\image_ram_access_reg_reg_n_0_[0] ));
  FDCE \image_ram_access_reg_reg[10] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[10]),
        .Q(\image_ram_access_reg_reg_n_0_[10] ));
  FDCE \image_ram_access_reg_reg[11] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[11]),
        .Q(\image_ram_access_reg_reg_n_0_[11] ));
  FDCE \image_ram_access_reg_reg[12] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[12]),
        .Q(\image_ram_access_reg_reg_n_0_[12] ));
  FDCE \image_ram_access_reg_reg[13] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[13]),
        .Q(\image_ram_access_reg_reg_n_0_[13] ));
  FDCE \image_ram_access_reg_reg[14] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[14]),
        .Q(\image_ram_access_reg_reg_n_0_[14] ));
  FDCE \image_ram_access_reg_reg[15] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[15]),
        .Q(\image_ram_access_reg_reg_n_0_[15] ));
  FDCE \image_ram_access_reg_reg[16] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[16]),
        .Q(\image_ram_access_reg_reg_n_0_[16] ));
  FDCE \image_ram_access_reg_reg[17] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[17]),
        .Q(\image_ram_access_reg_reg_n_0_[17] ));
  FDCE \image_ram_access_reg_reg[18] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[18]),
        .Q(\image_ram_access_reg_reg_n_0_[18] ));
  FDCE \image_ram_access_reg_reg[19] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[19]),
        .Q(\image_ram_access_reg_reg_n_0_[19] ));
  FDCE \image_ram_access_reg_reg[1] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[1]),
        .Q(\image_ram_access_reg_reg_n_0_[1] ));
  FDCE \image_ram_access_reg_reg[20] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[20]),
        .Q(\image_ram_access_reg_reg_n_0_[20] ));
  FDCE \image_ram_access_reg_reg[21] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[21]),
        .Q(\image_ram_access_reg_reg_n_0_[21] ));
  FDCE \image_ram_access_reg_reg[22] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[22]),
        .Q(\image_ram_access_reg_reg_n_0_[22] ));
  FDCE \image_ram_access_reg_reg[23] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[23]),
        .Q(\image_ram_access_reg_reg_n_0_[23] ));
  FDCE \image_ram_access_reg_reg[24] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[24]),
        .Q(\image_ram_access_reg_reg_n_0_[24] ));
  FDCE \image_ram_access_reg_reg[25] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[25]),
        .Q(\image_ram_access_reg_reg_n_0_[25] ));
  FDCE \image_ram_access_reg_reg[26] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[26]),
        .Q(\image_ram_access_reg_reg_n_0_[26] ));
  FDCE \image_ram_access_reg_reg[27] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[27]),
        .Q(\image_ram_access_reg_reg_n_0_[27] ));
  FDCE \image_ram_access_reg_reg[28] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[28]),
        .Q(\image_ram_access_reg_reg_n_0_[28] ));
  FDCE \image_ram_access_reg_reg[29] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[29]),
        .Q(\image_ram_access_reg_reg_n_0_[29] ));
  FDCE \image_ram_access_reg_reg[2] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[2]),
        .Q(\image_ram_access_reg_reg_n_0_[2] ));
  FDCE \image_ram_access_reg_reg[30] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[30]),
        .Q(\image_ram_access_reg_reg_n_0_[30] ));
  FDCE \image_ram_access_reg_reg[31] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[31]),
        .Q(\image_ram_access_reg_reg_n_0_[31] ));
  FDCE \image_ram_access_reg_reg[3] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[3]),
        .Q(\image_ram_access_reg_reg_n_0_[3] ));
  FDCE \image_ram_access_reg_reg[4] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[4]),
        .Q(\image_ram_access_reg_reg_n_0_[4] ));
  FDCE \image_ram_access_reg_reg[5] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[5]),
        .Q(\image_ram_access_reg_reg_n_0_[5] ));
  FDCE \image_ram_access_reg_reg[6] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[6]),
        .Q(\image_ram_access_reg_reg_n_0_[6] ));
  FDCE \image_ram_access_reg_reg[7] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[7]),
        .Q(\image_ram_access_reg_reg_n_0_[7] ));
  FDCE \image_ram_access_reg_reg[8] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[8]),
        .Q(\image_ram_access_reg_reg_n_0_[8] ));
  FDCE \image_ram_access_reg_reg[9] 
       (.C(CLK),
        .CE(image_ram_access_reg),
        .CLR(RST),
        .D(OPB_DBus_in[9]),
        .Q(\image_ram_access_reg_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \image_size_reg[31]_i_1 
       (.I0(\image_size_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[3]),
        .I2(OPB_ABus[2]),
        .I3(OPB_ABus[0]),
        .I4(OPB_ABus[1]),
        .I5(\image_size_reg[31]_i_3_n_0 ),
        .O(image_size_reg));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \image_size_reg[31]_i_2 
       (.I0(\cod_data_addr_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[4]),
        .O(\image_size_reg[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \image_size_reg[31]_i_3 
       (.I0(\image_size_reg[31]_i_4_n_0 ),
        .I1(\image_size_reg[31]_i_5_n_0 ),
        .I2(OPB_ABus[9]),
        .I3(OPB_ABus[6]),
        .O(\image_size_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \image_size_reg[31]_i_4 
       (.I0(OPB_ABus[16]),
        .I1(OPB_ABus[17]),
        .I2(OPB_ABus[7]),
        .I3(OPB_ABus[5]),
        .I4(\enc_sts_reg[1]_i_3_n_0 ),
        .I5(OPB_ABus[8]),
        .O(\image_size_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \image_size_reg[31]_i_5 
       (.I0(\image_size_reg[31]_i_6_n_0 ),
        .I1(OPB_ABus[18]),
        .I2(OPB_ABus[31]),
        .I3(OPB_ABus[19]),
        .I4(OPB_ABus[20]),
        .I5(\qdata[7]_i_3_n_0 ),
        .O(\image_size_reg[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \image_size_reg[31]_i_6 
       (.I0(OPB_ABus[21]),
        .I1(OPB_ABus[22]),
        .I2(OPB_ABus[23]),
        .I3(OPB_ABus[24]),
        .O(\image_size_reg[31]_i_6_n_0 ));
  FDCE \image_size_reg_reg[0] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[0]),
        .Q(Q[0]));
  FDCE \image_size_reg_reg[10] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[10]),
        .Q(Q[10]));
  FDCE \image_size_reg_reg[11] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[11]),
        .Q(Q[11]));
  FDCE \image_size_reg_reg[12] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[12]),
        .Q(Q[12]));
  FDCE \image_size_reg_reg[13] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[13]),
        .Q(Q[13]));
  FDCE \image_size_reg_reg[14] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[14]),
        .Q(Q[14]));
  FDCE \image_size_reg_reg[15] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[15]),
        .Q(Q[15]));
  FDCE \image_size_reg_reg[16] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[16]),
        .Q(Q[16]));
  FDCE \image_size_reg_reg[17] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[17]),
        .Q(Q[17]));
  FDCE \image_size_reg_reg[18] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[18]),
        .Q(Q[18]));
  FDCE \image_size_reg_reg[19] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[19]),
        .Q(Q[19]));
  FDCE \image_size_reg_reg[1] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[1]),
        .Q(Q[1]));
  FDCE \image_size_reg_reg[20] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[20]),
        .Q(Q[20]));
  FDCE \image_size_reg_reg[21] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[21]),
        .Q(Q[21]));
  FDCE \image_size_reg_reg[22] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[22]),
        .Q(Q[22]));
  FDCE \image_size_reg_reg[23] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[23]),
        .Q(Q[23]));
  FDCE \image_size_reg_reg[24] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[24]),
        .Q(Q[24]));
  FDCE \image_size_reg_reg[25] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[25]),
        .Q(Q[25]));
  FDCE \image_size_reg_reg[26] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[26]),
        .Q(Q[26]));
  FDCE \image_size_reg_reg[27] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[27]),
        .Q(Q[27]));
  FDCE \image_size_reg_reg[28] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[28]),
        .Q(Q[28]));
  FDCE \image_size_reg_reg[29] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[29]),
        .Q(Q[29]));
  FDCE \image_size_reg_reg[2] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[2]),
        .Q(Q[2]));
  FDCE \image_size_reg_reg[30] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[30]),
        .Q(Q[30]));
  FDCE \image_size_reg_reg[31] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[31]),
        .Q(Q[31]));
  FDCE \image_size_reg_reg[3] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[3]),
        .Q(Q[3]));
  FDCE \image_size_reg_reg[4] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[4]),
        .Q(Q[4]));
  FDCE \image_size_reg_reg[5] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[5]),
        .Q(Q[5]));
  FDCE \image_size_reg_reg[6] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[6]),
        .Q(Q[6]));
  FDCE \image_size_reg_reg[7] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[7]),
        .Q(Q[7]));
  FDCE \image_size_reg_reg[8] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[8]),
        .Q(Q[8]));
  FDCE \image_size_reg_reg[9] 
       (.C(CLK),
        .CE(image_size_reg),
        .CLR(RST),
        .D(OPB_DBus_in[9]),
        .Q(Q[9]));
  FDCE img_size_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(image_size_reg),
        .Q(img_size_wr));
  LUT2 #(
    .INIT(4'hE)) 
    multOp_i_1
       (.I0(\image_size_reg_reg[31]_0 ),
        .I1(CO),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    neqOp_carry__0_i_1
       (.I0(Q[15]),
        .I1(\prev_y_reg[15] [15]),
        .O(\threshold_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry__0_i_2
       (.I0(Q[14]),
        .I1(\prev_y_reg[15] [14]),
        .I2(Q[13]),
        .I3(\prev_y_reg[15] [13]),
        .I4(\prev_y_reg[15] [12]),
        .I5(Q[12]),
        .O(\threshold_reg[18] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_1
       (.I0(Q[11]),
        .I1(\prev_y_reg[15] [11]),
        .I2(Q[10]),
        .I3(\prev_y_reg[15] [10]),
        .I4(\prev_y_reg[15] [9]),
        .I5(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_2
       (.I0(Q[8]),
        .I1(\prev_y_reg[15] [8]),
        .I2(Q[7]),
        .I3(\prev_y_reg[15] [7]),
        .I4(\prev_y_reg[15] [6]),
        .I5(Q[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_3
       (.I0(Q[5]),
        .I1(\prev_y_reg[15] [5]),
        .I2(Q[4]),
        .I3(\prev_y_reg[15] [4]),
        .I4(\prev_y_reg[15] [3]),
        .I5(Q[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_4
       (.I0(Q[2]),
        .I1(\prev_y_reg[15] [2]),
        .I2(Q[1]),
        .I3(\prev_y_reg[15] [1]),
        .I4(\prev_y_reg[15] [0]),
        .I5(Q[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \qaddr[6]_i_1 
       (.I0(OPB_ABus[9]),
        .I1(OPB_ABus[8]),
        .O(qwren1));
  FDCE \qaddr_reg[0] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_ABus[2]),
        .Q(mem_reg[0]));
  FDCE \qaddr_reg[1] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_ABus[3]),
        .Q(mem_reg[1]));
  FDCE \qaddr_reg[2] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_ABus[4]),
        .Q(mem_reg[2]));
  FDCE \qaddr_reg[3] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_ABus[5]),
        .Q(mem_reg[3]));
  FDCE \qaddr_reg[4] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_ABus[6]),
        .Q(mem_reg[4]));
  FDCE \qaddr_reg[5] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_ABus[7]),
        .Q(mem_reg[5]));
  FDCE \qaddr_reg[6] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(qwren1),
        .Q(mem_reg[6]));
  LUT5 #(
    .INIT(32'h00000028)) 
    \qdata[7]_i_1 
       (.I0(\cod_data_addr_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[9]),
        .I2(OPB_ABus[8]),
        .I3(OPB_ABus[1]),
        .I4(\qdata[7]_i_2_n_0 ),
        .O(qwren7_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \qdata[7]_i_2 
       (.I0(\qdata[7]_i_3_n_0 ),
        .I1(OPB_ABus[17]),
        .I2(OPB_ABus[16]),
        .I3(OPB_ABus[0]),
        .I4(\qdata[7]_i_4_n_0 ),
        .I5(\enc_sts_reg[1]_i_3_n_0 ),
        .O(\qdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \qdata[7]_i_3 
       (.I0(OPB_ABus[29]),
        .I1(OPB_ABus[30]),
        .I2(OPB_ABus[28]),
        .I3(OPB_ABus[27]),
        .I4(OPB_ABus[25]),
        .I5(OPB_ABus[26]),
        .O(\qdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \qdata[7]_i_4 
       (.I0(OPB_ABus[20]),
        .I1(OPB_ABus[19]),
        .I2(OPB_ABus[31]),
        .I3(OPB_ABus[18]),
        .I4(\image_size_reg[31]_i_6_n_0 ),
        .O(\qdata[7]_i_4_n_0 ));
  FDCE \qdata_reg[0] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[0]),
        .Q(mem_reg_0[0]));
  FDCE \qdata_reg[1] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[1]),
        .Q(mem_reg_0[1]));
  FDCE \qdata_reg[2] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[2]),
        .Q(mem_reg_0[2]));
  FDCE \qdata_reg[3] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[3]),
        .Q(mem_reg_0[3]));
  FDCE \qdata_reg[4] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[4]),
        .Q(mem_reg_0[4]));
  FDCE \qdata_reg[5] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[5]),
        .Q(mem_reg_0[5]));
  FDCE \qdata_reg[6] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[6]),
        .Q(mem_reg_0[6]));
  FDCE \qdata_reg[7] 
       (.C(CLK),
        .CE(qwren7_out),
        .CLR(RST),
        .D(OPB_DBus_in[7]),
        .Q(mem_reg_0[7]));
  FDCE qwren_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(qwren7_out),
        .Q(qwren));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[0]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[0]_1 [0]),
        .O(\rd_addr2_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[1]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[0]_1 [1]),
        .O(\rd_addr2_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[2]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[8]_0 [0]),
        .O(\rd_addr2_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[3]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[8]_0 [1]),
        .O(\rd_addr2_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[4]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[8]_0 [2]),
        .O(\rd_addr2_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[5]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[8]_0 [3]),
        .O(\rd_addr2_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[6]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[12]_1 [0]),
        .O(\rd_addr2_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[7]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[12]_1 [1]),
        .O(\rd_addr2_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[8]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[12]_1 [2]),
        .O(\rd_addr2_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr2[9]_i_2 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(\U_BUF_FIFO/rd_addr21 ),
        .I2(\rd_counter_reg[12]_1 [3]),
        .O(\rd_addr2_reg[9] [9]));
  CARRY4 \rd_addr2_reg[9]_i_3 
       (.CI(\image_size_reg_reg[31]_5 ),
        .CO({\NLW_rd_addr2_reg[9]_i_3_CO_UNCONNECTED [3],\U_BUF_FIFO/rd_addr21 ,\rd_addr2_reg[9]_i_3_n_2 ,\rd_addr2_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_addr2_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_addr_reg[9]_0 ,\rd_addr_reg[9]_0 ,\rd_addr_reg[9]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[0]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[0]_0 [0]),
        .O(\rd_addr_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[1]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[0]_0 [1]),
        .O(\rd_addr_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[2]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[8]_0 [0]),
        .O(\rd_addr_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[3]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[8]_0 [1]),
        .O(\rd_addr_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[4]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[8]_0 [2]),
        .O(\rd_addr_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[5]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[8]_0 [3]),
        .O(\rd_addr_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[6]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[12]_2 [0]),
        .O(\rd_addr_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[7]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[12]_2 [1]),
        .O(\rd_addr_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[8]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[12]_2 [2]),
        .O(\rd_addr_reg[9] [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_18 
       (.I0(Q[31]),
        .O(\rd_addr[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rd_addr[9]_i_2 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/rd_addr1 ),
        .I2(\wr_counter_reg[12]_2 [3]),
        .O(\rd_addr_reg[9] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_24 
       (.I0(Q[30]),
        .O(\rd_addr[9]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_25 
       (.I0(Q[29]),
        .O(\rd_addr[9]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_26 
       (.I0(Q[28]),
        .O(\rd_addr[9]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_27 
       (.I0(Q[27]),
        .O(\rd_addr[9]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_30 
       (.I0(Q[26]),
        .O(\rd_addr[9]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_31 
       (.I0(Q[25]),
        .O(\rd_addr[9]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_32 
       (.I0(Q[24]),
        .O(\rd_addr[9]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_33 
       (.I0(Q[23]),
        .O(\rd_addr[9]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_34 
       (.I0(Q[22]),
        .O(\rd_addr[9]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_35 
       (.I0(Q[21]),
        .O(\rd_addr[9]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_36 
       (.I0(Q[20]),
        .O(\rd_addr[9]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_37 
       (.I0(Q[19]),
        .O(\rd_addr[9]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_38 
       (.I0(Q[18]),
        .O(\rd_addr[9]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_39 
       (.I0(Q[17]),
        .O(\rd_addr[9]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[9]_i_40 
       (.I0(Q[16]),
        .O(\rd_addr[9]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd_addr[9]_i_5 
       (.I0(\rd_addr_reg[0] ),
        .I1(init_table_wr_reg),
        .O(\rd_addr_reg[0]_0 ));
  CARRY4 \rd_addr_reg[9]_i_11 
       (.CI(\rd_addr_reg[9]_i_17_n_0 ),
        .CO({\NLW_rd_addr_reg[9]_i_11_CO_UNCONNECTED [3:2],\rd_addr_reg[9]_0 ,\NLW_rd_addr_reg[9]_i_11_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[31]}),
        .O({\NLW_rd_addr_reg[9]_i_11_O_UNCONNECTED [3:1],\rd_addr_reg[9]_1 }),
        .S({1'b0,1'b0,1'b1,\rd_addr[9]_i_18_n_0 }));
  CARRY4 \rd_addr_reg[9]_i_17 
       (.CI(\rd_addr_reg[9]_i_23_n_0 ),
        .CO({\rd_addr_reg[9]_i_17_n_0 ,\rd_addr_reg[9]_i_17_n_1 ,\rd_addr_reg[9]_i_17_n_2 ,\rd_addr_reg[9]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[30:27]),
        .O(minusOp1_in[14:11]),
        .S({\rd_addr[9]_i_24_n_0 ,\rd_addr[9]_i_25_n_0 ,\rd_addr[9]_i_26_n_0 ,\rd_addr[9]_i_27_n_0 }));
  CARRY4 \rd_addr_reg[9]_i_23 
       (.CI(\rd_addr_reg[9]_i_28_n_0 ),
        .CO({\rd_addr_reg[9]_i_23_n_0 ,\rd_addr_reg[9]_i_23_n_1 ,\rd_addr_reg[9]_i_23_n_2 ,\rd_addr_reg[9]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O(minusOp1_in[10:7]),
        .S({\rd_addr[9]_i_30_n_0 ,\rd_addr[9]_i_31_n_0 ,\rd_addr[9]_i_32_n_0 ,\rd_addr[9]_i_33_n_0 }));
  CARRY4 \rd_addr_reg[9]_i_28 
       (.CI(\rd_addr_reg[9]_i_29_n_0 ),
        .CO({\rd_addr_reg[9]_i_28_n_0 ,\rd_addr_reg[9]_i_28_n_1 ,\rd_addr_reg[9]_i_28_n_2 ,\rd_addr_reg[9]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[22:19]),
        .O(minusOp1_in[6:3]),
        .S({\rd_addr[9]_i_34_n_0 ,\rd_addr[9]_i_35_n_0 ,\rd_addr[9]_i_36_n_0 ,\rd_addr[9]_i_37_n_0 }));
  CARRY4 \rd_addr_reg[9]_i_29 
       (.CI(1'b0),
        .CO({\rd_addr_reg[9]_i_29_n_0 ,\rd_addr_reg[9]_i_29_n_1 ,\rd_addr_reg[9]_i_29_n_2 ,\rd_addr_reg[9]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[18:16],1'b0}),
        .O({minusOp1_in[2:0],\NLW_rd_addr_reg[9]_i_29_O_UNCONNECTED [0]}),
        .S({\rd_addr[9]_i_38_n_0 ,\rd_addr[9]_i_39_n_0 ,\rd_addr[9]_i_40_n_0 ,1'b0}));
  CARRY4 \rd_addr_reg[9]_i_6 
       (.CI(\image_size_reg_reg[31]_4 ),
        .CO({\NLW_rd_addr_reg[9]_i_6_CO_UNCONNECTED [3],\U_BUF_FIFO/rd_addr1 ,\rd_addr_reg[9]_i_6_n_2 ,\rd_addr_reg[9]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rd_addr_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_addr_reg[9]_0 ,\rd_addr_reg[9]_0 ,\rd_addr_reg[9]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rd_counter[0]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(fdct_fifo_hf_full_reg),
        .I2(\rd_counter_reg[15] [0]),
        .O(\rd_counter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \rd_counter[15]_i_1 
       (.I0(fdct_fifo_hf_full_reg_0),
        .I1(init_table_rd_reg),
        .I2(fdct_fifo_rd),
        .O(rd_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_counter_total[0]_i_2 
       (.I0(fdct_fifo_hf_full_reg_0),
        .O(\rd_counter_total_reg[3] ));
  LUT4 #(
    .INIT(16'h0888)) 
    rd_dval_i_1
       (.I0(data_read),
        .I1(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I2(OPB_ABus[4]),
        .I3(OPB_ABus[3]),
        .O(rd_dval10_out));
  FDCE rd_dval_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_dval10_out),
        .Q(rd_dval));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \rd_mod[0]_i_1 
       (.I0(fdct_fifo_hf_full_reg),
        .I1(fdct_fifo_rd),
        .I2(init_table_rd_reg),
        .I3(fdct_fifo_hf_full_reg_0),
        .O(rd_mod));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_mod[0]_i_3 
       (.I0(fdct_fifo_hf_full_reg_0),
        .O(\rd_mod_reg[3] ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[11]_i_11 
       (.I0(Q[26]),
        .I1(Q[24]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[25]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[11]_i_12 
       (.I0(Q[25]),
        .I1(Q[23]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[24]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[11]_i_13 
       (.I0(Q[24]),
        .I1(Q[22]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[23]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[11]_i_14 
       (.I0(Q[23]),
        .I1(Q[21]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[22]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[11]_i_15 
       (.I0(\rd_ptr[11]_i_11_n_0 ),
        .I1(\rd_ptr[11]_i_19_n_0 ),
        .O(\rd_ptr[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[11]_i_16 
       (.I0(\rd_ptr[11]_i_12_n_0 ),
        .I1(\rd_ptr[11]_i_20_n_0 ),
        .O(\rd_ptr[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[11]_i_17 
       (.I0(\rd_ptr[11]_i_13_n_0 ),
        .I1(\rd_ptr[11]_i_21_n_0 ),
        .O(\rd_ptr[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[11]_i_18 
       (.I0(\rd_ptr[11]_i_14_n_0 ),
        .I1(\rd_ptr[11]_i_22_n_0 ),
        .O(\rd_ptr[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[11]_i_19 
       (.I0(Q[27]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[25]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[26]),
        .O(\rd_ptr[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[11]_i_20 
       (.I0(Q[26]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[24]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[25]),
        .O(\rd_ptr[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[11]_i_21 
       (.I0(Q[25]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[23]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[24]),
        .O(\rd_ptr[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[11]_i_22 
       (.I0(Q[24]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[22]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[23]),
        .O(\rd_ptr[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[12]_i_5 
       (.I0(\data_temp2[15]_i_7_n_0 ),
        .I1(\rd_ptr[12]_i_6_n_0 ),
        .O(\rd_ptr[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[12]_i_6 
       (.I0(Q[28]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[26]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[27]),
        .O(\rd_ptr[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[7]_i_11 
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[21]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[7]_i_12 
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[20]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[7]_i_13 
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[19]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \rd_ptr[7]_i_14 
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(\do2_reg[15] [2]),
        .I3(\do2_reg[15] [0]),
        .I4(Q[18]),
        .I5(\do2_reg[15] [1]),
        .O(\rd_ptr[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[7]_i_15 
       (.I0(\rd_ptr[7]_i_11_n_0 ),
        .I1(\rd_ptr[7]_i_19_n_0 ),
        .O(\rd_ptr[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[7]_i_16 
       (.I0(\rd_ptr[7]_i_12_n_0 ),
        .I1(\rd_ptr[7]_i_20_n_0 ),
        .O(\rd_ptr[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[7]_i_17 
       (.I0(\rd_ptr[7]_i_13_n_0 ),
        .I1(\rd_ptr[7]_i_21_n_0 ),
        .O(\rd_ptr[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[7]_i_18 
       (.I0(\rd_ptr[7]_i_14_n_0 ),
        .I1(\rd_ptr[7]_i_22_n_0 ),
        .O(\rd_ptr[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[7]_i_19 
       (.I0(Q[23]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[21]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[22]),
        .O(\rd_ptr[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[7]_i_20 
       (.I0(Q[22]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[20]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[21]),
        .O(\rd_ptr[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[7]_i_21 
       (.I0(Q[21]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[19]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[20]),
        .O(\rd_ptr[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \rd_ptr[7]_i_22 
       (.I0(Q[20]),
        .I1(\do2_reg[15] [0]),
        .I2(\do2_reg[15] [2]),
        .I3(Q[18]),
        .I4(\do2_reg[15] [1]),
        .I5(Q[19]),
        .O(\rd_ptr[7]_i_22_n_0 ));
  CARRY4 \rd_ptr_reg[11]_i_10 
       (.CI(\rd_ptr_reg[7]_i_10_n_0 ),
        .CO({\rd_ptr_reg[11]_i_10_n_0 ,\rd_ptr_reg[11]_i_10_n_1 ,\rd_ptr_reg[11]_i_10_n_2 ,\rd_ptr_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[11]_i_11_n_0 ,\rd_ptr[11]_i_12_n_0 ,\rd_ptr[11]_i_13_n_0 ,\rd_ptr[11]_i_14_n_0 }),
        .O(\rd_ptr_reg[11] ),
        .S({\rd_ptr[11]_i_15_n_0 ,\rd_ptr[11]_i_16_n_0 ,\rd_ptr[11]_i_17_n_0 ,\rd_ptr[11]_i_18_n_0 }));
  CARRY4 \rd_ptr_reg[12]_i_3 
       (.CI(\rd_ptr_reg[11]_i_10_n_0 ),
        .CO(\NLW_rd_ptr_reg[12]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rd_ptr_reg[12]_i_3_O_UNCONNECTED [3:1],\rd_ptr_reg[12] }),
        .S({1'b0,1'b0,1'b0,\rd_ptr[12]_i_5_n_0 }));
  CARRY4 \rd_ptr_reg[7]_i_10 
       (.CI(\data_temp2_reg[0]_i_2_n_0 ),
        .CO({\rd_ptr_reg[7]_i_10_n_0 ,\rd_ptr_reg[7]_i_10_n_1 ,\rd_ptr_reg[7]_i_10_n_2 ,\rd_ptr_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\rd_ptr[7]_i_11_n_0 ,\rd_ptr[7]_i_12_n_0 ,\rd_ptr[7]_i_13_n_0 ,\rd_ptr[7]_i_14_n_0 }),
        .O(\rd_ptr_reg[7] ),
        .S({\rd_ptr[7]_i_15_n_0 ,\rd_ptr[7]_i_16_n_0 ,\rd_ptr[7]_i_17_n_0 ,\rd_ptr[7]_i_18_n_0 }));
  LUT5 #(
    .INIT(32'h02000000)) 
    sof_i_1
       (.I0(\image_size_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[3]),
        .I3(OPB_DBus_in[0]),
        .I4(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(sof2_out));
  (* ORIG_CELL_NAME = "sof_reg" *) 
  FDCE sof_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(sof2_out),
        .Q(sof));
  (* ORIG_CELL_NAME = "sof_reg" *) 
  FDCE sof_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(sof_rep_i_1_n_0),
        .Q(fdct_fifo_hf_full_reg_0));
  (* ORIG_CELL_NAME = "sof_reg" *) 
  FDCE sof_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(sof_rep_i_1__0_n_0),
        .Q(\rd_addr_reg[0] ));
  LUT5 #(
    .INIT(32'h02000000)) 
    sof_rep_i_1
       (.I0(\image_size_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[3]),
        .I3(OPB_DBus_in[0]),
        .I4(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(sof_rep_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    sof_rep_i_1__0
       (.I0(\image_size_reg[31]_i_2_n_0 ),
        .I1(OPB_ABus[2]),
        .I2(OPB_ABus[3]),
        .I3(OPB_DBus_in[0]),
        .I4(\cod_data_addr_reg[31]_i_3_n_0 ),
        .O(sof_rep_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[11]_i_2 
       (.I0(Q[24]),
        .I1(Q[27]),
        .O(\threshold[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[11]_i_3 
       (.I0(Q[23]),
        .I1(Q[26]),
        .O(\threshold[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[11]_i_4 
       (.I0(Q[22]),
        .I1(Q[25]),
        .O(\threshold[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[11]_i_5 
       (.I0(Q[21]),
        .I1(Q[24]),
        .O(\threshold[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[15]_i_2 
       (.I0(Q[28]),
        .I1(Q[31]),
        .O(\threshold[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[15]_i_3 
       (.I0(Q[27]),
        .I1(Q[30]),
        .O(\threshold[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[15]_i_4 
       (.I0(Q[26]),
        .I1(Q[29]),
        .O(\threshold[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[15]_i_5 
       (.I0(Q[25]),
        .I1(Q[28]),
        .O(\threshold[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \threshold[18]_i_2 
       (.I0(Q[31]),
        .O(\threshold[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \threshold[18]_i_3 
       (.I0(Q[30]),
        .O(\threshold[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \threshold[18]_i_4 
       (.I0(Q[29]),
        .O(\threshold[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[3]_i_2 
       (.I0(Q[16]),
        .I1(Q[19]),
        .O(\threshold[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \threshold[3]_i_3 
       (.I0(Q[18]),
        .O(\threshold[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \threshold[3]_i_4 
       (.I0(Q[17]),
        .O(\threshold[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[7]_i_2 
       (.I0(Q[20]),
        .I1(Q[23]),
        .O(\threshold[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[7]_i_3 
       (.I0(Q[19]),
        .I1(Q[22]),
        .O(\threshold[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[7]_i_4 
       (.I0(Q[18]),
        .I1(Q[21]),
        .O(\threshold[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \threshold[7]_i_5 
       (.I0(Q[17]),
        .I1(Q[20]),
        .O(\threshold[7]_i_5_n_0 ));
  CARRY4 \threshold_reg[11]_i_1 
       (.CI(\threshold_reg[7]_i_1_n_0 ),
        .CO({\threshold_reg[11]_i_1_n_0 ,\threshold_reg[11]_i_1_n_1 ,\threshold_reg[11]_i_1_n_2 ,\threshold_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(D[11:8]),
        .S({\threshold[11]_i_2_n_0 ,\threshold[11]_i_3_n_0 ,\threshold[11]_i_4_n_0 ,\threshold[11]_i_5_n_0 }));
  CARRY4 \threshold_reg[15]_i_1 
       (.CI(\threshold_reg[11]_i_1_n_0 ),
        .CO({\threshold_reg[15]_i_1_n_0 ,\threshold_reg[15]_i_1_n_1 ,\threshold_reg[15]_i_1_n_2 ,\threshold_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(D[15:12]),
        .S({\threshold[15]_i_2_n_0 ,\threshold[15]_i_3_n_0 ,\threshold[15]_i_4_n_0 ,\threshold[15]_i_5_n_0 }));
  CARRY4 \threshold_reg[18]_i_1 
       (.CI(\threshold_reg[15]_i_1_n_0 ),
        .CO({\NLW_threshold_reg[18]_i_1_CO_UNCONNECTED [3:2],\threshold_reg[18]_i_1_n_2 ,\threshold_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({\NLW_threshold_reg[18]_i_1_O_UNCONNECTED [3],D[18:16]}),
        .S({1'b0,\threshold[18]_i_2_n_0 ,\threshold[18]_i_3_n_0 ,\threshold[18]_i_4_n_0 }));
  CARRY4 \threshold_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\threshold_reg[3]_i_1_n_0 ,\threshold_reg[3]_i_1_n_1 ,\threshold_reg[3]_i_1_n_2 ,\threshold_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[16],1'b0,1'b0,1'b1}),
        .O(D[3:0]),
        .S({\threshold[3]_i_2_n_0 ,\threshold[3]_i_3_n_0 ,\threshold[3]_i_4_n_0 ,Q[16]}));
  CARRY4 \threshold_reg[7]_i_1 
       (.CI(\threshold_reg[3]_i_1_n_0 ),
        .CO({\threshold_reg[7]_i_1_n_0 ,\threshold_reg[7]_i_1_n_1 ,\threshold_reg[7]_i_1_n_2 ,\threshold_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(D[7:4]),
        .S({\threshold[7]_i_2_n_0 ,\threshold[7]_i_3_n_0 ,\threshold[7]_i_4_n_0 ,\threshold[7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFE100E100E100)) 
    \wr_addr2[2]_i_1 
       (.I0(\rd_counter_reg[0]_0 [1]),
        .I1(\rd_counter_reg[0]_0 [0]),
        .I2(\rd_counter_reg[8] ),
        .I3(\wr_addr2[8]_i_4_n_0 ),
        .I4(\counter2_reg[8] [1]),
        .I5(\wr_addr2[8]_i_5_n_0 ),
        .O(\wr_addr2_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFFFFE100E100E100)) 
    \wr_addr2[8]_i_1 
       (.I0(\rd_counter_reg[12] [0]),
        .I1(\rd_counter_reg[12]_0 ),
        .I2(\rd_counter_reg[12] [1]),
        .I3(\wr_addr2[8]_i_4_n_0 ),
        .I4(\counter2_reg[8] [2]),
        .I5(\wr_addr2[8]_i_5_n_0 ),
        .O(\wr_addr2_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \wr_addr2[8]_i_4 
       (.I0(\rd_mod_reg[15] ),
        .I1(\wr_addr2_reg[0] ),
        .I2(fdct_fifo_hf_full_reg_0),
        .O(\wr_addr2[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_addr2[8]_i_5 
       (.I0(\rd_mod_reg[15] ),
        .I1(fdct_fifo_hf_full_reg_0),
        .O(\wr_addr2[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr2[9]_i_10 
       (.I0(\U_BUF_FIFO/minusOp0_in [8]),
        .I1(\rd_counter_reg[15] [6]),
        .I2(\U_BUF_FIFO/minusOp0_in [7]),
        .I3(\rd_counter_reg[15] [5]),
        .I4(\rd_counter_reg[15] [4]),
        .I5(\U_BUF_FIFO/minusOp0_in [6]),
        .O(\wr_addr2[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr2[9]_i_11 
       (.I0(\U_BUF_FIFO/minusOp0_in [5]),
        .I1(\rd_counter_reg[15] [3]),
        .I2(\U_BUF_FIFO/minusOp0_in [4]),
        .I3(\rd_counter_reg[15] [2]),
        .I4(\rd_counter_reg[15] [1]),
        .I5(\U_BUF_FIFO/minusOp0_in [3]),
        .O(\wr_addr2[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_addr2[9]_i_6 
       (.I0(\wr_addr_reg[9] ),
        .I1(O),
        .O(\wr_addr2[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \wr_addr2[9]_i_7 
       (.I0(\U_BUF_FIFO/minusOp0_in [17]),
        .I1(\U_BUF_FIFO/minusOp0_in [15]),
        .I2(\rd_counter_reg[15] [13]),
        .I3(\U_BUF_FIFO/minusOp0_in [16]),
        .O(\wr_addr2[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr2[9]_i_8 
       (.I0(\U_BUF_FIFO/minusOp0_in [14]),
        .I1(\rd_counter_reg[15] [12]),
        .I2(\U_BUF_FIFO/minusOp0_in [13]),
        .I3(\rd_counter_reg[15] [11]),
        .I4(\rd_counter_reg[15] [10]),
        .I5(\U_BUF_FIFO/minusOp0_in [12]),
        .O(\wr_addr2[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr2[9]_i_9 
       (.I0(\U_BUF_FIFO/minusOp0_in [11]),
        .I1(\rd_counter_reg[15] [9]),
        .I2(\U_BUF_FIFO/minusOp0_in [10]),
        .I3(\rd_counter_reg[15] [8]),
        .I4(\rd_counter_reg[15] [7]),
        .I5(\U_BUF_FIFO/minusOp0_in [9]),
        .O(\wr_addr2[9]_i_9_n_0 ));
  CARRY4 \wr_addr2_reg[9]_i_3 
       (.CI(\wr_addr2_reg[9]_i_4_n_0 ),
        .CO({\NLW_wr_addr2_reg[9]_i_3_CO_UNCONNECTED [3],\wr_addr2_reg[0] ,\wr_addr2_reg[9]_i_3_n_2 ,\wr_addr2_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_addr2_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\wr_addr_reg[9] ,\wr_addr_reg[9] ,\wr_addr_reg[9] }));
  CARRY4 \wr_addr2_reg[9]_i_4 
       (.CI(\wr_addr2_reg[9]_i_5_n_0 ),
        .CO({\wr_addr2_reg[9]_i_4_n_0 ,\wr_addr2_reg[9]_i_4_n_1 ,\wr_addr2_reg[9]_i_4_n_2 ,\wr_addr2_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_addr2_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({\wr_addr_reg[9] ,\wr_addr2[9]_i_6_n_0 ,\wr_addr2[9]_i_7_n_0 ,\wr_addr2[9]_i_8_n_0 }));
  CARRY4 \wr_addr2_reg[9]_i_5 
       (.CI(1'b0),
        .CO({\wr_addr2_reg[9]_i_5_n_0 ,\wr_addr2_reg[9]_i_5_n_1 ,\wr_addr2_reg[9]_i_5_n_2 ,\wr_addr2_reg[9]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_addr2_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({\wr_addr2[9]_i_9_n_0 ,\wr_addr2[9]_i_10_n_0 ,\wr_addr2[9]_i_11_n_0 ,\rd_counter_reg[2]_0 }));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \wr_addr[2]_i_1 
       (.I0(\counter_reg[8] [1]),
        .I1(\wr_addr[8]_i_2_n_0 ),
        .I2(\wr_counter_reg[12]_0 [1]),
        .I3(\wr_counter_reg[12]_0 [0]),
        .I4(\wr_counter_reg[12]_0 [2]),
        .I5(\wr_addr[8]_i_5_n_0 ),
        .O(\wr_addr_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFFF8888F88888888)) 
    \wr_addr[8]_i_1 
       (.I0(\counter_reg[8] [2]),
        .I1(\wr_addr[8]_i_2_n_0 ),
        .I2(\wr_counter_reg[12]_0 [3]),
        .I3(\wr_counter_reg[12]_1 ),
        .I4(\wr_counter_reg[12]_0 [4]),
        .I5(\wr_addr[8]_i_5_n_0 ),
        .O(\wr_addr_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_addr[8]_i_2 
       (.I0(\wr_mod_reg[15] ),
        .I1(\rd_addr_reg[0] ),
        .O(\wr_addr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \wr_addr[8]_i_5 
       (.I0(\wr_mod_reg[15] ),
        .I1(\wr_addr_reg[9]_0 ),
        .I2(\rd_addr_reg[0] ),
        .O(\wr_addr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_11 
       (.I0(Q[31]),
        .O(\wr_addr[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr[9]_i_12 
       (.I0(\U_BUF_FIFO/minusOp0_in [11]),
        .I1(\wr_counter_reg[15]_1 [9]),
        .I2(\U_BUF_FIFO/minusOp0_in [10]),
        .I3(\wr_counter_reg[15]_1 [8]),
        .I4(\wr_counter_reg[15]_1 [7]),
        .I5(\U_BUF_FIFO/minusOp0_in [9]),
        .O(\wr_addr[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr[9]_i_13 
       (.I0(\U_BUF_FIFO/minusOp0_in [8]),
        .I1(\wr_counter_reg[15]_1 [6]),
        .I2(\U_BUF_FIFO/minusOp0_in [7]),
        .I3(\wr_counter_reg[15]_1 [5]),
        .I4(\wr_counter_reg[15]_1 [4]),
        .I5(\U_BUF_FIFO/minusOp0_in [6]),
        .O(\wr_addr[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr[9]_i_14 
       (.I0(\U_BUF_FIFO/minusOp0_in [5]),
        .I1(\wr_counter_reg[15]_1 [3]),
        .I2(\U_BUF_FIFO/minusOp0_in [4]),
        .I3(\wr_counter_reg[15]_1 [2]),
        .I4(\wr_counter_reg[15]_1 [1]),
        .I5(\U_BUF_FIFO/minusOp0_in [3]),
        .O(\wr_addr[9]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_17 
       (.I0(Q[30]),
        .O(\wr_addr[9]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_18 
       (.I0(Q[29]),
        .O(\wr_addr[9]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_19 
       (.I0(Q[28]),
        .O(\wr_addr[9]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_20 
       (.I0(Q[27]),
        .O(\wr_addr[9]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_23 
       (.I0(Q[26]),
        .O(\wr_addr[9]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_24 
       (.I0(Q[25]),
        .O(\wr_addr[9]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_25 
       (.I0(Q[24]),
        .O(\wr_addr[9]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_26 
       (.I0(Q[23]),
        .O(\wr_addr[9]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_27 
       (.I0(Q[22]),
        .O(\wr_addr[9]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_28 
       (.I0(Q[21]),
        .O(\wr_addr[9]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_29 
       (.I0(Q[20]),
        .O(\wr_addr[9]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_30 
       (.I0(Q[19]),
        .O(\wr_addr[9]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_31 
       (.I0(Q[18]),
        .O(\wr_addr[9]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_32 
       (.I0(Q[17]),
        .O(\wr_addr[9]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[9]_i_33 
       (.I0(Q[16]),
        .O(\wr_addr[9]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \wr_addr[9]_i_8 
       (.I0(\U_BUF_FIFO/minusOp0_in [17]),
        .I1(\U_BUF_FIFO/minusOp0_in [15]),
        .I2(\wr_counter_reg[15]_1 [13]),
        .I3(\U_BUF_FIFO/minusOp0_in [16]),
        .O(\wr_addr[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_addr[9]_i_9 
       (.I0(\U_BUF_FIFO/minusOp0_in [14]),
        .I1(\wr_counter_reg[15]_1 [12]),
        .I2(\U_BUF_FIFO/minusOp0_in [13]),
        .I3(\wr_counter_reg[15]_1 [11]),
        .I4(\wr_counter_reg[15]_1 [10]),
        .I5(\U_BUF_FIFO/minusOp0_in [12]),
        .O(\wr_addr[9]_i_9_n_0 ));
  CARRY4 \wr_addr_reg[9]_i_10 
       (.CI(\wr_addr_reg[9]_i_16_n_0 ),
        .CO({\wr_addr_reg[9]_i_10_n_0 ,\wr_addr_reg[9]_i_10_n_1 ,\wr_addr_reg[9]_i_10_n_2 ,\wr_addr_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[30:27]),
        .O(\U_BUF_FIFO/minusOp0_in [17:14]),
        .S({\wr_addr[9]_i_17_n_0 ,\wr_addr[9]_i_18_n_0 ,\wr_addr[9]_i_19_n_0 ,\wr_addr[9]_i_20_n_0 }));
  CARRY4 \wr_addr_reg[9]_i_16 
       (.CI(\wr_addr_reg[9]_i_21_n_0 ),
        .CO({\wr_addr_reg[9]_i_16_n_0 ,\wr_addr_reg[9]_i_16_n_1 ,\wr_addr_reg[9]_i_16_n_2 ,\wr_addr_reg[9]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O(\U_BUF_FIFO/minusOp0_in [13:10]),
        .S({\wr_addr[9]_i_23_n_0 ,\wr_addr[9]_i_24_n_0 ,\wr_addr[9]_i_25_n_0 ,\wr_addr[9]_i_26_n_0 }));
  CARRY4 \wr_addr_reg[9]_i_21 
       (.CI(\wr_addr_reg[9]_i_22_n_0 ),
        .CO({\wr_addr_reg[9]_i_21_n_0 ,\wr_addr_reg[9]_i_21_n_1 ,\wr_addr_reg[9]_i_21_n_2 ,\wr_addr_reg[9]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[22:19]),
        .O(\U_BUF_FIFO/minusOp0_in [9:6]),
        .S({\wr_addr[9]_i_27_n_0 ,\wr_addr[9]_i_28_n_0 ,\wr_addr[9]_i_29_n_0 ,\wr_addr[9]_i_30_n_0 }));
  CARRY4 \wr_addr_reg[9]_i_22 
       (.CI(1'b0),
        .CO({\wr_addr_reg[9]_i_22_n_0 ,\wr_addr_reg[9]_i_22_n_1 ,\wr_addr_reg[9]_i_22_n_2 ,\wr_addr_reg[9]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[18:16],1'b0}),
        .O({\U_BUF_FIFO/minusOp0_in [5:3],\NLW_wr_addr_reg[9]_i_22_O_UNCONNECTED [0]}),
        .S({\wr_addr[9]_i_31_n_0 ,\wr_addr[9]_i_32_n_0 ,\wr_addr[9]_i_33_n_0 ,1'b1}));
  CARRY4 \wr_addr_reg[9]_i_3 
       (.CI(\wr_addr_reg[9]_i_4_n_0 ),
        .CO({\NLW_wr_addr_reg[9]_i_3_CO_UNCONNECTED [3],\wr_addr_reg[9]_0 ,\wr_addr_reg[9]_i_3_n_2 ,\wr_addr_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_addr_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\wr_addr_reg[9] ,\wr_addr_reg[9] ,\wr_addr_reg[9] }));
  CARRY4 \wr_addr_reg[9]_i_4 
       (.CI(\wr_addr_reg[9]_i_6_n_0 ),
        .CO({\wr_addr_reg[9]_i_4_n_0 ,\wr_addr_reg[9]_i_4_n_1 ,\wr_addr_reg[9]_i_4_n_2 ,\wr_addr_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_addr_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({\wr_addr_reg[9] ,\image_size_reg_reg[31]_3 ,\wr_addr[9]_i_8_n_0 ,\wr_addr[9]_i_9_n_0 }));
  CARRY4 \wr_addr_reg[9]_i_5 
       (.CI(\wr_addr_reg[9]_i_10_n_0 ),
        .CO({\NLW_wr_addr_reg[9]_i_5_CO_UNCONNECTED [3:2],\wr_addr_reg[9] ,\NLW_wr_addr_reg[9]_i_5_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[31]}),
        .O({\NLW_wr_addr_reg[9]_i_5_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b1,\wr_addr[9]_i_11_n_0 }));
  CARRY4 \wr_addr_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\wr_addr_reg[9]_i_6_n_0 ,\wr_addr_reg[9]_i_6_n_1 ,\wr_addr_reg[9]_i_6_n_2 ,\wr_addr_reg[9]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_addr_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\wr_addr[9]_i_12_n_0 ,\wr_addr[9]_i_13_n_0 ,\wr_addr[9]_i_14_n_0 ,\wr_counter_reg[2]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \wr_counter[0]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[15]_1 [0]),
        .O(\wr_counter_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[10]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[12] [1]),
        .O(\wr_counter_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[11]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[12] [2]),
        .O(\wr_counter_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[12]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[12] [3]),
        .O(\wr_counter_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[13]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[15]_2 [0]),
        .O(\wr_counter_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[14]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[15]_2 [1]),
        .O(\wr_counter_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \wr_counter[15]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(init_table_wr_reg),
        .I2(iram_wren),
        .O(\wr_counter_total_reg[31] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_counter[15]_i_10 
       (.I0(\U_BUF_FIFO/minusOp3_in [11]),
        .I1(\wr_counter_reg[15]_1 [9]),
        .I2(\U_BUF_FIFO/minusOp3_in [10]),
        .I3(\wr_counter_reg[15]_1 [8]),
        .I4(\wr_counter_reg[15]_1 [7]),
        .I5(\U_BUF_FIFO/minusOp3_in [9]),
        .O(\wr_counter[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_counter[15]_i_11 
       (.I0(\U_BUF_FIFO/minusOp3_in [8]),
        .I1(\wr_counter_reg[15]_1 [6]),
        .I2(\U_BUF_FIFO/minusOp3_in [7]),
        .I3(\wr_counter_reg[15]_1 [5]),
        .I4(\wr_counter_reg[15]_1 [4]),
        .I5(\U_BUF_FIFO/minusOp3_in [6]),
        .O(\wr_counter[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_counter[15]_i_12 
       (.I0(\U_BUF_FIFO/minusOp3_in [5]),
        .I1(\wr_counter_reg[15]_1 [3]),
        .I2(\U_BUF_FIFO/minusOp3_in [4]),
        .I3(\wr_counter_reg[15]_1 [2]),
        .I4(\wr_counter_reg[15]_1 [1]),
        .I5(\U_BUF_FIFO/minusOp3_in [3]),
        .O(\wr_counter[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[15]_i_2 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[15]_2 [2]),
        .O(\wr_counter_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'h0041)) 
    \wr_counter[15]_i_8 
       (.I0(\U_BUF_FIFO/minusOp3_in [17]),
        .I1(\U_BUF_FIFO/minusOp3_in [15]),
        .I2(\wr_counter_reg[15]_1 [13]),
        .I3(\U_BUF_FIFO/minusOp3_in [16]),
        .O(\wr_counter[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \wr_counter[15]_i_9 
       (.I0(\U_BUF_FIFO/minusOp3_in [14]),
        .I1(\wr_counter_reg[15]_1 [12]),
        .I2(\U_BUF_FIFO/minusOp3_in [13]),
        .I3(\wr_counter_reg[15]_1 [11]),
        .I4(\wr_counter_reg[15]_1 [10]),
        .I5(\U_BUF_FIFO/minusOp3_in [12]),
        .O(\wr_counter[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[1]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[0] [0]),
        .O(\wr_counter_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[2]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[0] [1]),
        .O(\wr_counter_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[3]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[0] [2]),
        .O(\wr_counter_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[4]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[0] [3]),
        .O(\wr_counter_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[5]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[8] [0]),
        .O(\wr_counter_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[6]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[8] [1]),
        .O(\wr_counter_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[7]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[8] [2]),
        .O(\wr_counter_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[8]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[8] [3]),
        .O(\wr_counter_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \wr_counter[9]_i_1 
       (.I0(\rd_addr_reg[0] ),
        .I1(\U_BUF_FIFO/wr_counter1 ),
        .I2(\wr_counter_reg[12] [0]),
        .O(\wr_counter_reg[15]_0 [9]));
  CARRY4 \wr_counter_reg[15]_i_3 
       (.CI(\wr_counter_reg[15]_i_5_n_0 ),
        .CO({\NLW_wr_counter_reg[15]_i_3_CO_UNCONNECTED [3],\U_BUF_FIFO/wr_counter1 ,\wr_counter_reg[15]_i_3_n_2 ,\wr_counter_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_counter_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,fdct_fifo_hf_full_reg_1,fdct_fifo_hf_full_reg_1,fdct_fifo_hf_full_reg_1}));
  CARRY4 \wr_counter_reg[15]_i_5 
       (.CI(\wr_counter_reg[15]_i_6_n_0 ),
        .CO({\wr_counter_reg[15]_i_5_n_0 ,\wr_counter_reg[15]_i_5_n_1 ,\wr_counter_reg[15]_i_5_n_2 ,\wr_counter_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_counter_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({fdct_fifo_hf_full_reg_1,\image_size_reg_reg[31]_2 ,\wr_counter[15]_i_8_n_0 ,\wr_counter[15]_i_9_n_0 }));
  CARRY4 \wr_counter_reg[15]_i_6 
       (.CI(1'b0),
        .CO({\wr_counter_reg[15]_i_6_n_0 ,\wr_counter_reg[15]_i_6_n_1 ,\wr_counter_reg[15]_i_6_n_2 ,\wr_counter_reg[15]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_wr_counter_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\wr_counter[15]_i_10_n_0 ,\wr_counter[15]_i_11_n_0 ,\wr_counter[15]_i_12_n_0 ,\wr_counter_reg[2] }));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_counter_total[0]_i_2 
       (.I0(\rd_addr_reg[0] ),
        .O(\wr_counter_total_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \wr_mod[0]_i_1 
       (.I0(\U_BUF_FIFO/wr_counter1 ),
        .I1(iram_wren),
        .I2(init_table_wr_reg),
        .I3(\rd_addr_reg[0] ),
        .O(wr_mod));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_mod[0]_i_3 
       (.I0(\rd_addr_reg[0] ),
        .O(\wr_mod_reg[3] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[12]_i_15 
       (.I0(\data_temp[15]_i_8_n_0 ),
        .I1(\data_temp[15]_i_17_n_0 ),
        .O(\wr_ptr[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[12]_i_16 
       (.I0(\data_temp[13]_i_7_n_0 ),
        .I1(\data_temp[13]_i_15_n_0 ),
        .O(\wr_ptr[12]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[12]_i_17 
       (.I0(\data_temp[13]_i_8_n_0 ),
        .I1(\data_temp[13]_i_16_n_0 ),
        .O(\wr_ptr[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[12]_i_18 
       (.I0(\data_temp[13]_i_9_n_0 ),
        .I1(\data_temp[13]_i_17_n_0 ),
        .O(\wr_ptr[12]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[12]_i_19 
       (.I0(\data_temp[13]_i_10_n_0 ),
        .I1(\data_temp[13]_i_18_n_0 ),
        .O(\wr_ptr[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \wr_ptr[1]_i_10 
       (.I0(Q[19]),
        .I1(\do1_reg[15] [0]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[17]),
        .I4(\do1_reg[15] [1]),
        .I5(Q[18]),
        .O(\wr_ptr[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \wr_ptr[1]_i_3 
       (.I0(Q[18]),
        .I1(\do1_reg[15] [1]),
        .I2(Q[17]),
        .I3(\do1_reg[15] [2]),
        .I4(\do1_reg[15] [0]),
        .I5(Q[19]),
        .O(\wr_ptr[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \wr_ptr[1]_i_4 
       (.I0(Q[17]),
        .I1(\do1_reg[15] [1]),
        .I2(Q[16]),
        .I3(\do1_reg[15] [2]),
        .O(\wr_ptr[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \wr_ptr[1]_i_6 
       (.I0(\wr_ptr[1]_i_10_n_0 ),
        .I1(\do1_reg[15] [1]),
        .I2(\do1_reg[15] [2]),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(\wr_ptr[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \wr_ptr[1]_i_8 
       (.I0(Q[17]),
        .I1(\do1_reg[15] [0]),
        .I2(Q[16]),
        .I3(\do1_reg[15] [1]),
        .O(\wr_ptr[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[9]_i_10 
       (.I0(\data_temp[9]_i_10_n_0 ),
        .I1(\data_temp[9]_i_18_n_0 ),
        .O(\wr_ptr[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[9]_i_11 
       (.I0(\data_temp[9]_i_11_n_0 ),
        .I1(\data_temp[9]_i_19_n_0 ),
        .O(\wr_ptr[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[9]_i_8 
       (.I0(\data_temp[9]_i_8_n_0 ),
        .I1(\data_temp[9]_i_16_n_0 ),
        .O(\wr_ptr[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[9]_i_9 
       (.I0(\data_temp[9]_i_9_n_0 ),
        .I1(\data_temp[9]_i_17_n_0 ),
        .O(\wr_ptr[9]_i_9_n_0 ));
  CARRY4 \wr_ptr_reg[12]_i_11 
       (.CI(\wr_ptr_reg[12]_i_12_n_0 ),
        .CO(\NLW_wr_ptr_reg[12]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wr_ptr_reg[12]_i_11_O_UNCONNECTED [3:1],\wr_ptr_reg[12]_0 }),
        .S({1'b0,1'b0,1'b0,\wr_ptr[12]_i_15_n_0 }));
  CARRY4 \wr_ptr_reg[12]_i_12 
       (.CI(\wr_ptr_reg[9]_i_7_n_0 ),
        .CO({\wr_ptr_reg[12]_i_12_n_0 ,\wr_ptr_reg[12]_i_12_n_1 ,\wr_ptr_reg[12]_i_12_n_2 ,\wr_ptr_reg[12]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp[13]_i_7_n_0 ,\data_temp[13]_i_8_n_0 ,\data_temp[13]_i_9_n_0 ,\data_temp[13]_i_10_n_0 }),
        .O(\wr_ptr_reg[12] ),
        .S({\wr_ptr[12]_i_16_n_0 ,\wr_ptr[12]_i_17_n_0 ,\wr_ptr[12]_i_18_n_0 ,\wr_ptr[12]_i_19_n_0 }));
  CARRY4 \wr_ptr_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\wr_ptr_reg[1]_i_2_n_0 ,\wr_ptr_reg[1]_i_2_n_1 ,\wr_ptr_reg[1]_i_2_n_2 ,\wr_ptr_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\wr_ptr[1]_i_3_n_0 ,\wr_ptr[1]_i_4_n_0 ,\do1_reg[3] ,1'b0}),
        .O({\wr_ptr_reg[5] ,\wr_ptr_reg[1]_i_2_n_7 }),
        .S({\wr_ptr[1]_i_6_n_0 ,\do1_reg[5] [1],\wr_ptr[1]_i_8_n_0 ,\do1_reg[5] [0]}));
  CARRY4 \wr_ptr_reg[9]_i_7 
       (.CI(\wr_ptr_reg[1]_i_2_n_0 ),
        .CO({\wr_ptr_reg[9]_i_7_n_0 ,\wr_ptr_reg[9]_i_7_n_1 ,\wr_ptr_reg[9]_i_7_n_2 ,\wr_ptr_reg[9]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_temp[9]_i_8_n_0 ,\data_temp[9]_i_9_n_0 ,\data_temp[9]_i_10_n_0 ,\data_temp[9]_i_11_n_0 }),
        .O(\wr_ptr_reg[9] ),
        .S({\wr_ptr[9]_i_8_n_0 ,\wr_ptr[9]_i_9_n_0 ,\wr_ptr[9]_i_10_n_0 ,\wr_ptr[9]_i_11_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \wraddr[0]_i_3 
       (.I0(sof),
        .O(\wraddr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wraddr[0]_i_4 
       (.I0(sof),
        .I1(\wraddr_reg[9] [2]),
        .O(\wraddr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wraddr[0]_i_5 
       (.I0(sof),
        .I1(\wraddr_reg[9] [1]),
        .O(\wraddr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wraddr[0]_i_6 
       (.I0(sof),
        .I1(\wraddr_reg[9] [0]),
        .O(\wraddr[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wraddr[4]_i_3 
       (.I0(sof),
        .I1(\wraddr_reg[9] [4]),
        .O(\wraddr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wraddr[4]_i_4 
       (.I0(sof),
        .I1(\wraddr_reg[9] [3]),
        .O(\wraddr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wraddr[8]_i_4 
       (.I0(sof),
        .I1(\wraddr_reg[9] [5]),
        .O(\wraddr_reg[11] ));
  CARRY4 \wraddr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\wraddr_reg[0]_i_2_n_0 ,\wraddr_reg[0]_i_2_n_1 ,\wraddr_reg[0]_i_2_n_2 ,\wraddr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wraddr[0]_i_3_n_0 }),
        .O(\wraddr_reg[3] ),
        .S({\wraddr[0]_i_4_n_0 ,\wraddr[0]_i_5_n_0 ,\wraddr[0]_i_6_n_0 ,\wraddr_reg[0] }));
  CARRY4 \wraddr_reg[4]_i_1 
       (.CI(\wraddr_reg[0]_i_2_n_0 ),
        .CO({\wraddr_reg[11]_0 ,\wraddr_reg[4]_i_1_n_1 ,\wraddr_reg[4]_i_1_n_2 ,\wraddr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\wraddr_reg[7] ),
        .S({\wraddr_reg[7]_0 [1],\wraddr[4]_i_3_n_0 ,\wraddr[4]_i_4_n_0 ,\wraddr_reg[7]_0 [0]}));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    write_done_i_1
       (.I0(qwren7_out),
        .I1(OPB_ABus[3]),
        .I2(OPB_ABus[4]),
        .I3(\cod_data_addr_reg[31]_i_3_n_0 ),
        .I4(\cod_data_addr_reg[31]_i_2_n_0 ),
        .O(write_done13_out));
  FDCE write_done_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(write_done13_out),
        .Q(write_done_reg_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    \y_line_cnt[2]_i_15 
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[18]),
        .O(\y_line_cnt_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_20 
       (.I0(Q[31]),
        .O(\y_line_cnt[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_21 
       (.I0(Q[30]),
        .O(\y_line_cnt[2]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_22 
       (.I0(Q[29]),
        .O(\y_line_cnt[2]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_23 
       (.I0(Q[28]),
        .O(\y_line_cnt[2]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_24 
       (.I0(Q[27]),
        .O(\y_line_cnt[2]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_25 
       (.I0(Q[26]),
        .O(\y_line_cnt[2]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_26 
       (.I0(Q[25]),
        .O(\y_line_cnt[2]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_27 
       (.I0(Q[24]),
        .O(\y_line_cnt[2]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_28 
       (.I0(Q[23]),
        .O(\y_line_cnt[2]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_29 
       (.I0(Q[22]),
        .O(\y_line_cnt[2]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_30 
       (.I0(Q[21]),
        .O(\y_line_cnt[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_line_cnt[2]_i_31 
       (.I0(Q[20]),
        .O(\y_line_cnt[2]_i_31_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_16 
       (.CI(\y_line_cnt_reg[2]_i_17_n_0 ),
        .CO(\NLW_y_line_cnt_reg[2]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_line_cnt_reg[2]_i_16_O_UNCONNECTED [3:1],minusOp0_in[12]}),
        .S({1'b0,1'b0,1'b0,\y_line_cnt[2]_i_20_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_17 
       (.CI(\y_line_cnt_reg[2]_i_18_n_0 ),
        .CO({\y_line_cnt_reg[2]_i_17_n_0 ,\y_line_cnt_reg[2]_i_17_n_1 ,\y_line_cnt_reg[2]_i_17_n_2 ,\y_line_cnt_reg[2]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[30:27]),
        .O(minusOp0_in[11:8]),
        .S({\y_line_cnt[2]_i_21_n_0 ,\y_line_cnt[2]_i_22_n_0 ,\y_line_cnt[2]_i_23_n_0 ,\y_line_cnt[2]_i_24_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_18 
       (.CI(\y_line_cnt_reg[2]_i_19_n_0 ),
        .CO({\y_line_cnt_reg[2]_i_18_n_0 ,\y_line_cnt_reg[2]_i_18_n_1 ,\y_line_cnt_reg[2]_i_18_n_2 ,\y_line_cnt_reg[2]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O(minusOp0_in[7:4]),
        .S({\y_line_cnt[2]_i_25_n_0 ,\y_line_cnt[2]_i_26_n_0 ,\y_line_cnt[2]_i_27_n_0 ,\y_line_cnt[2]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_line_cnt_reg[2]_i_19 
       (.CI(1'b0),
        .CO({\y_line_cnt_reg[2]_i_19_n_0 ,\y_line_cnt_reg[2]_i_19_n_1 ,\y_line_cnt_reg[2]_i_19_n_2 ,\y_line_cnt_reg[2]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[22:20],1'b0}),
        .O(minusOp0_in[3:0]),
        .S({\y_line_cnt[2]_i_29_n_0 ,\y_line_cnt[2]_i_30_n_0 ,\y_line_cnt[2]_i_31_n_0 ,Q[19]}));
endmodule

module design_1_JpegEnc_0_0_Huffman
   (huf_rden,
    huf_ready,
    huf_buf_sel,
    bs_fifo_empty,
    fifo1_rd,
    fifo2_rd,
    E,
    \raddr_reg_reg[5] ,
    \latch_byte_reg[7] ,
    \U_FIFO_2/U_RAMF/mem_reg__0 ,
    out,
    \waddr_reg_reg[6] ,
    O411,
    O412,
    \waddr_reg_reg[6]_0 ,
    O413,
    CLK,
    RST,
    Q,
    huf_start,
    pb_start_o_reg,
    huf_rd_req_s_reg,
    huf_rd_req_s_reg_0,
    sof_reg,
    block_cnt0,
    fifo1_q,
    fifo2_q,
    huf_fifo_empty,
    empty_reg,
    empty_reg_reg,
    sof,
    bs_buf_sel,
    last_block_reg_i_11,
    \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ,
    \huf_sm_settings[cmp_idx] ,
    DOBDO,
    \U_FIFO_2/U_RAMF/mem_reg__0_0 );
  output huf_rden;
  output huf_ready;
  output huf_buf_sel;
  output bs_fifo_empty;
  output fifo1_rd;
  output fifo2_rd;
  output [0:0]E;
  output [0:0]\raddr_reg_reg[5] ;
  output [7:0]\latch_byte_reg[7] ;
  output [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  output [6:0]out;
  output [0:0]\waddr_reg_reg[6] ;
  output [6:0]O411;
  output [6:0]O412;
  output [0:0]\waddr_reg_reg[6]_0 ;
  output [6:0]O413;
  input CLK;
  input RST;
  input [31:0]Q;
  input huf_start;
  input pb_start_o_reg;
  input huf_rd_req_s_reg;
  input huf_rd_req_s_reg_0;
  input sof_reg;
  input block_cnt0;
  input [19:0]fifo1_q;
  input [19:0]fifo2_q;
  input huf_fifo_empty;
  input empty_reg;
  input empty_reg_reg;
  input sof;
  input bs_buf_sel;
  input last_block_reg_i_11;
  input \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  input [1:0]\huf_sm_settings[cmp_idx] ;
  input [7:0]DOBDO;
  input [7:0]\U_FIFO_2/U_RAMF/mem_reg__0_0 ;

  wire CLK;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  wire HFW_running;
  wire HFW_running_i_1_n_0;
  wire [6:0]O411;
  wire [6:0]O412;
  wire [6:0]O413;
  wire [31:0]Q;
  wire RST;
  wire U_AC_CR_ROM_n_0;
  wire U_AC_CR_ROM_n_10;
  wire U_AC_CR_ROM_n_11;
  wire U_AC_CR_ROM_n_12;
  wire U_AC_CR_ROM_n_13;
  wire U_AC_CR_ROM_n_14;
  wire U_AC_CR_ROM_n_15;
  wire U_AC_CR_ROM_n_16;
  wire U_AC_CR_ROM_n_17;
  wire U_AC_CR_ROM_n_18;
  wire U_AC_CR_ROM_n_19;
  wire U_AC_CR_ROM_n_20;
  wire U_AC_CR_ROM_n_21;
  wire U_AC_CR_ROM_n_22;
  wire U_AC_CR_ROM_n_23;
  wire U_AC_CR_ROM_n_24;
  wire U_AC_CR_ROM_n_25;
  wire U_AC_CR_ROM_n_26;
  wire U_AC_CR_ROM_n_4;
  wire U_AC_CR_ROM_n_5;
  wire U_AC_CR_ROM_n_6;
  wire U_AC_CR_ROM_n_7;
  wire U_AC_CR_ROM_n_8;
  wire U_AC_CR_ROM_n_9;
  wire U_DC_CR_ROM_n_0;
  wire U_DC_CR_ROM_n_1;
  wire U_DC_CR_ROM_n_10;
  wire U_DC_CR_ROM_n_11;
  wire U_DC_CR_ROM_n_12;
  wire U_DC_CR_ROM_n_2;
  wire U_DC_CR_ROM_n_3;
  wire U_DC_CR_ROM_n_4;
  wire U_DC_CR_ROM_n_5;
  wire U_DC_CR_ROM_n_6;
  wire U_DC_CR_ROM_n_7;
  wire U_DC_CR_ROM_n_8;
  wire U_DC_CR_ROM_n_9;
  wire U_DC_ROM_n_1;
  wire U_DC_ROM_n_10;
  wire U_DC_ROM_n_11;
  wire U_DC_ROM_n_12;
  wire U_DC_ROM_n_13;
  wire U_DC_ROM_n_2;
  wire U_DC_ROM_n_3;
  wire U_DC_ROM_n_4;
  wire U_DC_ROM_n_5;
  wire U_DC_ROM_n_6;
  wire U_DC_ROM_n_7;
  wire U_DC_ROM_n_8;
  wire U_DC_ROM_n_9;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0_0 ;
  wire [14:0]VLC;
  wire [12:0]VLC_AC;
  wire [4:0]VLC_AC_size;
  wire [3:3]VLC_DC;
  wire \VLC_size_reg[1]_rep__0_n_0 ;
  wire \VLC_size_reg[1]_rep_n_0 ;
  wire \VLC_size_reg[2]_rep__0_n_0 ;
  wire \VLC_size_reg[2]_rep_n_0 ;
  wire \VLC_size_reg[4]_rep__0_n_0 ;
  wire \VLC_size_reg[4]_rep__1_n_0 ;
  wire \VLC_size_reg[4]_rep__2_n_0 ;
  wire \VLC_size_reg[4]_rep_n_0 ;
  wire \VLC_size_reg_n_0_[0] ;
  wire \VLC_size_reg_n_0_[1] ;
  wire \VLC_size_reg_n_0_[2] ;
  wire \VLC_size_reg_n_0_[3] ;
  wire \VLC_size_reg_n_0_[4] ;
  wire [11:0]VLI_d1;
  wire [11:0]VLI_r;
  wire [3:0]VLI_size_d1;
  wire \VLI_size_d1_reg[1]_rep_n_0 ;
  wire \VLI_size_d1_reg[2]_rep__0_n_0 ;
  wire \VLI_size_d1_reg[2]_rep__1_n_0 ;
  wire \VLI_size_d1_reg[2]_rep_n_0 ;
  wire \VLI_size_d1_reg[3]_rep_n_0 ;
  wire [3:0]VLI_size_r;
  wire \bit_ptr[0]_i_1_n_0 ;
  wire \bit_ptr[0]_i_2_n_0 ;
  wire \bit_ptr[0]_rep_i_1__0_n_0 ;
  wire \bit_ptr[0]_rep_i_1_n_0 ;
  wire \bit_ptr[1]_i_1_n_0 ;
  wire \bit_ptr[1]_i_2_n_0 ;
  wire \bit_ptr[1]_i_3_n_0 ;
  wire \bit_ptr[1]_rep_i_1__0_n_0 ;
  wire \bit_ptr[1]_rep_i_1__1_n_0 ;
  wire \bit_ptr[1]_rep_i_1__2_n_0 ;
  wire \bit_ptr[1]_rep_i_1__3_n_0 ;
  wire \bit_ptr[1]_rep_i_1_n_0 ;
  wire \bit_ptr[2]_i_1_n_0 ;
  wire \bit_ptr[2]_i_2_n_0 ;
  wire \bit_ptr[2]_i_3_n_0 ;
  wire \bit_ptr[2]_i_4_n_0 ;
  wire \bit_ptr[2]_rep_i_1__0_n_0 ;
  wire \bit_ptr[2]_rep_i_1__1_n_0 ;
  wire \bit_ptr[2]_rep_i_1__2_n_0 ;
  wire \bit_ptr[2]_rep_i_1__3_n_0 ;
  wire \bit_ptr[2]_rep_i_1_n_0 ;
  wire \bit_ptr[3]_i_1_n_0 ;
  wire \bit_ptr[3]_i_2_n_0 ;
  wire \bit_ptr[3]_i_3_n_0 ;
  wire \bit_ptr[3]_i_4_n_0 ;
  wire \bit_ptr[3]_rep_i_1__0_n_0 ;
  wire \bit_ptr[3]_rep_i_1__1_n_0 ;
  wire \bit_ptr[3]_rep_i_1__2_n_0 ;
  wire \bit_ptr[3]_rep_i_1_n_0 ;
  wire \bit_ptr[4]_i_1_n_0 ;
  wire \bit_ptr[4]_i_2_n_0 ;
  wire \bit_ptr[4]_i_3_n_0 ;
  wire \bit_ptr[4]_i_4_n_0 ;
  wire \bit_ptr[4]_i_5_n_0 ;
  wire \bit_ptr[4]_i_6_n_0 ;
  wire \bit_ptr[4]_i_7_n_0 ;
  wire \bit_ptr_reg[0]_rep__0_n_0 ;
  wire \bit_ptr_reg[0]_rep_n_0 ;
  wire \bit_ptr_reg[1]_rep__0_n_0 ;
  wire \bit_ptr_reg[1]_rep__1_n_0 ;
  wire \bit_ptr_reg[1]_rep__2_n_0 ;
  wire \bit_ptr_reg[1]_rep__3_n_0 ;
  wire \bit_ptr_reg[1]_rep_n_0 ;
  wire \bit_ptr_reg[2]_rep__0_n_0 ;
  wire \bit_ptr_reg[2]_rep__1_n_0 ;
  wire \bit_ptr_reg[2]_rep__2_n_0 ;
  wire \bit_ptr_reg[2]_rep__3_n_0 ;
  wire \bit_ptr_reg[2]_rep_n_0 ;
  wire \bit_ptr_reg[3]_rep__0_n_0 ;
  wire \bit_ptr_reg[3]_rep__1_n_0 ;
  wire \bit_ptr_reg[3]_rep__2_n_0 ;
  wire \bit_ptr_reg[3]_rep_n_0 ;
  wire \bit_ptr_reg_n_0_[0] ;
  wire \bit_ptr_reg_n_0_[1] ;
  wire \bit_ptr_reg_n_0_[2] ;
  wire block_cnt0;
  wire \block_cnt[0]_i_4_n_0 ;
  wire [27:0]block_cnt_reg;
  wire \block_cnt_reg[0]_i_3_n_0 ;
  wire \block_cnt_reg[0]_i_3_n_1 ;
  wire \block_cnt_reg[0]_i_3_n_2 ;
  wire \block_cnt_reg[0]_i_3_n_3 ;
  wire \block_cnt_reg[0]_i_3_n_4 ;
  wire \block_cnt_reg[0]_i_3_n_5 ;
  wire \block_cnt_reg[0]_i_3_n_6 ;
  wire \block_cnt_reg[0]_i_3_n_7 ;
  wire \block_cnt_reg[12]_i_1_n_0 ;
  wire \block_cnt_reg[12]_i_1_n_1 ;
  wire \block_cnt_reg[12]_i_1_n_2 ;
  wire \block_cnt_reg[12]_i_1_n_3 ;
  wire \block_cnt_reg[12]_i_1_n_4 ;
  wire \block_cnt_reg[12]_i_1_n_5 ;
  wire \block_cnt_reg[12]_i_1_n_6 ;
  wire \block_cnt_reg[12]_i_1_n_7 ;
  wire \block_cnt_reg[16]_i_1_n_0 ;
  wire \block_cnt_reg[16]_i_1_n_1 ;
  wire \block_cnt_reg[16]_i_1_n_2 ;
  wire \block_cnt_reg[16]_i_1_n_3 ;
  wire \block_cnt_reg[16]_i_1_n_4 ;
  wire \block_cnt_reg[16]_i_1_n_5 ;
  wire \block_cnt_reg[16]_i_1_n_6 ;
  wire \block_cnt_reg[16]_i_1_n_7 ;
  wire \block_cnt_reg[20]_i_1_n_0 ;
  wire \block_cnt_reg[20]_i_1_n_1 ;
  wire \block_cnt_reg[20]_i_1_n_2 ;
  wire \block_cnt_reg[20]_i_1_n_3 ;
  wire \block_cnt_reg[20]_i_1_n_4 ;
  wire \block_cnt_reg[20]_i_1_n_5 ;
  wire \block_cnt_reg[20]_i_1_n_6 ;
  wire \block_cnt_reg[20]_i_1_n_7 ;
  wire \block_cnt_reg[24]_i_1_n_1 ;
  wire \block_cnt_reg[24]_i_1_n_2 ;
  wire \block_cnt_reg[24]_i_1_n_3 ;
  wire \block_cnt_reg[24]_i_1_n_4 ;
  wire \block_cnt_reg[24]_i_1_n_5 ;
  wire \block_cnt_reg[24]_i_1_n_6 ;
  wire \block_cnt_reg[24]_i_1_n_7 ;
  wire \block_cnt_reg[4]_i_1_n_0 ;
  wire \block_cnt_reg[4]_i_1_n_1 ;
  wire \block_cnt_reg[4]_i_1_n_2 ;
  wire \block_cnt_reg[4]_i_1_n_3 ;
  wire \block_cnt_reg[4]_i_1_n_4 ;
  wire \block_cnt_reg[4]_i_1_n_5 ;
  wire \block_cnt_reg[4]_i_1_n_6 ;
  wire \block_cnt_reg[4]_i_1_n_7 ;
  wire \block_cnt_reg[8]_i_1_n_0 ;
  wire \block_cnt_reg[8]_i_1_n_1 ;
  wire \block_cnt_reg[8]_i_1_n_2 ;
  wire \block_cnt_reg[8]_i_1_n_3 ;
  wire \block_cnt_reg[8]_i_1_n_4 ;
  wire \block_cnt_reg[8]_i_1_n_5 ;
  wire \block_cnt_reg[8]_i_1_n_6 ;
  wire \block_cnt_reg[8]_i_1_n_7 ;
  wire bs_buf_sel;
  wire bs_fifo_empty;
  wire d_val_d1;
  wire empty_reg;
  wire empty_reg_reg;
  wire [19:0]fifo1_q;
  wire fifo1_rd;
  wire [19:0]fifo2_q;
  wire fifo2_rd;
  wire [7:0]fifo_wbyte;
  wire \fifo_wbyte[0]_i_1_n_0 ;
  wire \fifo_wbyte[1]_i_1_n_0 ;
  wire \fifo_wbyte[2]_i_1_n_0 ;
  wire \fifo_wbyte[3]_i_1_n_0 ;
  wire \fifo_wbyte[4]_i_1_n_0 ;
  wire \fifo_wbyte[5]_i_1_n_0 ;
  wire \fifo_wbyte[6]_i_1_n_0 ;
  wire \fifo_wbyte[7]_i_1_n_0 ;
  wire fifo_wren_i_1_n_0;
  wire fifo_wren_reg_n_0;
  wire \fifo_wrt_cnt[0]_i_1_n_0 ;
  wire \fifo_wrt_cnt[1]_i_1_n_0 ;
  wire \fifo_wrt_cnt_reg_n_0_[0] ;
  wire \fifo_wrt_cnt_reg_n_0_[1] ;
  wire first_rle_word_i_1_n_0;
  wire first_rle_word_reg_n_0;
  wire g0_b10__19_n_0;
  wire g0_b11__19_n_0;
  wire g0_b12__19_n_0;
  wire g0_b13__19_n_0;
  wire g0_b14_n_0;
  wire g0_b21_n_0;
  wire g0_b22_n_0;
  wire g0_b7__19_n_0;
  wire g0_b8__19_n_0;
  wire g0_b9__19_n_0;
  wire g1_b13_n_0;
  wire g1_b14_n_0;
  wire g2_b13_n_0;
  wire g2_b14_n_0;
  wire g3_b13_n_0;
  wire g3_b14_n_0;
  wire [11:0]huf_amplitude;
  wire huf_buf_sel;
  wire huf_fifo_empty;
  wire huf_rd_req_s_reg;
  wire huf_rd_req_s_reg_0;
  wire huf_rden;
  wire huf_ready;
  wire [3:0]huf_runlength;
  wire [3:0]huf_size;
  wire [1:0]\huf_sm_settings[cmp_idx] ;
  wire huf_start;
  wire image_area_size0_n_100;
  wire image_area_size0_n_101;
  wire image_area_size0_n_102;
  wire image_area_size0_n_103;
  wire image_area_size0_n_104;
  wire image_area_size0_n_105;
  wire image_area_size0_n_74;
  wire image_area_size0_n_75;
  wire image_area_size0_n_76;
  wire image_area_size0_n_77;
  wire image_area_size0_n_78;
  wire image_area_size0_n_79;
  wire image_area_size0_n_80;
  wire image_area_size0_n_81;
  wire image_area_size0_n_82;
  wire image_area_size0_n_83;
  wire image_area_size0_n_84;
  wire image_area_size0_n_85;
  wire image_area_size0_n_86;
  wire image_area_size0_n_87;
  wire image_area_size0_n_88;
  wire image_area_size0_n_89;
  wire image_area_size0_n_90;
  wire image_area_size0_n_91;
  wire image_area_size0_n_92;
  wire image_area_size0_n_93;
  wire image_area_size0_n_94;
  wire image_area_size0_n_95;
  wire image_area_size0_n_96;
  wire image_area_size0_n_97;
  wire image_area_size0_n_98;
  wire image_area_size0_n_99;
  wire last_block;
  wire last_block_i_10_n_0;
  wire last_block_i_12_n_0;
  wire last_block_i_13_n_0;
  wire last_block_i_14_n_0;
  wire last_block_i_15_n_0;
  wire last_block_i_16_n_0;
  wire last_block_i_17_n_0;
  wire last_block_i_18_n_0;
  wire last_block_i_19_n_0;
  wire last_block_i_20_n_0;
  wire last_block_i_21_n_0;
  wire last_block_i_22_n_0;
  wire last_block_i_23_n_0;
  wire last_block_i_3_n_0;
  wire last_block_i_4_n_0;
  wire last_block_i_6_n_0;
  wire last_block_i_7_n_0;
  wire last_block_i_8_n_0;
  wire last_block_i_9_n_0;
  wire last_block_reg_i_11;
  wire last_block_reg_i_1_n_2;
  wire last_block_reg_i_1_n_3;
  wire last_block_reg_i_2_n_0;
  wire last_block_reg_i_2_n_1;
  wire last_block_reg_i_2_n_2;
  wire last_block_reg_i_2_n_3;
  wire last_block_reg_i_5_n_0;
  wire last_block_reg_i_5_n_1;
  wire last_block_reg_i_5_n_2;
  wire last_block_reg_i_5_n_3;
  wire [7:0]\latch_byte_reg[7] ;
  wire [1:0]num_fifo_wrs;
  wire [6:0]out;
  wire [22:19]p_1_in;
  wire [7:0]p_7_out;
  wire [7:0]pad_byte;
  wire \pad_byte[7]_i_1_n_0 ;
  wire pad_reg;
  wire pad_reg_i_1_n_0;
  wire pad_reg_i_2_n_0;
  wire pb_start_o_reg;
  wire [0:0]\raddr_reg_reg[5] ;
  wire rd_en_s_i_1_n_0;
  wire ready_HFW4_out;
  wire ready_HFW_reg_n_0;
  wire ready_pb_i_1__2_n_0;
  wire sof;
  wire sof_reg;
  wire start_pb_d1;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [0:0]\waddr_reg_reg[6] ;
  wire [0:0]\waddr_reg_reg[6]_0 ;
  wire \word_reg0_inferred__0/word_reg[0]_i_9_n_0 ;
  wire \word_reg0_inferred__0/word_reg[10]_i_15_n_0 ;
  wire \word_reg0_inferred__0/word_reg[10]_i_44_n_0 ;
  wire \word_reg0_inferred__0/word_reg[10]_i_45_n_0 ;
  wire \word_reg0_inferred__0/word_reg[11]_i_20_n_0 ;
  wire \word_reg0_inferred__0/word_reg[12]_i_12_n_0 ;
  wire \word_reg0_inferred__0/word_reg[13]_i_19_n_0 ;
  wire \word_reg0_inferred__0/word_reg[13]_i_20_n_0 ;
  wire \word_reg0_inferred__0/word_reg[14]_i_20_n_0 ;
  wire \word_reg0_inferred__0/word_reg[14]_i_61_n_0 ;
  wire \word_reg0_inferred__0/word_reg[14]_i_62_n_0 ;
  wire \word_reg0_inferred__0/word_reg[15]_i_39_n_0 ;
  wire \word_reg0_inferred__0/word_reg[15]_i_40_n_0 ;
  wire \word_reg0_inferred__0/word_reg[16]_i_11_n_0 ;
  wire \word_reg0_inferred__0/word_reg[16]_i_32_n_0 ;
  wire \word_reg0_inferred__0/word_reg[17]_i_20_n_0 ;
  wire \word_reg0_inferred__0/word_reg[17]_i_21_n_0 ;
  wire \word_reg0_inferred__0/word_reg[17]_i_49_n_0 ;
  wire \word_reg0_inferred__0/word_reg[18]_i_17_n_0 ;
  wire \word_reg0_inferred__0/word_reg[18]_i_18_n_0 ;
  wire \word_reg0_inferred__0/word_reg[18]_i_46_n_0 ;
  wire \word_reg0_inferred__0/word_reg[1]_i_13_n_0 ;
  wire \word_reg0_inferred__0/word_reg[1]_i_38_n_0 ;
  wire \word_reg0_inferred__0/word_reg[20]_i_15_n_0 ;
  wire \word_reg0_inferred__0/word_reg[21]_i_3_n_0 ;
  wire \word_reg0_inferred__0/word_reg[22]_i_3_n_0 ;
  wire \word_reg0_inferred__0/word_reg[22]_i_9_n_0 ;
  wire \word_reg0_inferred__0/word_reg[2]_i_11_n_0 ;
  wire \word_reg0_inferred__0/word_reg[2]_i_12_n_0 ;
  wire \word_reg0_inferred__0/word_reg[2]_i_31_n_0 ;
  wire \word_reg0_inferred__0/word_reg[2]_i_32_n_0 ;
  wire \word_reg0_inferred__0/word_reg[3]_i_16_n_0 ;
  wire \word_reg0_inferred__0/word_reg[4]_i_12_n_0 ;
  wire \word_reg0_inferred__0/word_reg[4]_i_36_n_0 ;
  wire \word_reg0_inferred__0/word_reg[5]_i_12_n_0 ;
  wire \word_reg0_inferred__0/word_reg[5]_i_13_n_0 ;
  wire \word_reg0_inferred__0/word_reg[6]_i_20_n_0 ;
  wire \word_reg0_inferred__0/word_reg[6]_i_57_n_0 ;
  wire \word_reg0_inferred__0/word_reg[6]_i_58_n_0 ;
  wire \word_reg0_inferred__0/word_reg[7]_i_12_n_0 ;
  wire \word_reg0_inferred__0/word_reg[8]_i_21_n_0 ;
  wire \word_reg0_inferred__0/word_reg[9]_i_15_n_0 ;
  wire \word_reg0_inferred__0/word_reg[9]_i_16_n_0 ;
  wire \word_reg[0]_i_10_n_0 ;
  wire \word_reg[0]_i_11_n_0 ;
  wire \word_reg[0]_i_13_n_0 ;
  wire \word_reg[0]_i_14_n_0 ;
  wire \word_reg[0]_i_15_n_0 ;
  wire \word_reg[0]_i_16_n_0 ;
  wire \word_reg[0]_i_17_n_0 ;
  wire \word_reg[0]_i_18_n_0 ;
  wire \word_reg[0]_i_19_n_0 ;
  wire \word_reg[0]_i_1_n_0 ;
  wire \word_reg[0]_i_20_n_0 ;
  wire \word_reg[0]_i_21_n_0 ;
  wire \word_reg[0]_i_22_n_0 ;
  wire \word_reg[0]_i_23_n_0 ;
  wire \word_reg[0]_i_24_n_0 ;
  wire \word_reg[0]_i_25_n_0 ;
  wire \word_reg[0]_i_26_n_0 ;
  wire \word_reg[0]_i_27_n_0 ;
  wire \word_reg[0]_i_28_n_0 ;
  wire \word_reg[0]_i_2_n_0 ;
  wire \word_reg[0]_i_3_n_0 ;
  wire \word_reg[0]_i_4_n_0 ;
  wire \word_reg[0]_i_5_n_0 ;
  wire \word_reg[0]_i_6_n_0 ;
  wire \word_reg[0]_i_7_n_0 ;
  wire \word_reg[0]_i_8_n_0 ;
  wire \word_reg[10]_i_10_n_0 ;
  wire \word_reg[10]_i_11_n_0 ;
  wire \word_reg[10]_i_12_n_0 ;
  wire \word_reg[10]_i_13_n_0 ;
  wire \word_reg[10]_i_14_n_0 ;
  wire \word_reg[10]_i_16_n_0 ;
  wire \word_reg[10]_i_17_n_0 ;
  wire \word_reg[10]_i_18_n_0 ;
  wire \word_reg[10]_i_19_n_0 ;
  wire \word_reg[10]_i_1_n_0 ;
  wire \word_reg[10]_i_20_n_0 ;
  wire \word_reg[10]_i_21_n_0 ;
  wire \word_reg[10]_i_22_n_0 ;
  wire \word_reg[10]_i_23_n_0 ;
  wire \word_reg[10]_i_24_n_0 ;
  wire \word_reg[10]_i_25_n_0 ;
  wire \word_reg[10]_i_26_n_0 ;
  wire \word_reg[10]_i_27_n_0 ;
  wire \word_reg[10]_i_28_n_0 ;
  wire \word_reg[10]_i_29_n_0 ;
  wire \word_reg[10]_i_2_n_0 ;
  wire \word_reg[10]_i_30_n_0 ;
  wire \word_reg[10]_i_31_n_0 ;
  wire \word_reg[10]_i_32_n_0 ;
  wire \word_reg[10]_i_33_n_0 ;
  wire \word_reg[10]_i_34_n_0 ;
  wire \word_reg[10]_i_35_n_0 ;
  wire \word_reg[10]_i_36_n_0 ;
  wire \word_reg[10]_i_37_n_0 ;
  wire \word_reg[10]_i_38_n_0 ;
  wire \word_reg[10]_i_39_n_0 ;
  wire \word_reg[10]_i_3_n_0 ;
  wire \word_reg[10]_i_40_n_0 ;
  wire \word_reg[10]_i_41_n_0 ;
  wire \word_reg[10]_i_42_n_0 ;
  wire \word_reg[10]_i_43_n_0 ;
  wire \word_reg[10]_i_46_n_0 ;
  wire \word_reg[10]_i_47_n_0 ;
  wire \word_reg[10]_i_48_n_0 ;
  wire \word_reg[10]_i_49_n_0 ;
  wire \word_reg[10]_i_4_n_0 ;
  wire \word_reg[10]_i_50_n_0 ;
  wire \word_reg[10]_i_51_n_0 ;
  wire \word_reg[10]_i_52_n_0 ;
  wire \word_reg[10]_i_53_n_0 ;
  wire \word_reg[10]_i_54_n_0 ;
  wire \word_reg[10]_i_55_n_0 ;
  wire \word_reg[10]_i_56_n_0 ;
  wire \word_reg[10]_i_57_n_0 ;
  wire \word_reg[10]_i_58_n_0 ;
  wire \word_reg[10]_i_59_n_0 ;
  wire \word_reg[10]_i_5_n_0 ;
  wire \word_reg[10]_i_60_n_0 ;
  wire \word_reg[10]_i_61_n_0 ;
  wire \word_reg[10]_i_62_n_0 ;
  wire \word_reg[10]_i_63_n_0 ;
  wire \word_reg[10]_i_64_n_0 ;
  wire \word_reg[10]_i_65_n_0 ;
  wire \word_reg[10]_i_66_n_0 ;
  wire \word_reg[10]_i_67_n_0 ;
  wire \word_reg[10]_i_68_n_0 ;
  wire \word_reg[10]_i_69_n_0 ;
  wire \word_reg[10]_i_6_n_0 ;
  wire \word_reg[10]_i_70_n_0 ;
  wire \word_reg[10]_i_71_n_0 ;
  wire \word_reg[10]_i_72_n_0 ;
  wire \word_reg[10]_i_73_n_0 ;
  wire \word_reg[10]_i_74_n_0 ;
  wire \word_reg[10]_i_75_n_0 ;
  wire \word_reg[10]_i_76_n_0 ;
  wire \word_reg[10]_i_77_n_0 ;
  wire \word_reg[10]_i_78_n_0 ;
  wire \word_reg[10]_i_79_n_0 ;
  wire \word_reg[10]_i_7_n_0 ;
  wire \word_reg[10]_i_80_n_0 ;
  wire \word_reg[10]_i_81_n_0 ;
  wire \word_reg[10]_i_82_n_0 ;
  wire \word_reg[10]_i_83_n_0 ;
  wire \word_reg[10]_i_84_n_0 ;
  wire \word_reg[10]_i_85_n_0 ;
  wire \word_reg[10]_i_86_n_0 ;
  wire \word_reg[10]_i_87_n_0 ;
  wire \word_reg[10]_i_88_n_0 ;
  wire \word_reg[10]_i_89_n_0 ;
  wire \word_reg[10]_i_8_n_0 ;
  wire \word_reg[10]_i_90_n_0 ;
  wire \word_reg[10]_i_9_n_0 ;
  wire \word_reg[11]_i_100_n_0 ;
  wire \word_reg[11]_i_101_n_0 ;
  wire \word_reg[11]_i_102_n_0 ;
  wire \word_reg[11]_i_103_n_0 ;
  wire \word_reg[11]_i_104_n_0 ;
  wire \word_reg[11]_i_105_n_0 ;
  wire \word_reg[11]_i_106_n_0 ;
  wire \word_reg[11]_i_107_n_0 ;
  wire \word_reg[11]_i_108_n_0 ;
  wire \word_reg[11]_i_109_n_0 ;
  wire \word_reg[11]_i_10_n_0 ;
  wire \word_reg[11]_i_110_n_0 ;
  wire \word_reg[11]_i_111_n_0 ;
  wire \word_reg[11]_i_112_n_0 ;
  wire \word_reg[11]_i_113_n_0 ;
  wire \word_reg[11]_i_114_n_0 ;
  wire \word_reg[11]_i_115_n_0 ;
  wire \word_reg[11]_i_116_n_0 ;
  wire \word_reg[11]_i_117_n_0 ;
  wire \word_reg[11]_i_118_n_0 ;
  wire \word_reg[11]_i_119_n_0 ;
  wire \word_reg[11]_i_11_n_0 ;
  wire \word_reg[11]_i_120_n_0 ;
  wire \word_reg[11]_i_121_n_0 ;
  wire \word_reg[11]_i_122_n_0 ;
  wire \word_reg[11]_i_123_n_0 ;
  wire \word_reg[11]_i_124_n_0 ;
  wire \word_reg[11]_i_125_n_0 ;
  wire \word_reg[11]_i_126_n_0 ;
  wire \word_reg[11]_i_127_n_0 ;
  wire \word_reg[11]_i_128_n_0 ;
  wire \word_reg[11]_i_129_n_0 ;
  wire \word_reg[11]_i_12_n_0 ;
  wire \word_reg[11]_i_130_n_0 ;
  wire \word_reg[11]_i_131_n_0 ;
  wire \word_reg[11]_i_132_n_0 ;
  wire \word_reg[11]_i_133_n_0 ;
  wire \word_reg[11]_i_134_n_0 ;
  wire \word_reg[11]_i_135_n_0 ;
  wire \word_reg[11]_i_136_n_0 ;
  wire \word_reg[11]_i_137_n_0 ;
  wire \word_reg[11]_i_138_n_0 ;
  wire \word_reg[11]_i_139_n_0 ;
  wire \word_reg[11]_i_13_n_0 ;
  wire \word_reg[11]_i_140_n_0 ;
  wire \word_reg[11]_i_141_n_0 ;
  wire \word_reg[11]_i_142_n_0 ;
  wire \word_reg[11]_i_14_n_0 ;
  wire \word_reg[11]_i_15_n_0 ;
  wire \word_reg[11]_i_16_n_0 ;
  wire \word_reg[11]_i_17_n_0 ;
  wire \word_reg[11]_i_18_n_0 ;
  wire \word_reg[11]_i_19_n_0 ;
  wire \word_reg[11]_i_1_n_0 ;
  wire \word_reg[11]_i_21_n_0 ;
  wire \word_reg[11]_i_22_n_0 ;
  wire \word_reg[11]_i_23_n_0 ;
  wire \word_reg[11]_i_24_n_0 ;
  wire \word_reg[11]_i_25_n_0 ;
  wire \word_reg[11]_i_26_n_0 ;
  wire \word_reg[11]_i_27_n_0 ;
  wire \word_reg[11]_i_28_n_0 ;
  wire \word_reg[11]_i_29_n_0 ;
  wire \word_reg[11]_i_2_n_0 ;
  wire \word_reg[11]_i_30_n_0 ;
  wire \word_reg[11]_i_31_n_0 ;
  wire \word_reg[11]_i_32_n_0 ;
  wire \word_reg[11]_i_33_n_0 ;
  wire \word_reg[11]_i_34_n_0 ;
  wire \word_reg[11]_i_35_n_0 ;
  wire \word_reg[11]_i_36_n_0 ;
  wire \word_reg[11]_i_37_n_0 ;
  wire \word_reg[11]_i_38_n_0 ;
  wire \word_reg[11]_i_39_n_0 ;
  wire \word_reg[11]_i_3_n_0 ;
  wire \word_reg[11]_i_40_n_0 ;
  wire \word_reg[11]_i_41_n_0 ;
  wire \word_reg[11]_i_42_n_0 ;
  wire \word_reg[11]_i_43_n_0 ;
  wire \word_reg[11]_i_44_n_0 ;
  wire \word_reg[11]_i_45_n_0 ;
  wire \word_reg[11]_i_46_n_0 ;
  wire \word_reg[11]_i_47_n_0 ;
  wire \word_reg[11]_i_48_n_0 ;
  wire \word_reg[11]_i_49_n_0 ;
  wire \word_reg[11]_i_4_n_0 ;
  wire \word_reg[11]_i_50_n_0 ;
  wire \word_reg[11]_i_51_n_0 ;
  wire \word_reg[11]_i_52_n_0 ;
  wire \word_reg[11]_i_53_n_0 ;
  wire \word_reg[11]_i_55_n_0 ;
  wire \word_reg[11]_i_56_n_0 ;
  wire \word_reg[11]_i_57_n_0 ;
  wire \word_reg[11]_i_58_n_0 ;
  wire \word_reg[11]_i_59_n_0 ;
  wire \word_reg[11]_i_5_n_0 ;
  wire \word_reg[11]_i_60_n_0 ;
  wire \word_reg[11]_i_61_n_0 ;
  wire \word_reg[11]_i_62_n_0 ;
  wire \word_reg[11]_i_63_n_0 ;
  wire \word_reg[11]_i_64_n_0 ;
  wire \word_reg[11]_i_65_n_0 ;
  wire \word_reg[11]_i_66_n_0 ;
  wire \word_reg[11]_i_67_n_0 ;
  wire \word_reg[11]_i_68_n_0 ;
  wire \word_reg[11]_i_69_n_0 ;
  wire \word_reg[11]_i_6_n_0 ;
  wire \word_reg[11]_i_70_n_0 ;
  wire \word_reg[11]_i_71_n_0 ;
  wire \word_reg[11]_i_72_n_0 ;
  wire \word_reg[11]_i_73_n_0 ;
  wire \word_reg[11]_i_74_n_0 ;
  wire \word_reg[11]_i_75_n_0 ;
  wire \word_reg[11]_i_76_n_0 ;
  wire \word_reg[11]_i_77_n_0 ;
  wire \word_reg[11]_i_78_n_0 ;
  wire \word_reg[11]_i_79_n_0 ;
  wire \word_reg[11]_i_7_n_0 ;
  wire \word_reg[11]_i_80_n_0 ;
  wire \word_reg[11]_i_81_n_0 ;
  wire \word_reg[11]_i_82_n_0 ;
  wire \word_reg[11]_i_83_n_0 ;
  wire \word_reg[11]_i_84_n_0 ;
  wire \word_reg[11]_i_85_n_0 ;
  wire \word_reg[11]_i_86_n_0 ;
  wire \word_reg[11]_i_87_n_0 ;
  wire \word_reg[11]_i_88_n_0 ;
  wire \word_reg[11]_i_89_n_0 ;
  wire \word_reg[11]_i_8_n_0 ;
  wire \word_reg[11]_i_90_n_0 ;
  wire \word_reg[11]_i_91_n_0 ;
  wire \word_reg[11]_i_92_n_0 ;
  wire \word_reg[11]_i_93_n_0 ;
  wire \word_reg[11]_i_94_n_0 ;
  wire \word_reg[11]_i_95_n_0 ;
  wire \word_reg[11]_i_96_n_0 ;
  wire \word_reg[11]_i_97_n_0 ;
  wire \word_reg[11]_i_98_n_0 ;
  wire \word_reg[11]_i_99_n_0 ;
  wire \word_reg[11]_i_9_n_0 ;
  wire \word_reg[12]_i_10_n_0 ;
  wire \word_reg[12]_i_11_n_0 ;
  wire \word_reg[12]_i_13_n_0 ;
  wire \word_reg[12]_i_14_n_0 ;
  wire \word_reg[12]_i_15_n_0 ;
  wire \word_reg[12]_i_16_n_0 ;
  wire \word_reg[12]_i_17_n_0 ;
  wire \word_reg[12]_i_18_n_0 ;
  wire \word_reg[12]_i_19_n_0 ;
  wire \word_reg[12]_i_1_n_0 ;
  wire \word_reg[12]_i_20_n_0 ;
  wire \word_reg[12]_i_21_n_0 ;
  wire \word_reg[12]_i_22_n_0 ;
  wire \word_reg[12]_i_23_n_0 ;
  wire \word_reg[12]_i_24_n_0 ;
  wire \word_reg[12]_i_25_n_0 ;
  wire \word_reg[12]_i_26_n_0 ;
  wire \word_reg[12]_i_27_n_0 ;
  wire \word_reg[12]_i_28_n_0 ;
  wire \word_reg[12]_i_29_n_0 ;
  wire \word_reg[12]_i_2_n_0 ;
  wire \word_reg[12]_i_30_n_0 ;
  wire \word_reg[12]_i_31_n_0 ;
  wire \word_reg[12]_i_32_n_0 ;
  wire \word_reg[12]_i_33_n_0 ;
  wire \word_reg[12]_i_34_n_0 ;
  wire \word_reg[12]_i_35_n_0 ;
  wire \word_reg[12]_i_36_n_0 ;
  wire \word_reg[12]_i_37_n_0 ;
  wire \word_reg[12]_i_38_n_0 ;
  wire \word_reg[12]_i_39_n_0 ;
  wire \word_reg[12]_i_3_n_0 ;
  wire \word_reg[12]_i_40_n_0 ;
  wire \word_reg[12]_i_41_n_0 ;
  wire \word_reg[12]_i_42_n_0 ;
  wire \word_reg[12]_i_43_n_0 ;
  wire \word_reg[12]_i_44_n_0 ;
  wire \word_reg[12]_i_45_n_0 ;
  wire \word_reg[12]_i_46_n_0 ;
  wire \word_reg[12]_i_47_n_0 ;
  wire \word_reg[12]_i_48_n_0 ;
  wire \word_reg[12]_i_49_n_0 ;
  wire \word_reg[12]_i_4_n_0 ;
  wire \word_reg[12]_i_50_n_0 ;
  wire \word_reg[12]_i_51_n_0 ;
  wire \word_reg[12]_i_52_n_0 ;
  wire \word_reg[12]_i_53_n_0 ;
  wire \word_reg[12]_i_54_n_0 ;
  wire \word_reg[12]_i_55_n_0 ;
  wire \word_reg[12]_i_56_n_0 ;
  wire \word_reg[12]_i_57_n_0 ;
  wire \word_reg[12]_i_58_n_0 ;
  wire \word_reg[12]_i_59_n_0 ;
  wire \word_reg[12]_i_5_n_0 ;
  wire \word_reg[12]_i_60_n_0 ;
  wire \word_reg[12]_i_61_n_0 ;
  wire \word_reg[12]_i_62_n_0 ;
  wire \word_reg[12]_i_63_n_0 ;
  wire \word_reg[12]_i_64_n_0 ;
  wire \word_reg[12]_i_65_n_0 ;
  wire \word_reg[12]_i_66_n_0 ;
  wire \word_reg[12]_i_67_n_0 ;
  wire \word_reg[12]_i_68_n_0 ;
  wire \word_reg[12]_i_69_n_0 ;
  wire \word_reg[12]_i_6_n_0 ;
  wire \word_reg[12]_i_70_n_0 ;
  wire \word_reg[12]_i_71_n_0 ;
  wire \word_reg[12]_i_72_n_0 ;
  wire \word_reg[12]_i_73_n_0 ;
  wire \word_reg[12]_i_74_n_0 ;
  wire \word_reg[12]_i_75_n_0 ;
  wire \word_reg[12]_i_76_n_0 ;
  wire \word_reg[12]_i_77_n_0 ;
  wire \word_reg[12]_i_78_n_0 ;
  wire \word_reg[12]_i_79_n_0 ;
  wire \word_reg[12]_i_7_n_0 ;
  wire \word_reg[12]_i_80_n_0 ;
  wire \word_reg[12]_i_81_n_0 ;
  wire \word_reg[12]_i_82_n_0 ;
  wire \word_reg[12]_i_83_n_0 ;
  wire \word_reg[12]_i_84_n_0 ;
  wire \word_reg[12]_i_85_n_0 ;
  wire \word_reg[12]_i_8_n_0 ;
  wire \word_reg[12]_i_9_n_0 ;
  wire \word_reg[13]_i_100_n_0 ;
  wire \word_reg[13]_i_101_n_0 ;
  wire \word_reg[13]_i_102_n_0 ;
  wire \word_reg[13]_i_103_n_0 ;
  wire \word_reg[13]_i_104_n_0 ;
  wire \word_reg[13]_i_105_n_0 ;
  wire \word_reg[13]_i_106_n_0 ;
  wire \word_reg[13]_i_107_n_0 ;
  wire \word_reg[13]_i_108_n_0 ;
  wire \word_reg[13]_i_109_n_0 ;
  wire \word_reg[13]_i_10_n_0 ;
  wire \word_reg[13]_i_110_n_0 ;
  wire \word_reg[13]_i_111_n_0 ;
  wire \word_reg[13]_i_112_n_0 ;
  wire \word_reg[13]_i_113_n_0 ;
  wire \word_reg[13]_i_114_n_0 ;
  wire \word_reg[13]_i_115_n_0 ;
  wire \word_reg[13]_i_116_n_0 ;
  wire \word_reg[13]_i_117_n_0 ;
  wire \word_reg[13]_i_118_n_0 ;
  wire \word_reg[13]_i_119_n_0 ;
  wire \word_reg[13]_i_11_n_0 ;
  wire \word_reg[13]_i_120_n_0 ;
  wire \word_reg[13]_i_121_n_0 ;
  wire \word_reg[13]_i_122_n_0 ;
  wire \word_reg[13]_i_123_n_0 ;
  wire \word_reg[13]_i_124_n_0 ;
  wire \word_reg[13]_i_125_n_0 ;
  wire \word_reg[13]_i_126_n_0 ;
  wire \word_reg[13]_i_127_n_0 ;
  wire \word_reg[13]_i_128_n_0 ;
  wire \word_reg[13]_i_129_n_0 ;
  wire \word_reg[13]_i_12_n_0 ;
  wire \word_reg[13]_i_130_n_0 ;
  wire \word_reg[13]_i_13_n_0 ;
  wire \word_reg[13]_i_14_n_0 ;
  wire \word_reg[13]_i_15_n_0 ;
  wire \word_reg[13]_i_16_n_0 ;
  wire \word_reg[13]_i_17_n_0 ;
  wire \word_reg[13]_i_18_n_0 ;
  wire \word_reg[13]_i_1_n_0 ;
  wire \word_reg[13]_i_21_n_0 ;
  wire \word_reg[13]_i_22_n_0 ;
  wire \word_reg[13]_i_23_n_0 ;
  wire \word_reg[13]_i_24_n_0 ;
  wire \word_reg[13]_i_25_n_0 ;
  wire \word_reg[13]_i_26_n_0 ;
  wire \word_reg[13]_i_27_n_0 ;
  wire \word_reg[13]_i_28_n_0 ;
  wire \word_reg[13]_i_29_n_0 ;
  wire \word_reg[13]_i_2_n_0 ;
  wire \word_reg[13]_i_30_n_0 ;
  wire \word_reg[13]_i_31_n_0 ;
  wire \word_reg[13]_i_32_n_0 ;
  wire \word_reg[13]_i_33_n_0 ;
  wire \word_reg[13]_i_34_n_0 ;
  wire \word_reg[13]_i_35_n_0 ;
  wire \word_reg[13]_i_36_n_0 ;
  wire \word_reg[13]_i_37_n_0 ;
  wire \word_reg[13]_i_38_n_0 ;
  wire \word_reg[13]_i_39_n_0 ;
  wire \word_reg[13]_i_3_n_0 ;
  wire \word_reg[13]_i_40_n_0 ;
  wire \word_reg[13]_i_41_n_0 ;
  wire \word_reg[13]_i_42_n_0 ;
  wire \word_reg[13]_i_43_n_0 ;
  wire \word_reg[13]_i_44_n_0 ;
  wire \word_reg[13]_i_45_n_0 ;
  wire \word_reg[13]_i_46_n_0 ;
  wire \word_reg[13]_i_47_n_0 ;
  wire \word_reg[13]_i_48_n_0 ;
  wire \word_reg[13]_i_49_n_0 ;
  wire \word_reg[13]_i_4_n_0 ;
  wire \word_reg[13]_i_50_n_0 ;
  wire \word_reg[13]_i_51_n_0 ;
  wire \word_reg[13]_i_52_n_0 ;
  wire \word_reg[13]_i_53_n_0 ;
  wire \word_reg[13]_i_54_n_0 ;
  wire \word_reg[13]_i_55_n_0 ;
  wire \word_reg[13]_i_56_n_0 ;
  wire \word_reg[13]_i_57_n_0 ;
  wire \word_reg[13]_i_58_n_0 ;
  wire \word_reg[13]_i_59_n_0 ;
  wire \word_reg[13]_i_5_n_0 ;
  wire \word_reg[13]_i_60_n_0 ;
  wire \word_reg[13]_i_61_n_0 ;
  wire \word_reg[13]_i_62_n_0 ;
  wire \word_reg[13]_i_63_n_0 ;
  wire \word_reg[13]_i_64_n_0 ;
  wire \word_reg[13]_i_65_n_0 ;
  wire \word_reg[13]_i_66_n_0 ;
  wire \word_reg[13]_i_67_n_0 ;
  wire \word_reg[13]_i_68_n_0 ;
  wire \word_reg[13]_i_69_n_0 ;
  wire \word_reg[13]_i_6_n_0 ;
  wire \word_reg[13]_i_70_n_0 ;
  wire \word_reg[13]_i_71_n_0 ;
  wire \word_reg[13]_i_72_n_0 ;
  wire \word_reg[13]_i_73_n_0 ;
  wire \word_reg[13]_i_74_n_0 ;
  wire \word_reg[13]_i_75_n_0 ;
  wire \word_reg[13]_i_76_n_0 ;
  wire \word_reg[13]_i_77_n_0 ;
  wire \word_reg[13]_i_78_n_0 ;
  wire \word_reg[13]_i_79_n_0 ;
  wire \word_reg[13]_i_7_n_0 ;
  wire \word_reg[13]_i_80_n_0 ;
  wire \word_reg[13]_i_81_n_0 ;
  wire \word_reg[13]_i_82_n_0 ;
  wire \word_reg[13]_i_83_n_0 ;
  wire \word_reg[13]_i_84_n_0 ;
  wire \word_reg[13]_i_85_n_0 ;
  wire \word_reg[13]_i_86_n_0 ;
  wire \word_reg[13]_i_87_n_0 ;
  wire \word_reg[13]_i_88_n_0 ;
  wire \word_reg[13]_i_89_n_0 ;
  wire \word_reg[13]_i_8_n_0 ;
  wire \word_reg[13]_i_90_n_0 ;
  wire \word_reg[13]_i_91_n_0 ;
  wire \word_reg[13]_i_92_n_0 ;
  wire \word_reg[13]_i_93_n_0 ;
  wire \word_reg[13]_i_94_n_0 ;
  wire \word_reg[13]_i_95_n_0 ;
  wire \word_reg[13]_i_96_n_0 ;
  wire \word_reg[13]_i_97_n_0 ;
  wire \word_reg[13]_i_98_n_0 ;
  wire \word_reg[13]_i_99_n_0 ;
  wire \word_reg[14]_i_100_n_0 ;
  wire \word_reg[14]_i_101_n_0 ;
  wire \word_reg[14]_i_102_n_0 ;
  wire \word_reg[14]_i_103_n_0 ;
  wire \word_reg[14]_i_104_n_0 ;
  wire \word_reg[14]_i_105_n_0 ;
  wire \word_reg[14]_i_106_n_0 ;
  wire \word_reg[14]_i_107_n_0 ;
  wire \word_reg[14]_i_108_n_0 ;
  wire \word_reg[14]_i_109_n_0 ;
  wire \word_reg[14]_i_10_n_0 ;
  wire \word_reg[14]_i_110_n_0 ;
  wire \word_reg[14]_i_111_n_0 ;
  wire \word_reg[14]_i_112_n_0 ;
  wire \word_reg[14]_i_113_n_0 ;
  wire \word_reg[14]_i_114_n_0 ;
  wire \word_reg[14]_i_115_n_0 ;
  wire \word_reg[14]_i_116_n_0 ;
  wire \word_reg[14]_i_117_n_0 ;
  wire \word_reg[14]_i_118_n_0 ;
  wire \word_reg[14]_i_119_n_0 ;
  wire \word_reg[14]_i_11_n_0 ;
  wire \word_reg[14]_i_120_n_0 ;
  wire \word_reg[14]_i_121_n_0 ;
  wire \word_reg[14]_i_122_n_0 ;
  wire \word_reg[14]_i_123_n_0 ;
  wire \word_reg[14]_i_124_n_0 ;
  wire \word_reg[14]_i_12_n_0 ;
  wire \word_reg[14]_i_13_n_0 ;
  wire \word_reg[14]_i_14_n_0 ;
  wire \word_reg[14]_i_15_n_0 ;
  wire \word_reg[14]_i_16_n_0 ;
  wire \word_reg[14]_i_17_n_0 ;
  wire \word_reg[14]_i_18_n_0 ;
  wire \word_reg[14]_i_19_n_0 ;
  wire \word_reg[14]_i_1_n_0 ;
  wire \word_reg[14]_i_21_n_0 ;
  wire \word_reg[14]_i_22_n_0 ;
  wire \word_reg[14]_i_23_n_0 ;
  wire \word_reg[14]_i_24_n_0 ;
  wire \word_reg[14]_i_25_n_0 ;
  wire \word_reg[14]_i_26_n_0 ;
  wire \word_reg[14]_i_27_n_0 ;
  wire \word_reg[14]_i_28_n_0 ;
  wire \word_reg[14]_i_29_n_0 ;
  wire \word_reg[14]_i_2_n_0 ;
  wire \word_reg[14]_i_30_n_0 ;
  wire \word_reg[14]_i_31_n_0 ;
  wire \word_reg[14]_i_32_n_0 ;
  wire \word_reg[14]_i_33_n_0 ;
  wire \word_reg[14]_i_34_n_0 ;
  wire \word_reg[14]_i_35_n_0 ;
  wire \word_reg[14]_i_36_n_0 ;
  wire \word_reg[14]_i_37_n_0 ;
  wire \word_reg[14]_i_38_n_0 ;
  wire \word_reg[14]_i_39_n_0 ;
  wire \word_reg[14]_i_3_n_0 ;
  wire \word_reg[14]_i_40_n_0 ;
  wire \word_reg[14]_i_41_n_0 ;
  wire \word_reg[14]_i_42_n_0 ;
  wire \word_reg[14]_i_43_n_0 ;
  wire \word_reg[14]_i_44_n_0 ;
  wire \word_reg[14]_i_45_n_0 ;
  wire \word_reg[14]_i_46_n_0 ;
  wire \word_reg[14]_i_47_n_0 ;
  wire \word_reg[14]_i_48_n_0 ;
  wire \word_reg[14]_i_49_n_0 ;
  wire \word_reg[14]_i_4_n_0 ;
  wire \word_reg[14]_i_50_n_0 ;
  wire \word_reg[14]_i_51_n_0 ;
  wire \word_reg[14]_i_53_n_0 ;
  wire \word_reg[14]_i_54_n_0 ;
  wire \word_reg[14]_i_55_n_0 ;
  wire \word_reg[14]_i_56_n_0 ;
  wire \word_reg[14]_i_57_n_0 ;
  wire \word_reg[14]_i_59_n_0 ;
  wire \word_reg[14]_i_5_n_0 ;
  wire \word_reg[14]_i_60_n_0 ;
  wire \word_reg[14]_i_63_n_0 ;
  wire \word_reg[14]_i_64_n_0 ;
  wire \word_reg[14]_i_65_n_0 ;
  wire \word_reg[14]_i_66_n_0 ;
  wire \word_reg[14]_i_67_n_0 ;
  wire \word_reg[14]_i_68_n_0 ;
  wire \word_reg[14]_i_69_n_0 ;
  wire \word_reg[14]_i_6_n_0 ;
  wire \word_reg[14]_i_70_n_0 ;
  wire \word_reg[14]_i_71_n_0 ;
  wire \word_reg[14]_i_72_n_0 ;
  wire \word_reg[14]_i_73_n_0 ;
  wire \word_reg[14]_i_74_n_0 ;
  wire \word_reg[14]_i_75_n_0 ;
  wire \word_reg[14]_i_76_n_0 ;
  wire \word_reg[14]_i_77_n_0 ;
  wire \word_reg[14]_i_78_n_0 ;
  wire \word_reg[14]_i_79_n_0 ;
  wire \word_reg[14]_i_7_n_0 ;
  wire \word_reg[14]_i_80_n_0 ;
  wire \word_reg[14]_i_81_n_0 ;
  wire \word_reg[14]_i_82_n_0 ;
  wire \word_reg[14]_i_83_n_0 ;
  wire \word_reg[14]_i_84_n_0 ;
  wire \word_reg[14]_i_85_n_0 ;
  wire \word_reg[14]_i_86_n_0 ;
  wire \word_reg[14]_i_87_n_0 ;
  wire \word_reg[14]_i_88_n_0 ;
  wire \word_reg[14]_i_89_n_0 ;
  wire \word_reg[14]_i_8_n_0 ;
  wire \word_reg[14]_i_90_n_0 ;
  wire \word_reg[14]_i_91_n_0 ;
  wire \word_reg[14]_i_92_n_0 ;
  wire \word_reg[14]_i_93_n_0 ;
  wire \word_reg[14]_i_94_n_0 ;
  wire \word_reg[14]_i_95_n_0 ;
  wire \word_reg[14]_i_96_n_0 ;
  wire \word_reg[14]_i_97_n_0 ;
  wire \word_reg[14]_i_98_n_0 ;
  wire \word_reg[14]_i_99_n_0 ;
  wire \word_reg[14]_i_9_n_0 ;
  wire \word_reg[15]_i_10_n_0 ;
  wire \word_reg[15]_i_11_n_0 ;
  wire \word_reg[15]_i_12_n_0 ;
  wire \word_reg[15]_i_13_n_0 ;
  wire \word_reg[15]_i_14_n_0 ;
  wire \word_reg[15]_i_15_n_0 ;
  wire \word_reg[15]_i_16_n_0 ;
  wire \word_reg[15]_i_17_n_0 ;
  wire \word_reg[15]_i_18_n_0 ;
  wire \word_reg[15]_i_19_n_0 ;
  wire \word_reg[15]_i_1_n_0 ;
  wire \word_reg[15]_i_20_n_0 ;
  wire \word_reg[15]_i_21_n_0 ;
  wire \word_reg[15]_i_22_n_0 ;
  wire \word_reg[15]_i_23_n_0 ;
  wire \word_reg[15]_i_24_n_0 ;
  wire \word_reg[15]_i_25_n_0 ;
  wire \word_reg[15]_i_26_n_0 ;
  wire \word_reg[15]_i_27_n_0 ;
  wire \word_reg[15]_i_28_n_0 ;
  wire \word_reg[15]_i_29_n_0 ;
  wire \word_reg[15]_i_2_n_0 ;
  wire \word_reg[15]_i_30_n_0 ;
  wire \word_reg[15]_i_31_n_0 ;
  wire \word_reg[15]_i_32_n_0 ;
  wire \word_reg[15]_i_33_n_0 ;
  wire \word_reg[15]_i_34_n_0 ;
  wire \word_reg[15]_i_35_n_0 ;
  wire \word_reg[15]_i_36_n_0 ;
  wire \word_reg[15]_i_37_n_0 ;
  wire \word_reg[15]_i_38_n_0 ;
  wire \word_reg[15]_i_3_n_0 ;
  wire \word_reg[15]_i_41_n_0 ;
  wire \word_reg[15]_i_42_n_0 ;
  wire \word_reg[15]_i_43_n_0 ;
  wire \word_reg[15]_i_44_n_0 ;
  wire \word_reg[15]_i_45_n_0 ;
  wire \word_reg[15]_i_46_n_0 ;
  wire \word_reg[15]_i_47_n_0 ;
  wire \word_reg[15]_i_48_n_0 ;
  wire \word_reg[15]_i_49_n_0 ;
  wire \word_reg[15]_i_4_n_0 ;
  wire \word_reg[15]_i_50_n_0 ;
  wire \word_reg[15]_i_51_n_0 ;
  wire \word_reg[15]_i_52_n_0 ;
  wire \word_reg[15]_i_53_n_0 ;
  wire \word_reg[15]_i_54_n_0 ;
  wire \word_reg[15]_i_55_n_0 ;
  wire \word_reg[15]_i_56_n_0 ;
  wire \word_reg[15]_i_57_n_0 ;
  wire \word_reg[15]_i_58_n_0 ;
  wire \word_reg[15]_i_59_n_0 ;
  wire \word_reg[15]_i_5_n_0 ;
  wire \word_reg[15]_i_60_n_0 ;
  wire \word_reg[15]_i_61_n_0 ;
  wire \word_reg[15]_i_62_n_0 ;
  wire \word_reg[15]_i_6_n_0 ;
  wire \word_reg[15]_i_7_n_0 ;
  wire \word_reg[15]_i_8_n_0 ;
  wire \word_reg[15]_i_9_n_0 ;
  wire \word_reg[16]_i_10_n_0 ;
  wire \word_reg[16]_i_12_n_0 ;
  wire \word_reg[16]_i_13_n_0 ;
  wire \word_reg[16]_i_14_n_0 ;
  wire \word_reg[16]_i_15_n_0 ;
  wire \word_reg[16]_i_16_n_0 ;
  wire \word_reg[16]_i_17_n_0 ;
  wire \word_reg[16]_i_18_n_0 ;
  wire \word_reg[16]_i_19_n_0 ;
  wire \word_reg[16]_i_1_n_0 ;
  wire \word_reg[16]_i_20_n_0 ;
  wire \word_reg[16]_i_21_n_0 ;
  wire \word_reg[16]_i_22_n_0 ;
  wire \word_reg[16]_i_23_n_0 ;
  wire \word_reg[16]_i_24_n_0 ;
  wire \word_reg[16]_i_25_n_0 ;
  wire \word_reg[16]_i_26_n_0 ;
  wire \word_reg[16]_i_27_n_0 ;
  wire \word_reg[16]_i_28_n_0 ;
  wire \word_reg[16]_i_29_n_0 ;
  wire \word_reg[16]_i_2_n_0 ;
  wire \word_reg[16]_i_30_n_0 ;
  wire \word_reg[16]_i_31_n_0 ;
  wire \word_reg[16]_i_33_n_0 ;
  wire \word_reg[16]_i_34_n_0 ;
  wire \word_reg[16]_i_35_n_0 ;
  wire \word_reg[16]_i_36_n_0 ;
  wire \word_reg[16]_i_37_n_0 ;
  wire \word_reg[16]_i_38_n_0 ;
  wire \word_reg[16]_i_39_n_0 ;
  wire \word_reg[16]_i_3_n_0 ;
  wire \word_reg[16]_i_40_n_0 ;
  wire \word_reg[16]_i_41_n_0 ;
  wire \word_reg[16]_i_42_n_0 ;
  wire \word_reg[16]_i_43_n_0 ;
  wire \word_reg[16]_i_44_n_0 ;
  wire \word_reg[16]_i_45_n_0 ;
  wire \word_reg[16]_i_46_n_0 ;
  wire \word_reg[16]_i_47_n_0 ;
  wire \word_reg[16]_i_48_n_0 ;
  wire \word_reg[16]_i_49_n_0 ;
  wire \word_reg[16]_i_4_n_0 ;
  wire \word_reg[16]_i_50_n_0 ;
  wire \word_reg[16]_i_51_n_0 ;
  wire \word_reg[16]_i_52_n_0 ;
  wire \word_reg[16]_i_53_n_0 ;
  wire \word_reg[16]_i_54_n_0 ;
  wire \word_reg[16]_i_55_n_0 ;
  wire \word_reg[16]_i_56_n_0 ;
  wire \word_reg[16]_i_57_n_0 ;
  wire \word_reg[16]_i_58_n_0 ;
  wire \word_reg[16]_i_59_n_0 ;
  wire \word_reg[16]_i_5_n_0 ;
  wire \word_reg[16]_i_60_n_0 ;
  wire \word_reg[16]_i_61_n_0 ;
  wire \word_reg[16]_i_62_n_0 ;
  wire \word_reg[16]_i_63_n_0 ;
  wire \word_reg[16]_i_64_n_0 ;
  wire \word_reg[16]_i_65_n_0 ;
  wire \word_reg[16]_i_66_n_0 ;
  wire \word_reg[16]_i_67_n_0 ;
  wire \word_reg[16]_i_68_n_0 ;
  wire \word_reg[16]_i_69_n_0 ;
  wire \word_reg[16]_i_6_n_0 ;
  wire \word_reg[16]_i_70_n_0 ;
  wire \word_reg[16]_i_71_n_0 ;
  wire \word_reg[16]_i_72_n_0 ;
  wire \word_reg[16]_i_73_n_0 ;
  wire \word_reg[16]_i_74_n_0 ;
  wire \word_reg[16]_i_75_n_0 ;
  wire \word_reg[16]_i_76_n_0 ;
  wire \word_reg[16]_i_77_n_0 ;
  wire \word_reg[16]_i_78_n_0 ;
  wire \word_reg[16]_i_79_n_0 ;
  wire \word_reg[16]_i_7_n_0 ;
  wire \word_reg[16]_i_80_n_0 ;
  wire \word_reg[16]_i_81_n_0 ;
  wire \word_reg[16]_i_8_n_0 ;
  wire \word_reg[16]_i_9_n_0 ;
  wire \word_reg[17]_i_10_n_0 ;
  wire \word_reg[17]_i_11_n_0 ;
  wire \word_reg[17]_i_12_n_0 ;
  wire \word_reg[17]_i_13_n_0 ;
  wire \word_reg[17]_i_14_n_0 ;
  wire \word_reg[17]_i_15_n_0 ;
  wire \word_reg[17]_i_16_n_0 ;
  wire \word_reg[17]_i_17_n_0 ;
  wire \word_reg[17]_i_18_n_0 ;
  wire \word_reg[17]_i_19_n_0 ;
  wire \word_reg[17]_i_1_n_0 ;
  wire \word_reg[17]_i_22_n_0 ;
  wire \word_reg[17]_i_23_n_0 ;
  wire \word_reg[17]_i_24_n_0 ;
  wire \word_reg[17]_i_25_n_0 ;
  wire \word_reg[17]_i_26_n_0 ;
  wire \word_reg[17]_i_27_n_0 ;
  wire \word_reg[17]_i_28_n_0 ;
  wire \word_reg[17]_i_29_n_0 ;
  wire \word_reg[17]_i_2_n_0 ;
  wire \word_reg[17]_i_30_n_0 ;
  wire \word_reg[17]_i_31_n_0 ;
  wire \word_reg[17]_i_32_n_0 ;
  wire \word_reg[17]_i_33_n_0 ;
  wire \word_reg[17]_i_34_n_0 ;
  wire \word_reg[17]_i_35_n_0 ;
  wire \word_reg[17]_i_36_n_0 ;
  wire \word_reg[17]_i_37_n_0 ;
  wire \word_reg[17]_i_38_n_0 ;
  wire \word_reg[17]_i_39_n_0 ;
  wire \word_reg[17]_i_3_n_0 ;
  wire \word_reg[17]_i_40_n_0 ;
  wire \word_reg[17]_i_41_n_0 ;
  wire \word_reg[17]_i_42_n_0 ;
  wire \word_reg[17]_i_43_n_0 ;
  wire \word_reg[17]_i_44_n_0 ;
  wire \word_reg[17]_i_45_n_0 ;
  wire \word_reg[17]_i_46_n_0 ;
  wire \word_reg[17]_i_47_n_0 ;
  wire \word_reg[17]_i_48_n_0 ;
  wire \word_reg[17]_i_4_n_0 ;
  wire \word_reg[17]_i_50_n_0 ;
  wire \word_reg[17]_i_51_n_0 ;
  wire \word_reg[17]_i_52_n_0 ;
  wire \word_reg[17]_i_53_n_0 ;
  wire \word_reg[17]_i_54_n_0 ;
  wire \word_reg[17]_i_55_n_0 ;
  wire \word_reg[17]_i_56_n_0 ;
  wire \word_reg[17]_i_57_n_0 ;
  wire \word_reg[17]_i_58_n_0 ;
  wire \word_reg[17]_i_59_n_0 ;
  wire \word_reg[17]_i_5_n_0 ;
  wire \word_reg[17]_i_60_n_0 ;
  wire \word_reg[17]_i_61_n_0 ;
  wire \word_reg[17]_i_62_n_0 ;
  wire \word_reg[17]_i_63_n_0 ;
  wire \word_reg[17]_i_64_n_0 ;
  wire \word_reg[17]_i_65_n_0 ;
  wire \word_reg[17]_i_66_n_0 ;
  wire \word_reg[17]_i_67_n_0 ;
  wire \word_reg[17]_i_68_n_0 ;
  wire \word_reg[17]_i_69_n_0 ;
  wire \word_reg[17]_i_6_n_0 ;
  wire \word_reg[17]_i_70_n_0 ;
  wire \word_reg[17]_i_71_n_0 ;
  wire \word_reg[17]_i_72_n_0 ;
  wire \word_reg[17]_i_73_n_0 ;
  wire \word_reg[17]_i_7_n_0 ;
  wire \word_reg[17]_i_8_n_0 ;
  wire \word_reg[17]_i_9_n_0 ;
  wire \word_reg[18]_i_10_n_0 ;
  wire \word_reg[18]_i_11_n_0 ;
  wire \word_reg[18]_i_12_n_0 ;
  wire \word_reg[18]_i_13_n_0 ;
  wire \word_reg[18]_i_14_n_0 ;
  wire \word_reg[18]_i_15_n_0 ;
  wire \word_reg[18]_i_16_n_0 ;
  wire \word_reg[18]_i_19_n_0 ;
  wire \word_reg[18]_i_1_n_0 ;
  wire \word_reg[18]_i_20_n_0 ;
  wire \word_reg[18]_i_21_n_0 ;
  wire \word_reg[18]_i_22_n_0 ;
  wire \word_reg[18]_i_23_n_0 ;
  wire \word_reg[18]_i_24_n_0 ;
  wire \word_reg[18]_i_25_n_0 ;
  wire \word_reg[18]_i_26_n_0 ;
  wire \word_reg[18]_i_27_n_0 ;
  wire \word_reg[18]_i_28_n_0 ;
  wire \word_reg[18]_i_29_n_0 ;
  wire \word_reg[18]_i_2_n_0 ;
  wire \word_reg[18]_i_30_n_0 ;
  wire \word_reg[18]_i_31_n_0 ;
  wire \word_reg[18]_i_32_n_0 ;
  wire \word_reg[18]_i_33_n_0 ;
  wire \word_reg[18]_i_34_n_0 ;
  wire \word_reg[18]_i_35_n_0 ;
  wire \word_reg[18]_i_36_n_0 ;
  wire \word_reg[18]_i_37_n_0 ;
  wire \word_reg[18]_i_38_n_0 ;
  wire \word_reg[18]_i_39_n_0 ;
  wire \word_reg[18]_i_3_n_0 ;
  wire \word_reg[18]_i_40_n_0 ;
  wire \word_reg[18]_i_41_n_0 ;
  wire \word_reg[18]_i_42_n_0 ;
  wire \word_reg[18]_i_43_n_0 ;
  wire \word_reg[18]_i_44_n_0 ;
  wire \word_reg[18]_i_45_n_0 ;
  wire \word_reg[18]_i_47_n_0 ;
  wire \word_reg[18]_i_48_n_0 ;
  wire \word_reg[18]_i_49_n_0 ;
  wire \word_reg[18]_i_4_n_0 ;
  wire \word_reg[18]_i_50_n_0 ;
  wire \word_reg[18]_i_51_n_0 ;
  wire \word_reg[18]_i_52_n_0 ;
  wire \word_reg[18]_i_53_n_0 ;
  wire \word_reg[18]_i_54_n_0 ;
  wire \word_reg[18]_i_55_n_0 ;
  wire \word_reg[18]_i_56_n_0 ;
  wire \word_reg[18]_i_57_n_0 ;
  wire \word_reg[18]_i_58_n_0 ;
  wire \word_reg[18]_i_59_n_0 ;
  wire \word_reg[18]_i_5_n_0 ;
  wire \word_reg[18]_i_60_n_0 ;
  wire \word_reg[18]_i_61_n_0 ;
  wire \word_reg[18]_i_62_n_0 ;
  wire \word_reg[18]_i_63_n_0 ;
  wire \word_reg[18]_i_64_n_0 ;
  wire \word_reg[18]_i_65_n_0 ;
  wire \word_reg[18]_i_66_n_0 ;
  wire \word_reg[18]_i_67_n_0 ;
  wire \word_reg[18]_i_68_n_0 ;
  wire \word_reg[18]_i_69_n_0 ;
  wire \word_reg[18]_i_6_n_0 ;
  wire \word_reg[18]_i_70_n_0 ;
  wire \word_reg[18]_i_7_n_0 ;
  wire \word_reg[18]_i_8_n_0 ;
  wire \word_reg[18]_i_9_n_0 ;
  wire \word_reg[19]_i_10_n_0 ;
  wire \word_reg[19]_i_11_n_0 ;
  wire \word_reg[19]_i_12_n_0 ;
  wire \word_reg[19]_i_13_n_0 ;
  wire \word_reg[19]_i_14_n_0 ;
  wire \word_reg[19]_i_15_n_0 ;
  wire \word_reg[19]_i_16_n_0 ;
  wire \word_reg[19]_i_17_n_0 ;
  wire \word_reg[19]_i_18_n_0 ;
  wire \word_reg[19]_i_19_n_0 ;
  wire \word_reg[19]_i_1_n_0 ;
  wire \word_reg[19]_i_20_n_0 ;
  wire \word_reg[19]_i_21_n_0 ;
  wire \word_reg[19]_i_3_n_0 ;
  wire \word_reg[19]_i_4_n_0 ;
  wire \word_reg[19]_i_5_n_0 ;
  wire \word_reg[19]_i_6_n_0 ;
  wire \word_reg[19]_i_7_n_0 ;
  wire \word_reg[19]_i_8_n_0 ;
  wire \word_reg[19]_i_9_n_0 ;
  wire \word_reg[1]_i_10_n_0 ;
  wire \word_reg[1]_i_11_n_0 ;
  wire \word_reg[1]_i_12_n_0 ;
  wire \word_reg[1]_i_14_n_0 ;
  wire \word_reg[1]_i_16_n_0 ;
  wire \word_reg[1]_i_17_n_0 ;
  wire \word_reg[1]_i_18_n_0 ;
  wire \word_reg[1]_i_19_n_0 ;
  wire \word_reg[1]_i_1_n_0 ;
  wire \word_reg[1]_i_20_n_0 ;
  wire \word_reg[1]_i_21_n_0 ;
  wire \word_reg[1]_i_22_n_0 ;
  wire \word_reg[1]_i_23_n_0 ;
  wire \word_reg[1]_i_24_n_0 ;
  wire \word_reg[1]_i_25_n_0 ;
  wire \word_reg[1]_i_26_n_0 ;
  wire \word_reg[1]_i_27_n_0 ;
  wire \word_reg[1]_i_28_n_0 ;
  wire \word_reg[1]_i_29_n_0 ;
  wire \word_reg[1]_i_2_n_0 ;
  wire \word_reg[1]_i_30_n_0 ;
  wire \word_reg[1]_i_31_n_0 ;
  wire \word_reg[1]_i_32_n_0 ;
  wire \word_reg[1]_i_33_n_0 ;
  wire \word_reg[1]_i_34_n_0 ;
  wire \word_reg[1]_i_35_n_0 ;
  wire \word_reg[1]_i_36_n_0 ;
  wire \word_reg[1]_i_37_n_0 ;
  wire \word_reg[1]_i_39_n_0 ;
  wire \word_reg[1]_i_3_n_0 ;
  wire \word_reg[1]_i_40_n_0 ;
  wire \word_reg[1]_i_41_n_0 ;
  wire \word_reg[1]_i_42_n_0 ;
  wire \word_reg[1]_i_43_n_0 ;
  wire \word_reg[1]_i_44_n_0 ;
  wire \word_reg[1]_i_45_n_0 ;
  wire \word_reg[1]_i_46_n_0 ;
  wire \word_reg[1]_i_47_n_0 ;
  wire \word_reg[1]_i_48_n_0 ;
  wire \word_reg[1]_i_49_n_0 ;
  wire \word_reg[1]_i_4_n_0 ;
  wire \word_reg[1]_i_50_n_0 ;
  wire \word_reg[1]_i_51_n_0 ;
  wire \word_reg[1]_i_52_n_0 ;
  wire \word_reg[1]_i_53_n_0 ;
  wire \word_reg[1]_i_54_n_0 ;
  wire \word_reg[1]_i_55_n_0 ;
  wire \word_reg[1]_i_56_n_0 ;
  wire \word_reg[1]_i_57_n_0 ;
  wire \word_reg[1]_i_58_n_0 ;
  wire \word_reg[1]_i_59_n_0 ;
  wire \word_reg[1]_i_5_n_0 ;
  wire \word_reg[1]_i_60_n_0 ;
  wire \word_reg[1]_i_61_n_0 ;
  wire \word_reg[1]_i_62_n_0 ;
  wire \word_reg[1]_i_63_n_0 ;
  wire \word_reg[1]_i_64_n_0 ;
  wire \word_reg[1]_i_65_n_0 ;
  wire \word_reg[1]_i_66_n_0 ;
  wire \word_reg[1]_i_67_n_0 ;
  wire \word_reg[1]_i_68_n_0 ;
  wire \word_reg[1]_i_69_n_0 ;
  wire \word_reg[1]_i_6_n_0 ;
  wire \word_reg[1]_i_70_n_0 ;
  wire \word_reg[1]_i_71_n_0 ;
  wire \word_reg[1]_i_72_n_0 ;
  wire \word_reg[1]_i_7_n_0 ;
  wire \word_reg[1]_i_8_n_0 ;
  wire \word_reg[1]_i_9_n_0 ;
  wire \word_reg[20]_i_10_n_0 ;
  wire \word_reg[20]_i_11_n_0 ;
  wire \word_reg[20]_i_12_n_0 ;
  wire \word_reg[20]_i_13_n_0 ;
  wire \word_reg[20]_i_14_n_0 ;
  wire \word_reg[20]_i_16_n_0 ;
  wire \word_reg[20]_i_17_n_0 ;
  wire \word_reg[20]_i_18_n_0 ;
  wire \word_reg[20]_i_19_n_0 ;
  wire \word_reg[20]_i_1_n_0 ;
  wire \word_reg[20]_i_20_n_0 ;
  wire \word_reg[20]_i_21_n_0 ;
  wire \word_reg[20]_i_22_n_0 ;
  wire \word_reg[20]_i_23_n_0 ;
  wire \word_reg[20]_i_24_n_0 ;
  wire \word_reg[20]_i_25_n_0 ;
  wire \word_reg[20]_i_26_n_0 ;
  wire \word_reg[20]_i_27_n_0 ;
  wire \word_reg[20]_i_28_n_0 ;
  wire \word_reg[20]_i_29_n_0 ;
  wire \word_reg[20]_i_2_n_0 ;
  wire \word_reg[20]_i_30_n_0 ;
  wire \word_reg[20]_i_31_n_0 ;
  wire \word_reg[20]_i_32_n_0 ;
  wire \word_reg[20]_i_33_n_0 ;
  wire \word_reg[20]_i_34_n_0 ;
  wire \word_reg[20]_i_35_n_0 ;
  wire \word_reg[20]_i_36_n_0 ;
  wire \word_reg[20]_i_37_n_0 ;
  wire \word_reg[20]_i_38_n_0 ;
  wire \word_reg[20]_i_39_n_0 ;
  wire \word_reg[20]_i_3_n_0 ;
  wire \word_reg[20]_i_40_n_0 ;
  wire \word_reg[20]_i_41_n_0 ;
  wire \word_reg[20]_i_42_n_0 ;
  wire \word_reg[20]_i_43_n_0 ;
  wire \word_reg[20]_i_44_n_0 ;
  wire \word_reg[20]_i_45_n_0 ;
  wire \word_reg[20]_i_46_n_0 ;
  wire \word_reg[20]_i_47_n_0 ;
  wire \word_reg[20]_i_4_n_0 ;
  wire \word_reg[20]_i_5_n_0 ;
  wire \word_reg[20]_i_6_n_0 ;
  wire \word_reg[20]_i_7_n_0 ;
  wire \word_reg[20]_i_8_n_0 ;
  wire \word_reg[20]_i_9_n_0 ;
  wire \word_reg[21]_i_10_n_0 ;
  wire \word_reg[21]_i_11_n_0 ;
  wire \word_reg[21]_i_12_n_0 ;
  wire \word_reg[21]_i_13_n_0 ;
  wire \word_reg[21]_i_14_n_0 ;
  wire \word_reg[21]_i_15_n_0 ;
  wire \word_reg[21]_i_16_n_0 ;
  wire \word_reg[21]_i_17_n_0 ;
  wire \word_reg[21]_i_18_n_0 ;
  wire \word_reg[21]_i_19_n_0 ;
  wire \word_reg[21]_i_1_n_0 ;
  wire \word_reg[21]_i_20_n_0 ;
  wire \word_reg[21]_i_21_n_0 ;
  wire \word_reg[21]_i_22_n_0 ;
  wire \word_reg[21]_i_23_n_0 ;
  wire \word_reg[21]_i_24_n_0 ;
  wire \word_reg[21]_i_25_n_0 ;
  wire \word_reg[21]_i_4_n_0 ;
  wire \word_reg[21]_i_5_n_0 ;
  wire \word_reg[21]_i_6_n_0 ;
  wire \word_reg[21]_i_7_n_0 ;
  wire \word_reg[21]_i_8_n_0 ;
  wire \word_reg[21]_i_9_n_0 ;
  wire \word_reg[22]_i_10_n_0 ;
  wire \word_reg[22]_i_11_n_0 ;
  wire \word_reg[22]_i_12_n_0 ;
  wire \word_reg[22]_i_13_n_0 ;
  wire \word_reg[22]_i_14_n_0 ;
  wire \word_reg[22]_i_15_n_0 ;
  wire \word_reg[22]_i_16_n_0 ;
  wire \word_reg[22]_i_17_n_0 ;
  wire \word_reg[22]_i_18_n_0 ;
  wire \word_reg[22]_i_19_n_0 ;
  wire \word_reg[22]_i_1_n_0 ;
  wire \word_reg[22]_i_20_n_0 ;
  wire \word_reg[22]_i_4_n_0 ;
  wire \word_reg[22]_i_5_n_0 ;
  wire \word_reg[22]_i_6_n_0 ;
  wire \word_reg[22]_i_7_n_0 ;
  wire \word_reg[22]_i_8_n_0 ;
  wire \word_reg[2]_i_10_n_0 ;
  wire \word_reg[2]_i_13_n_0 ;
  wire \word_reg[2]_i_15_n_0 ;
  wire \word_reg[2]_i_16_n_0 ;
  wire \word_reg[2]_i_17_n_0 ;
  wire \word_reg[2]_i_18_n_0 ;
  wire \word_reg[2]_i_19_n_0 ;
  wire \word_reg[2]_i_1_n_0 ;
  wire \word_reg[2]_i_20_n_0 ;
  wire \word_reg[2]_i_21_n_0 ;
  wire \word_reg[2]_i_22_n_0 ;
  wire \word_reg[2]_i_23_n_0 ;
  wire \word_reg[2]_i_24_n_0 ;
  wire \word_reg[2]_i_25_n_0 ;
  wire \word_reg[2]_i_26_n_0 ;
  wire \word_reg[2]_i_27_n_0 ;
  wire \word_reg[2]_i_28_n_0 ;
  wire \word_reg[2]_i_29_n_0 ;
  wire \word_reg[2]_i_2_n_0 ;
  wire \word_reg[2]_i_30_n_0 ;
  wire \word_reg[2]_i_33_n_0 ;
  wire \word_reg[2]_i_34_n_0 ;
  wire \word_reg[2]_i_35_n_0 ;
  wire \word_reg[2]_i_36_n_0 ;
  wire \word_reg[2]_i_37_n_0 ;
  wire \word_reg[2]_i_38_n_0 ;
  wire \word_reg[2]_i_39_n_0 ;
  wire \word_reg[2]_i_3_n_0 ;
  wire \word_reg[2]_i_40_n_0 ;
  wire \word_reg[2]_i_41_n_0 ;
  wire \word_reg[2]_i_42_n_0 ;
  wire \word_reg[2]_i_43_n_0 ;
  wire \word_reg[2]_i_44_n_0 ;
  wire \word_reg[2]_i_45_n_0 ;
  wire \word_reg[2]_i_46_n_0 ;
  wire \word_reg[2]_i_47_n_0 ;
  wire \word_reg[2]_i_48_n_0 ;
  wire \word_reg[2]_i_49_n_0 ;
  wire \word_reg[2]_i_4_n_0 ;
  wire \word_reg[2]_i_50_n_0 ;
  wire \word_reg[2]_i_51_n_0 ;
  wire \word_reg[2]_i_52_n_0 ;
  wire \word_reg[2]_i_53_n_0 ;
  wire \word_reg[2]_i_54_n_0 ;
  wire \word_reg[2]_i_55_n_0 ;
  wire \word_reg[2]_i_56_n_0 ;
  wire \word_reg[2]_i_57_n_0 ;
  wire \word_reg[2]_i_58_n_0 ;
  wire \word_reg[2]_i_59_n_0 ;
  wire \word_reg[2]_i_5_n_0 ;
  wire \word_reg[2]_i_60_n_0 ;
  wire \word_reg[2]_i_61_n_0 ;
  wire \word_reg[2]_i_62_n_0 ;
  wire \word_reg[2]_i_63_n_0 ;
  wire \word_reg[2]_i_64_n_0 ;
  wire \word_reg[2]_i_65_n_0 ;
  wire \word_reg[2]_i_66_n_0 ;
  wire \word_reg[2]_i_67_n_0 ;
  wire \word_reg[2]_i_6_n_0 ;
  wire \word_reg[2]_i_7_n_0 ;
  wire \word_reg[2]_i_8_n_0 ;
  wire \word_reg[2]_i_9_n_0 ;
  wire \word_reg[3]_i_10_n_0 ;
  wire \word_reg[3]_i_11_n_0 ;
  wire \word_reg[3]_i_12_n_0 ;
  wire \word_reg[3]_i_13_n_0 ;
  wire \word_reg[3]_i_14_n_0 ;
  wire \word_reg[3]_i_15_n_0 ;
  wire \word_reg[3]_i_17_n_0 ;
  wire \word_reg[3]_i_18_n_0 ;
  wire \word_reg[3]_i_19_n_0 ;
  wire \word_reg[3]_i_1_n_0 ;
  wire \word_reg[3]_i_21_n_0 ;
  wire \word_reg[3]_i_22_n_0 ;
  wire \word_reg[3]_i_23_n_0 ;
  wire \word_reg[3]_i_24_n_0 ;
  wire \word_reg[3]_i_25_n_0 ;
  wire \word_reg[3]_i_26_n_0 ;
  wire \word_reg[3]_i_27_n_0 ;
  wire \word_reg[3]_i_28_n_0 ;
  wire \word_reg[3]_i_29_n_0 ;
  wire \word_reg[3]_i_2_n_0 ;
  wire \word_reg[3]_i_30_n_0 ;
  wire \word_reg[3]_i_31_n_0 ;
  wire \word_reg[3]_i_32_n_0 ;
  wire \word_reg[3]_i_33_n_0 ;
  wire \word_reg[3]_i_34_n_0 ;
  wire \word_reg[3]_i_35_n_0 ;
  wire \word_reg[3]_i_36_n_0 ;
  wire \word_reg[3]_i_38_n_0 ;
  wire \word_reg[3]_i_39_n_0 ;
  wire \word_reg[3]_i_40_n_0 ;
  wire \word_reg[3]_i_41_n_0 ;
  wire \word_reg[3]_i_42_n_0 ;
  wire \word_reg[3]_i_43_n_0 ;
  wire \word_reg[3]_i_44_n_0 ;
  wire \word_reg[3]_i_45_n_0 ;
  wire \word_reg[3]_i_46_n_0 ;
  wire \word_reg[3]_i_47_n_0 ;
  wire \word_reg[3]_i_48_n_0 ;
  wire \word_reg[3]_i_49_n_0 ;
  wire \word_reg[3]_i_4_n_0 ;
  wire \word_reg[3]_i_50_n_0 ;
  wire \word_reg[3]_i_51_n_0 ;
  wire \word_reg[3]_i_52_n_0 ;
  wire \word_reg[3]_i_53_n_0 ;
  wire \word_reg[3]_i_54_n_0 ;
  wire \word_reg[3]_i_55_n_0 ;
  wire \word_reg[3]_i_56_n_0 ;
  wire \word_reg[3]_i_57_n_0 ;
  wire \word_reg[3]_i_58_n_0 ;
  wire \word_reg[3]_i_59_n_0 ;
  wire \word_reg[3]_i_5_n_0 ;
  wire \word_reg[3]_i_60_n_0 ;
  wire \word_reg[3]_i_61_n_0 ;
  wire \word_reg[3]_i_62_n_0 ;
  wire \word_reg[3]_i_63_n_0 ;
  wire \word_reg[3]_i_64_n_0 ;
  wire \word_reg[3]_i_65_n_0 ;
  wire \word_reg[3]_i_66_n_0 ;
  wire \word_reg[3]_i_67_n_0 ;
  wire \word_reg[3]_i_68_n_0 ;
  wire \word_reg[3]_i_69_n_0 ;
  wire \word_reg[3]_i_6_n_0 ;
  wire \word_reg[3]_i_70_n_0 ;
  wire \word_reg[3]_i_71_n_0 ;
  wire \word_reg[3]_i_72_n_0 ;
  wire \word_reg[3]_i_73_n_0 ;
  wire \word_reg[3]_i_74_n_0 ;
  wire \word_reg[3]_i_75_n_0 ;
  wire \word_reg[3]_i_76_n_0 ;
  wire \word_reg[3]_i_77_n_0 ;
  wire \word_reg[3]_i_78_n_0 ;
  wire \word_reg[3]_i_79_n_0 ;
  wire \word_reg[3]_i_7_n_0 ;
  wire \word_reg[3]_i_80_n_0 ;
  wire \word_reg[3]_i_81_n_0 ;
  wire \word_reg[3]_i_82_n_0 ;
  wire \word_reg[3]_i_8_n_0 ;
  wire \word_reg[3]_i_9_n_0 ;
  wire \word_reg[4]_i_10_n_0 ;
  wire \word_reg[4]_i_11_n_0 ;
  wire \word_reg[4]_i_13_n_0 ;
  wire \word_reg[4]_i_14_n_0 ;
  wire \word_reg[4]_i_15_n_0 ;
  wire \word_reg[4]_i_16_n_0 ;
  wire \word_reg[4]_i_17_n_0 ;
  wire \word_reg[4]_i_18_n_0 ;
  wire \word_reg[4]_i_19_n_0 ;
  wire \word_reg[4]_i_1_n_0 ;
  wire \word_reg[4]_i_20_n_0 ;
  wire \word_reg[4]_i_21_n_0 ;
  wire \word_reg[4]_i_22_n_0 ;
  wire \word_reg[4]_i_23_n_0 ;
  wire \word_reg[4]_i_24_n_0 ;
  wire \word_reg[4]_i_25_n_0 ;
  wire \word_reg[4]_i_26_n_0 ;
  wire \word_reg[4]_i_27_n_0 ;
  wire \word_reg[4]_i_28_n_0 ;
  wire \word_reg[4]_i_29_n_0 ;
  wire \word_reg[4]_i_2_n_0 ;
  wire \word_reg[4]_i_30_n_0 ;
  wire \word_reg[4]_i_31_n_0 ;
  wire \word_reg[4]_i_32_n_0 ;
  wire \word_reg[4]_i_33_n_0 ;
  wire \word_reg[4]_i_34_n_0 ;
  wire \word_reg[4]_i_35_n_0 ;
  wire \word_reg[4]_i_37_n_0 ;
  wire \word_reg[4]_i_38_n_0 ;
  wire \word_reg[4]_i_39_n_0 ;
  wire \word_reg[4]_i_3_n_0 ;
  wire \word_reg[4]_i_40_n_0 ;
  wire \word_reg[4]_i_41_n_0 ;
  wire \word_reg[4]_i_42_n_0 ;
  wire \word_reg[4]_i_43_n_0 ;
  wire \word_reg[4]_i_44_n_0 ;
  wire \word_reg[4]_i_45_n_0 ;
  wire \word_reg[4]_i_46_n_0 ;
  wire \word_reg[4]_i_47_n_0 ;
  wire \word_reg[4]_i_48_n_0 ;
  wire \word_reg[4]_i_49_n_0 ;
  wire \word_reg[4]_i_4_n_0 ;
  wire \word_reg[4]_i_50_n_0 ;
  wire \word_reg[4]_i_51_n_0 ;
  wire \word_reg[4]_i_52_n_0 ;
  wire \word_reg[4]_i_53_n_0 ;
  wire \word_reg[4]_i_54_n_0 ;
  wire \word_reg[4]_i_55_n_0 ;
  wire \word_reg[4]_i_56_n_0 ;
  wire \word_reg[4]_i_57_n_0 ;
  wire \word_reg[4]_i_58_n_0 ;
  wire \word_reg[4]_i_59_n_0 ;
  wire \word_reg[4]_i_5_n_0 ;
  wire \word_reg[4]_i_60_n_0 ;
  wire \word_reg[4]_i_61_n_0 ;
  wire \word_reg[4]_i_62_n_0 ;
  wire \word_reg[4]_i_63_n_0 ;
  wire \word_reg[4]_i_64_n_0 ;
  wire \word_reg[4]_i_65_n_0 ;
  wire \word_reg[4]_i_66_n_0 ;
  wire \word_reg[4]_i_67_n_0 ;
  wire \word_reg[4]_i_68_n_0 ;
  wire \word_reg[4]_i_69_n_0 ;
  wire \word_reg[4]_i_6_n_0 ;
  wire \word_reg[4]_i_70_n_0 ;
  wire \word_reg[4]_i_71_n_0 ;
  wire \word_reg[4]_i_72_n_0 ;
  wire \word_reg[4]_i_73_n_0 ;
  wire \word_reg[4]_i_74_n_0 ;
  wire \word_reg[4]_i_75_n_0 ;
  wire \word_reg[4]_i_76_n_0 ;
  wire \word_reg[4]_i_77_n_0 ;
  wire \word_reg[4]_i_78_n_0 ;
  wire \word_reg[4]_i_79_n_0 ;
  wire \word_reg[4]_i_7_n_0 ;
  wire \word_reg[4]_i_80_n_0 ;
  wire \word_reg[4]_i_81_n_0 ;
  wire \word_reg[4]_i_82_n_0 ;
  wire \word_reg[4]_i_83_n_0 ;
  wire \word_reg[4]_i_84_n_0 ;
  wire \word_reg[4]_i_85_n_0 ;
  wire \word_reg[4]_i_86_n_0 ;
  wire \word_reg[4]_i_87_n_0 ;
  wire \word_reg[4]_i_88_n_0 ;
  wire \word_reg[4]_i_89_n_0 ;
  wire \word_reg[4]_i_8_n_0 ;
  wire \word_reg[4]_i_90_n_0 ;
  wire \word_reg[4]_i_91_n_0 ;
  wire \word_reg[4]_i_92_n_0 ;
  wire \word_reg[4]_i_93_n_0 ;
  wire \word_reg[4]_i_94_n_0 ;
  wire \word_reg[4]_i_95_n_0 ;
  wire \word_reg[4]_i_9_n_0 ;
  wire \word_reg[5]_i_100_n_0 ;
  wire \word_reg[5]_i_101_n_0 ;
  wire \word_reg[5]_i_102_n_0 ;
  wire \word_reg[5]_i_10_n_0 ;
  wire \word_reg[5]_i_11_n_0 ;
  wire \word_reg[5]_i_14_n_0 ;
  wire \word_reg[5]_i_15_n_0 ;
  wire \word_reg[5]_i_16_n_0 ;
  wire \word_reg[5]_i_17_n_0 ;
  wire \word_reg[5]_i_18_n_0 ;
  wire \word_reg[5]_i_19_n_0 ;
  wire \word_reg[5]_i_1_n_0 ;
  wire \word_reg[5]_i_20_n_0 ;
  wire \word_reg[5]_i_21_n_0 ;
  wire \word_reg[5]_i_22_n_0 ;
  wire \word_reg[5]_i_23_n_0 ;
  wire \word_reg[5]_i_24_n_0 ;
  wire \word_reg[5]_i_25_n_0 ;
  wire \word_reg[5]_i_26_n_0 ;
  wire \word_reg[5]_i_27_n_0 ;
  wire \word_reg[5]_i_28_n_0 ;
  wire \word_reg[5]_i_29_n_0 ;
  wire \word_reg[5]_i_2_n_0 ;
  wire \word_reg[5]_i_30_n_0 ;
  wire \word_reg[5]_i_31_n_0 ;
  wire \word_reg[5]_i_32_n_0 ;
  wire \word_reg[5]_i_33_n_0 ;
  wire \word_reg[5]_i_34_n_0 ;
  wire \word_reg[5]_i_35_n_0 ;
  wire \word_reg[5]_i_36_n_0 ;
  wire \word_reg[5]_i_37_n_0 ;
  wire \word_reg[5]_i_38_n_0 ;
  wire \word_reg[5]_i_39_n_0 ;
  wire \word_reg[5]_i_3_n_0 ;
  wire \word_reg[5]_i_40_n_0 ;
  wire \word_reg[5]_i_41_n_0 ;
  wire \word_reg[5]_i_42_n_0 ;
  wire \word_reg[5]_i_43_n_0 ;
  wire \word_reg[5]_i_44_n_0 ;
  wire \word_reg[5]_i_45_n_0 ;
  wire \word_reg[5]_i_46_n_0 ;
  wire \word_reg[5]_i_47_n_0 ;
  wire \word_reg[5]_i_48_n_0 ;
  wire \word_reg[5]_i_49_n_0 ;
  wire \word_reg[5]_i_4_n_0 ;
  wire \word_reg[5]_i_50_n_0 ;
  wire \word_reg[5]_i_51_n_0 ;
  wire \word_reg[5]_i_52_n_0 ;
  wire \word_reg[5]_i_53_n_0 ;
  wire \word_reg[5]_i_54_n_0 ;
  wire \word_reg[5]_i_55_n_0 ;
  wire \word_reg[5]_i_56_n_0 ;
  wire \word_reg[5]_i_57_n_0 ;
  wire \word_reg[5]_i_58_n_0 ;
  wire \word_reg[5]_i_59_n_0 ;
  wire \word_reg[5]_i_5_n_0 ;
  wire \word_reg[5]_i_60_n_0 ;
  wire \word_reg[5]_i_61_n_0 ;
  wire \word_reg[5]_i_62_n_0 ;
  wire \word_reg[5]_i_63_n_0 ;
  wire \word_reg[5]_i_64_n_0 ;
  wire \word_reg[5]_i_65_n_0 ;
  wire \word_reg[5]_i_66_n_0 ;
  wire \word_reg[5]_i_67_n_0 ;
  wire \word_reg[5]_i_68_n_0 ;
  wire \word_reg[5]_i_69_n_0 ;
  wire \word_reg[5]_i_6_n_0 ;
  wire \word_reg[5]_i_70_n_0 ;
  wire \word_reg[5]_i_71_n_0 ;
  wire \word_reg[5]_i_72_n_0 ;
  wire \word_reg[5]_i_73_n_0 ;
  wire \word_reg[5]_i_74_n_0 ;
  wire \word_reg[5]_i_75_n_0 ;
  wire \word_reg[5]_i_76_n_0 ;
  wire \word_reg[5]_i_77_n_0 ;
  wire \word_reg[5]_i_78_n_0 ;
  wire \word_reg[5]_i_79_n_0 ;
  wire \word_reg[5]_i_7_n_0 ;
  wire \word_reg[5]_i_80_n_0 ;
  wire \word_reg[5]_i_81_n_0 ;
  wire \word_reg[5]_i_82_n_0 ;
  wire \word_reg[5]_i_83_n_0 ;
  wire \word_reg[5]_i_84_n_0 ;
  wire \word_reg[5]_i_85_n_0 ;
  wire \word_reg[5]_i_86_n_0 ;
  wire \word_reg[5]_i_87_n_0 ;
  wire \word_reg[5]_i_88_n_0 ;
  wire \word_reg[5]_i_89_n_0 ;
  wire \word_reg[5]_i_8_n_0 ;
  wire \word_reg[5]_i_90_n_0 ;
  wire \word_reg[5]_i_91_n_0 ;
  wire \word_reg[5]_i_92_n_0 ;
  wire \word_reg[5]_i_93_n_0 ;
  wire \word_reg[5]_i_94_n_0 ;
  wire \word_reg[5]_i_95_n_0 ;
  wire \word_reg[5]_i_96_n_0 ;
  wire \word_reg[5]_i_97_n_0 ;
  wire \word_reg[5]_i_98_n_0 ;
  wire \word_reg[5]_i_99_n_0 ;
  wire \word_reg[5]_i_9_n_0 ;
  wire \word_reg[6]_i_100_n_0 ;
  wire \word_reg[6]_i_101_n_0 ;
  wire \word_reg[6]_i_102_n_0 ;
  wire \word_reg[6]_i_103_n_0 ;
  wire \word_reg[6]_i_104_n_0 ;
  wire \word_reg[6]_i_105_n_0 ;
  wire \word_reg[6]_i_106_n_0 ;
  wire \word_reg[6]_i_107_n_0 ;
  wire \word_reg[6]_i_108_n_0 ;
  wire \word_reg[6]_i_109_n_0 ;
  wire \word_reg[6]_i_10_n_0 ;
  wire \word_reg[6]_i_110_n_0 ;
  wire \word_reg[6]_i_111_n_0 ;
  wire \word_reg[6]_i_112_n_0 ;
  wire \word_reg[6]_i_113_n_0 ;
  wire \word_reg[6]_i_114_n_0 ;
  wire \word_reg[6]_i_115_n_0 ;
  wire \word_reg[6]_i_116_n_0 ;
  wire \word_reg[6]_i_117_n_0 ;
  wire \word_reg[6]_i_118_n_0 ;
  wire \word_reg[6]_i_119_n_0 ;
  wire \word_reg[6]_i_11_n_0 ;
  wire \word_reg[6]_i_120_n_0 ;
  wire \word_reg[6]_i_121_n_0 ;
  wire \word_reg[6]_i_12_n_0 ;
  wire \word_reg[6]_i_13_n_0 ;
  wire \word_reg[6]_i_14_n_0 ;
  wire \word_reg[6]_i_15_n_0 ;
  wire \word_reg[6]_i_16_n_0 ;
  wire \word_reg[6]_i_17_n_0 ;
  wire \word_reg[6]_i_18_n_0 ;
  wire \word_reg[6]_i_19_n_0 ;
  wire \word_reg[6]_i_1_n_0 ;
  wire \word_reg[6]_i_21_n_0 ;
  wire \word_reg[6]_i_22_n_0 ;
  wire \word_reg[6]_i_23_n_0 ;
  wire \word_reg[6]_i_24_n_0 ;
  wire \word_reg[6]_i_26_n_0 ;
  wire \word_reg[6]_i_27_n_0 ;
  wire \word_reg[6]_i_28_n_0 ;
  wire \word_reg[6]_i_29_n_0 ;
  wire \word_reg[6]_i_2_n_0 ;
  wire \word_reg[6]_i_30_n_0 ;
  wire \word_reg[6]_i_31_n_0 ;
  wire \word_reg[6]_i_32_n_0 ;
  wire \word_reg[6]_i_33_n_0 ;
  wire \word_reg[6]_i_34_n_0 ;
  wire \word_reg[6]_i_35_n_0 ;
  wire \word_reg[6]_i_36_n_0 ;
  wire \word_reg[6]_i_37_n_0 ;
  wire \word_reg[6]_i_38_n_0 ;
  wire \word_reg[6]_i_39_n_0 ;
  wire \word_reg[6]_i_3_n_0 ;
  wire \word_reg[6]_i_40_n_0 ;
  wire \word_reg[6]_i_41_n_0 ;
  wire \word_reg[6]_i_42_n_0 ;
  wire \word_reg[6]_i_43_n_0 ;
  wire \word_reg[6]_i_44_n_0 ;
  wire \word_reg[6]_i_45_n_0 ;
  wire \word_reg[6]_i_46_n_0 ;
  wire \word_reg[6]_i_47_n_0 ;
  wire \word_reg[6]_i_48_n_0 ;
  wire \word_reg[6]_i_49_n_0 ;
  wire \word_reg[6]_i_4_n_0 ;
  wire \word_reg[6]_i_50_n_0 ;
  wire \word_reg[6]_i_51_n_0 ;
  wire \word_reg[6]_i_52_n_0 ;
  wire \word_reg[6]_i_53_n_0 ;
  wire \word_reg[6]_i_54_n_0 ;
  wire \word_reg[6]_i_55_n_0 ;
  wire \word_reg[6]_i_56_n_0 ;
  wire \word_reg[6]_i_59_n_0 ;
  wire \word_reg[6]_i_5_n_0 ;
  wire \word_reg[6]_i_60_n_0 ;
  wire \word_reg[6]_i_61_n_0 ;
  wire \word_reg[6]_i_62_n_0 ;
  wire \word_reg[6]_i_63_n_0 ;
  wire \word_reg[6]_i_64_n_0 ;
  wire \word_reg[6]_i_65_n_0 ;
  wire \word_reg[6]_i_66_n_0 ;
  wire \word_reg[6]_i_67_n_0 ;
  wire \word_reg[6]_i_68_n_0 ;
  wire \word_reg[6]_i_69_n_0 ;
  wire \word_reg[6]_i_6_n_0 ;
  wire \word_reg[6]_i_70_n_0 ;
  wire \word_reg[6]_i_71_n_0 ;
  wire \word_reg[6]_i_72_n_0 ;
  wire \word_reg[6]_i_73_n_0 ;
  wire \word_reg[6]_i_74_n_0 ;
  wire \word_reg[6]_i_75_n_0 ;
  wire \word_reg[6]_i_76_n_0 ;
  wire \word_reg[6]_i_77_n_0 ;
  wire \word_reg[6]_i_78_n_0 ;
  wire \word_reg[6]_i_79_n_0 ;
  wire \word_reg[6]_i_7_n_0 ;
  wire \word_reg[6]_i_80_n_0 ;
  wire \word_reg[6]_i_81_n_0 ;
  wire \word_reg[6]_i_82_n_0 ;
  wire \word_reg[6]_i_83_n_0 ;
  wire \word_reg[6]_i_84_n_0 ;
  wire \word_reg[6]_i_85_n_0 ;
  wire \word_reg[6]_i_86_n_0 ;
  wire \word_reg[6]_i_87_n_0 ;
  wire \word_reg[6]_i_88_n_0 ;
  wire \word_reg[6]_i_89_n_0 ;
  wire \word_reg[6]_i_8_n_0 ;
  wire \word_reg[6]_i_90_n_0 ;
  wire \word_reg[6]_i_91_n_0 ;
  wire \word_reg[6]_i_92_n_0 ;
  wire \word_reg[6]_i_93_n_0 ;
  wire \word_reg[6]_i_94_n_0 ;
  wire \word_reg[6]_i_95_n_0 ;
  wire \word_reg[6]_i_96_n_0 ;
  wire \word_reg[6]_i_97_n_0 ;
  wire \word_reg[6]_i_98_n_0 ;
  wire \word_reg[6]_i_99_n_0 ;
  wire \word_reg[6]_i_9_n_0 ;
  wire \word_reg[7]_i_10_n_0 ;
  wire \word_reg[7]_i_11_n_0 ;
  wire \word_reg[7]_i_13_n_0 ;
  wire \word_reg[7]_i_14_n_0 ;
  wire \word_reg[7]_i_15_n_0 ;
  wire \word_reg[7]_i_16_n_0 ;
  wire \word_reg[7]_i_17_n_0 ;
  wire \word_reg[7]_i_18_n_0 ;
  wire \word_reg[7]_i_19_n_0 ;
  wire \word_reg[7]_i_1_n_0 ;
  wire \word_reg[7]_i_20_n_0 ;
  wire \word_reg[7]_i_21_n_0 ;
  wire \word_reg[7]_i_22_n_0 ;
  wire \word_reg[7]_i_23_n_0 ;
  wire \word_reg[7]_i_24_n_0 ;
  wire \word_reg[7]_i_25_n_0 ;
  wire \word_reg[7]_i_26_n_0 ;
  wire \word_reg[7]_i_27_n_0 ;
  wire \word_reg[7]_i_28_n_0 ;
  wire \word_reg[7]_i_29_n_0 ;
  wire \word_reg[7]_i_2_n_0 ;
  wire \word_reg[7]_i_30_n_0 ;
  wire \word_reg[7]_i_31_n_0 ;
  wire \word_reg[7]_i_32_n_0 ;
  wire \word_reg[7]_i_33_n_0 ;
  wire \word_reg[7]_i_34_n_0 ;
  wire \word_reg[7]_i_35_n_0 ;
  wire \word_reg[7]_i_36_n_0 ;
  wire \word_reg[7]_i_37_n_0 ;
  wire \word_reg[7]_i_38_n_0 ;
  wire \word_reg[7]_i_39_n_0 ;
  wire \word_reg[7]_i_3_n_0 ;
  wire \word_reg[7]_i_40_n_0 ;
  wire \word_reg[7]_i_41_n_0 ;
  wire \word_reg[7]_i_42_n_0 ;
  wire \word_reg[7]_i_43_n_0 ;
  wire \word_reg[7]_i_44_n_0 ;
  wire \word_reg[7]_i_45_n_0 ;
  wire \word_reg[7]_i_46_n_0 ;
  wire \word_reg[7]_i_47_n_0 ;
  wire \word_reg[7]_i_48_n_0 ;
  wire \word_reg[7]_i_49_n_0 ;
  wire \word_reg[7]_i_4_n_0 ;
  wire \word_reg[7]_i_50_n_0 ;
  wire \word_reg[7]_i_51_n_0 ;
  wire \word_reg[7]_i_52_n_0 ;
  wire \word_reg[7]_i_53_n_0 ;
  wire \word_reg[7]_i_54_n_0 ;
  wire \word_reg[7]_i_55_n_0 ;
  wire \word_reg[7]_i_56_n_0 ;
  wire \word_reg[7]_i_57_n_0 ;
  wire \word_reg[7]_i_58_n_0 ;
  wire \word_reg[7]_i_59_n_0 ;
  wire \word_reg[7]_i_5_n_0 ;
  wire \word_reg[7]_i_60_n_0 ;
  wire \word_reg[7]_i_61_n_0 ;
  wire \word_reg[7]_i_62_n_0 ;
  wire \word_reg[7]_i_63_n_0 ;
  wire \word_reg[7]_i_64_n_0 ;
  wire \word_reg[7]_i_65_n_0 ;
  wire \word_reg[7]_i_66_n_0 ;
  wire \word_reg[7]_i_67_n_0 ;
  wire \word_reg[7]_i_68_n_0 ;
  wire \word_reg[7]_i_69_n_0 ;
  wire \word_reg[7]_i_6_n_0 ;
  wire \word_reg[7]_i_70_n_0 ;
  wire \word_reg[7]_i_71_n_0 ;
  wire \word_reg[7]_i_72_n_0 ;
  wire \word_reg[7]_i_73_n_0 ;
  wire \word_reg[7]_i_74_n_0 ;
  wire \word_reg[7]_i_75_n_0 ;
  wire \word_reg[7]_i_76_n_0 ;
  wire \word_reg[7]_i_77_n_0 ;
  wire \word_reg[7]_i_78_n_0 ;
  wire \word_reg[7]_i_79_n_0 ;
  wire \word_reg[7]_i_7_n_0 ;
  wire \word_reg[7]_i_80_n_0 ;
  wire \word_reg[7]_i_8_n_0 ;
  wire \word_reg[7]_i_9_n_0 ;
  wire \word_reg[8]_i_100_n_0 ;
  wire \word_reg[8]_i_101_n_0 ;
  wire \word_reg[8]_i_102_n_0 ;
  wire \word_reg[8]_i_103_n_0 ;
  wire \word_reg[8]_i_104_n_0 ;
  wire \word_reg[8]_i_105_n_0 ;
  wire \word_reg[8]_i_106_n_0 ;
  wire \word_reg[8]_i_107_n_0 ;
  wire \word_reg[8]_i_108_n_0 ;
  wire \word_reg[8]_i_109_n_0 ;
  wire \word_reg[8]_i_10_n_0 ;
  wire \word_reg[8]_i_110_n_0 ;
  wire \word_reg[8]_i_111_n_0 ;
  wire \word_reg[8]_i_112_n_0 ;
  wire \word_reg[8]_i_113_n_0 ;
  wire \word_reg[8]_i_114_n_0 ;
  wire \word_reg[8]_i_115_n_0 ;
  wire \word_reg[8]_i_116_n_0 ;
  wire \word_reg[8]_i_117_n_0 ;
  wire \word_reg[8]_i_118_n_0 ;
  wire \word_reg[8]_i_119_n_0 ;
  wire \word_reg[8]_i_11_n_0 ;
  wire \word_reg[8]_i_12_n_0 ;
  wire \word_reg[8]_i_13_n_0 ;
  wire \word_reg[8]_i_14_n_0 ;
  wire \word_reg[8]_i_16_n_0 ;
  wire \word_reg[8]_i_17_n_0 ;
  wire \word_reg[8]_i_18_n_0 ;
  wire \word_reg[8]_i_19_n_0 ;
  wire \word_reg[8]_i_1_n_0 ;
  wire \word_reg[8]_i_20_n_0 ;
  wire \word_reg[8]_i_22_n_0 ;
  wire \word_reg[8]_i_23_n_0 ;
  wire \word_reg[8]_i_24_n_0 ;
  wire \word_reg[8]_i_25_n_0 ;
  wire \word_reg[8]_i_26_n_0 ;
  wire \word_reg[8]_i_27_n_0 ;
  wire \word_reg[8]_i_28_n_0 ;
  wire \word_reg[8]_i_29_n_0 ;
  wire \word_reg[8]_i_2_n_0 ;
  wire \word_reg[8]_i_31_n_0 ;
  wire \word_reg[8]_i_32_n_0 ;
  wire \word_reg[8]_i_33_n_0 ;
  wire \word_reg[8]_i_34_n_0 ;
  wire \word_reg[8]_i_35_n_0 ;
  wire \word_reg[8]_i_36_n_0 ;
  wire \word_reg[8]_i_37_n_0 ;
  wire \word_reg[8]_i_38_n_0 ;
  wire \word_reg[8]_i_39_n_0 ;
  wire \word_reg[8]_i_3_n_0 ;
  wire \word_reg[8]_i_40_n_0 ;
  wire \word_reg[8]_i_41_n_0 ;
  wire \word_reg[8]_i_42_n_0 ;
  wire \word_reg[8]_i_43_n_0 ;
  wire \word_reg[8]_i_44_n_0 ;
  wire \word_reg[8]_i_45_n_0 ;
  wire \word_reg[8]_i_46_n_0 ;
  wire \word_reg[8]_i_47_n_0 ;
  wire \word_reg[8]_i_48_n_0 ;
  wire \word_reg[8]_i_49_n_0 ;
  wire \word_reg[8]_i_4_n_0 ;
  wire \word_reg[8]_i_50_n_0 ;
  wire \word_reg[8]_i_51_n_0 ;
  wire \word_reg[8]_i_52_n_0 ;
  wire \word_reg[8]_i_53_n_0 ;
  wire \word_reg[8]_i_54_n_0 ;
  wire \word_reg[8]_i_55_n_0 ;
  wire \word_reg[8]_i_56_n_0 ;
  wire \word_reg[8]_i_57_n_0 ;
  wire \word_reg[8]_i_58_n_0 ;
  wire \word_reg[8]_i_59_n_0 ;
  wire \word_reg[8]_i_5_n_0 ;
  wire \word_reg[8]_i_60_n_0 ;
  wire \word_reg[8]_i_61_n_0 ;
  wire \word_reg[8]_i_62_n_0 ;
  wire \word_reg[8]_i_63_n_0 ;
  wire \word_reg[8]_i_64_n_0 ;
  wire \word_reg[8]_i_65_n_0 ;
  wire \word_reg[8]_i_66_n_0 ;
  wire \word_reg[8]_i_67_n_0 ;
  wire \word_reg[8]_i_68_n_0 ;
  wire \word_reg[8]_i_69_n_0 ;
  wire \word_reg[8]_i_6_n_0 ;
  wire \word_reg[8]_i_70_n_0 ;
  wire \word_reg[8]_i_71_n_0 ;
  wire \word_reg[8]_i_72_n_0 ;
  wire \word_reg[8]_i_73_n_0 ;
  wire \word_reg[8]_i_74_n_0 ;
  wire \word_reg[8]_i_75_n_0 ;
  wire \word_reg[8]_i_76_n_0 ;
  wire \word_reg[8]_i_77_n_0 ;
  wire \word_reg[8]_i_78_n_0 ;
  wire \word_reg[8]_i_79_n_0 ;
  wire \word_reg[8]_i_7_n_0 ;
  wire \word_reg[8]_i_80_n_0 ;
  wire \word_reg[8]_i_81_n_0 ;
  wire \word_reg[8]_i_82_n_0 ;
  wire \word_reg[8]_i_83_n_0 ;
  wire \word_reg[8]_i_84_n_0 ;
  wire \word_reg[8]_i_85_n_0 ;
  wire \word_reg[8]_i_86_n_0 ;
  wire \word_reg[8]_i_87_n_0 ;
  wire \word_reg[8]_i_88_n_0 ;
  wire \word_reg[8]_i_89_n_0 ;
  wire \word_reg[8]_i_8_n_0 ;
  wire \word_reg[8]_i_90_n_0 ;
  wire \word_reg[8]_i_91_n_0 ;
  wire \word_reg[8]_i_92_n_0 ;
  wire \word_reg[8]_i_93_n_0 ;
  wire \word_reg[8]_i_94_n_0 ;
  wire \word_reg[8]_i_95_n_0 ;
  wire \word_reg[8]_i_96_n_0 ;
  wire \word_reg[8]_i_97_n_0 ;
  wire \word_reg[8]_i_98_n_0 ;
  wire \word_reg[8]_i_99_n_0 ;
  wire \word_reg[8]_i_9_n_0 ;
  wire \word_reg[9]_i_100_n_0 ;
  wire \word_reg[9]_i_101_n_0 ;
  wire \word_reg[9]_i_102_n_0 ;
  wire \word_reg[9]_i_103_n_0 ;
  wire \word_reg[9]_i_104_n_0 ;
  wire \word_reg[9]_i_105_n_0 ;
  wire \word_reg[9]_i_106_n_0 ;
  wire \word_reg[9]_i_107_n_0 ;
  wire \word_reg[9]_i_108_n_0 ;
  wire \word_reg[9]_i_109_n_0 ;
  wire \word_reg[9]_i_10_n_0 ;
  wire \word_reg[9]_i_110_n_0 ;
  wire \word_reg[9]_i_111_n_0 ;
  wire \word_reg[9]_i_112_n_0 ;
  wire \word_reg[9]_i_113_n_0 ;
  wire \word_reg[9]_i_114_n_0 ;
  wire \word_reg[9]_i_115_n_0 ;
  wire \word_reg[9]_i_116_n_0 ;
  wire \word_reg[9]_i_117_n_0 ;
  wire \word_reg[9]_i_11_n_0 ;
  wire \word_reg[9]_i_12_n_0 ;
  wire \word_reg[9]_i_13_n_0 ;
  wire \word_reg[9]_i_14_n_0 ;
  wire \word_reg[9]_i_17_n_0 ;
  wire \word_reg[9]_i_18_n_0 ;
  wire \word_reg[9]_i_19_n_0 ;
  wire \word_reg[9]_i_1_n_0 ;
  wire \word_reg[9]_i_20_n_0 ;
  wire \word_reg[9]_i_21_n_0 ;
  wire \word_reg[9]_i_22_n_0 ;
  wire \word_reg[9]_i_23_n_0 ;
  wire \word_reg[9]_i_24_n_0 ;
  wire \word_reg[9]_i_25_n_0 ;
  wire \word_reg[9]_i_26_n_0 ;
  wire \word_reg[9]_i_27_n_0 ;
  wire \word_reg[9]_i_28_n_0 ;
  wire \word_reg[9]_i_29_n_0 ;
  wire \word_reg[9]_i_2_n_0 ;
  wire \word_reg[9]_i_30_n_0 ;
  wire \word_reg[9]_i_31_n_0 ;
  wire \word_reg[9]_i_32_n_0 ;
  wire \word_reg[9]_i_33_n_0 ;
  wire \word_reg[9]_i_34_n_0 ;
  wire \word_reg[9]_i_35_n_0 ;
  wire \word_reg[9]_i_36_n_0 ;
  wire \word_reg[9]_i_37_n_0 ;
  wire \word_reg[9]_i_38_n_0 ;
  wire \word_reg[9]_i_39_n_0 ;
  wire \word_reg[9]_i_3_n_0 ;
  wire \word_reg[9]_i_40_n_0 ;
  wire \word_reg[9]_i_41_n_0 ;
  wire \word_reg[9]_i_42_n_0 ;
  wire \word_reg[9]_i_43_n_0 ;
  wire \word_reg[9]_i_44_n_0 ;
  wire \word_reg[9]_i_45_n_0 ;
  wire \word_reg[9]_i_46_n_0 ;
  wire \word_reg[9]_i_47_n_0 ;
  wire \word_reg[9]_i_48_n_0 ;
  wire \word_reg[9]_i_49_n_0 ;
  wire \word_reg[9]_i_4_n_0 ;
  wire \word_reg[9]_i_50_n_0 ;
  wire \word_reg[9]_i_51_n_0 ;
  wire \word_reg[9]_i_52_n_0 ;
  wire \word_reg[9]_i_54_n_0 ;
  wire \word_reg[9]_i_55_n_0 ;
  wire \word_reg[9]_i_56_n_0 ;
  wire \word_reg[9]_i_57_n_0 ;
  wire \word_reg[9]_i_58_n_0 ;
  wire \word_reg[9]_i_59_n_0 ;
  wire \word_reg[9]_i_5_n_0 ;
  wire \word_reg[9]_i_60_n_0 ;
  wire \word_reg[9]_i_61_n_0 ;
  wire \word_reg[9]_i_62_n_0 ;
  wire \word_reg[9]_i_63_n_0 ;
  wire \word_reg[9]_i_64_n_0 ;
  wire \word_reg[9]_i_65_n_0 ;
  wire \word_reg[9]_i_66_n_0 ;
  wire \word_reg[9]_i_67_n_0 ;
  wire \word_reg[9]_i_68_n_0 ;
  wire \word_reg[9]_i_69_n_0 ;
  wire \word_reg[9]_i_6_n_0 ;
  wire \word_reg[9]_i_70_n_0 ;
  wire \word_reg[9]_i_71_n_0 ;
  wire \word_reg[9]_i_72_n_0 ;
  wire \word_reg[9]_i_73_n_0 ;
  wire \word_reg[9]_i_74_n_0 ;
  wire \word_reg[9]_i_75_n_0 ;
  wire \word_reg[9]_i_76_n_0 ;
  wire \word_reg[9]_i_77_n_0 ;
  wire \word_reg[9]_i_78_n_0 ;
  wire \word_reg[9]_i_79_n_0 ;
  wire \word_reg[9]_i_7_n_0 ;
  wire \word_reg[9]_i_80_n_0 ;
  wire \word_reg[9]_i_81_n_0 ;
  wire \word_reg[9]_i_82_n_0 ;
  wire \word_reg[9]_i_83_n_0 ;
  wire \word_reg[9]_i_84_n_0 ;
  wire \word_reg[9]_i_85_n_0 ;
  wire \word_reg[9]_i_86_n_0 ;
  wire \word_reg[9]_i_87_n_0 ;
  wire \word_reg[9]_i_88_n_0 ;
  wire \word_reg[9]_i_89_n_0 ;
  wire \word_reg[9]_i_8_n_0 ;
  wire \word_reg[9]_i_90_n_0 ;
  wire \word_reg[9]_i_91_n_0 ;
  wire \word_reg[9]_i_92_n_0 ;
  wire \word_reg[9]_i_93_n_0 ;
  wire \word_reg[9]_i_94_n_0 ;
  wire \word_reg[9]_i_95_n_0 ;
  wire \word_reg[9]_i_96_n_0 ;
  wire \word_reg[9]_i_97_n_0 ;
  wire \word_reg[9]_i_98_n_0 ;
  wire \word_reg[9]_i_99_n_0 ;
  wire \word_reg[9]_i_9_n_0 ;
  wire \word_reg_reg[0]_i_12_n_0 ;
  wire \word_reg_reg[11]_i_54_n_0 ;
  wire \word_reg_reg[13]_i_9_n_0 ;
  wire \word_reg_reg[14]_i_52_n_0 ;
  wire \word_reg_reg[14]_i_58_n_0 ;
  wire \word_reg_reg[1]_i_15_n_0 ;
  wire \word_reg_reg[2]_i_14_n_0 ;
  wire \word_reg_reg[3]_i_20_n_0 ;
  wire \word_reg_reg[3]_i_37_n_0 ;
  wire \word_reg_reg[3]_i_3_n_0 ;
  wire \word_reg_reg[6]_i_25_n_0 ;
  wire \word_reg_reg[8]_i_15_n_0 ;
  wire \word_reg_reg[8]_i_30_n_0 ;
  wire \word_reg_reg[9]_i_53_n_0 ;
  wire \word_reg_reg_n_0_[0] ;
  wire \word_reg_reg_n_0_[10] ;
  wire \word_reg_reg_n_0_[11] ;
  wire \word_reg_reg_n_0_[12] ;
  wire \word_reg_reg_n_0_[13] ;
  wire \word_reg_reg_n_0_[14] ;
  wire \word_reg_reg_n_0_[15] ;
  wire \word_reg_reg_n_0_[16] ;
  wire \word_reg_reg_n_0_[17] ;
  wire \word_reg_reg_n_0_[18] ;
  wire \word_reg_reg_n_0_[19] ;
  wire \word_reg_reg_n_0_[1] ;
  wire \word_reg_reg_n_0_[20] ;
  wire \word_reg_reg_n_0_[21] ;
  wire \word_reg_reg_n_0_[22] ;
  wire \word_reg_reg_n_0_[2] ;
  wire \word_reg_reg_n_0_[3] ;
  wire \word_reg_reg_n_0_[4] ;
  wire \word_reg_reg_n_0_[5] ;
  wire \word_reg_reg_n_0_[6] ;
  wire \word_reg_reg_n_0_[7] ;
  wire \word_reg_reg_n_0_[8] ;
  wire \word_reg_reg_n_0_[9] ;
  wire [3:3]\NLW_block_cnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire NLW_image_area_size0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_image_area_size0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_image_area_size0_OVERFLOW_UNCONNECTED;
  wire NLW_image_area_size0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_image_area_size0_PATTERNDETECT_UNCONNECTED;
  wire NLW_image_area_size0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_image_area_size0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_image_area_size0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_image_area_size0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_image_area_size0_P_UNCONNECTED;
  wire [47:0]NLW_image_area_size0_PCOUT_UNCONNECTED;
  wire [3:2]NLW_last_block_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_last_block_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_last_block_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_last_block_reg_i_5_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFF0BF8F8)) 
    HFW_running_i_1
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr[4]_i_3_n_0 ),
        .I4(HFW_running),
        .O(HFW_running_i_1_n_0));
  FDCE HFW_running_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(HFW_running_i_1_n_0),
        .Q(HFW_running));
  design_1_JpegEnc_0_0_AC_CR_ROM U_AC_CR_ROM
       (.CLK(CLK),
        .D({U_AC_CR_ROM_n_4,U_AC_CR_ROM_n_5,U_AC_CR_ROM_n_6}),
        .Q(VLC_AC[12:11]),
        .RST(RST),
        .\U_FIFO_1/U_RAMF/mem_reg (huf_size[1:0]),
        .\U_FIFO_1/U_RAMF/mem_reg_0 (huf_runlength[2:0]),
        .VLC_AC({U_AC_CR_ROM_n_16,U_AC_CR_ROM_n_17,U_AC_CR_ROM_n_18,U_AC_CR_ROM_n_19,U_AC_CR_ROM_n_20,U_AC_CR_ROM_n_21,U_AC_CR_ROM_n_22,U_AC_CR_ROM_n_23,U_AC_CR_ROM_n_24,U_AC_CR_ROM_n_25,U_AC_CR_ROM_n_26}),
        .VLC_AC_size(VLC_AC_size[4]),
        .\VLC_DC_reg[0] (U_AC_CR_ROM_n_0),
        .\VLC_size_reg[3] ({U_AC_CR_ROM_n_12,U_AC_CR_ROM_n_13,U_AC_CR_ROM_n_14,U_AC_CR_ROM_n_15}),
        .\VLC_size_reg[4] (U_AC_CR_ROM_n_7),
        .\VLC_size_reg[4]_rep (U_AC_CR_ROM_n_8),
        .\VLC_size_reg[4]_rep__0 (U_AC_CR_ROM_n_9),
        .\VLC_size_reg[4]_rep__1 (U_AC_CR_ROM_n_10),
        .\VLC_size_reg[4]_rep__2 (U_AC_CR_ROM_n_11),
        .fifo1_q({fifo1_q[19],fifo1_q[15:12]}),
        .fifo2_q({fifo2_q[19],fifo2_q[15:12]}),
        .first_rle_word_reg(first_rle_word_reg_n_0),
        .huf_runlength(huf_runlength[3]),
        .huf_size(huf_size[3:2]),
        .\huf_sm_settings[cmp_idx] (\huf_sm_settings[cmp_idx] ),
        .rle_buf_sel_s_reg(huf_buf_sel));
  design_1_JpegEnc_0_0_AC_ROM U_AC_ROM
       (.CLK(CLK),
        .RST(RST),
        .VLC_AC(VLC_AC),
        .VLC_AC_size(VLC_AC_size),
        .\VLC_AC_size_reg[4]_0 (huf_runlength[2:0]),
        .\VLI_size_r_reg[1] (huf_size[1:0]),
        .fifo1_q({fifo1_q[18:16],fifo1_q[14:12]}),
        .fifo2_q({fifo2_q[18:16],fifo2_q[14:12]}),
        .huf_runlength(huf_runlength[3]),
        .huf_size(huf_size[3:2]),
        .rle_buf_sel_s_reg(huf_buf_sel));
  design_1_JpegEnc_0_0_DC_CR_ROM U_DC_CR_ROM
       (.CLK(CLK),
        .D({U_DC_CR_ROM_n_1,U_DC_CR_ROM_n_2,U_DC_CR_ROM_n_3,U_DC_CR_ROM_n_4,U_DC_CR_ROM_n_5,U_DC_CR_ROM_n_6}),
        .\G_REG_SM[5].Reg_reg[5][cmp_idx][1] (\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .Q({U_DC_CR_ROM_n_7,U_DC_CR_ROM_n_8,U_DC_CR_ROM_n_9}),
        .RST(RST),
        .\U_FIFO_2/U_RAMF/mem_reg (U_AC_CR_ROM_n_0),
        .VLC_AC({VLC_AC[10],VLC_AC[8],VLC_AC[6:4],VLC_AC[2]}),
        .\VLC_AC_reg[10] ({U_AC_CR_ROM_n_16,U_AC_CR_ROM_n_18,U_AC_CR_ROM_n_20,U_AC_CR_ROM_n_21,U_AC_CR_ROM_n_22,U_AC_CR_ROM_n_24}),
        .VLC_DC(VLC_DC),
        .\VLC_reg[3] ({U_DC_CR_ROM_n_10,U_DC_CR_ROM_n_11,U_DC_CR_ROM_n_12}),
        .\VLC_reg[5] (U_DC_CR_ROM_n_0),
        .fifo1_q(fifo1_q[15:13]),
        .fifo2_q(fifo2_q[15:13]),
        .first_rle_word_reg(first_rle_word_reg_n_0),
        .huf_size({huf_size[3:2],huf_size[0]}),
        .\huf_sm_settings[cmp_idx] (\huf_sm_settings[cmp_idx] ),
        .rle_buf_sel_s_reg(huf_buf_sel));
  design_1_JpegEnc_0_0_DC_ROM U_DC_ROM
       (.CLK(CLK),
        .D({U_DC_ROM_n_1,U_DC_ROM_n_2,U_DC_ROM_n_3,U_DC_ROM_n_4,U_DC_ROM_n_5}),
        .\G_REG_SM[5].Reg_reg[5][cmp_idx][1] (\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ),
        .Q({U_DC_CR_ROM_n_7,U_DC_CR_ROM_n_8,U_DC_CR_ROM_n_9}),
        .RST(RST),
        .VLC_AC({VLC_AC[9],VLC_AC[7],VLC_AC[3],VLC_AC[1:0]}),
        .\VLC_AC_reg[9] ({U_AC_CR_ROM_n_17,U_AC_CR_ROM_n_19,U_AC_CR_ROM_n_23,U_AC_CR_ROM_n_25,U_AC_CR_ROM_n_26}),
        .VLC_AC_size(VLC_AC_size[3:0]),
        .\VLC_AC_size_reg[3] ({U_AC_CR_ROM_n_12,U_AC_CR_ROM_n_13,U_AC_CR_ROM_n_14,U_AC_CR_ROM_n_15}),
        .\VLC_DC_reg[3]_0 ({U_DC_CR_ROM_n_10,U_DC_CR_ROM_n_11,U_DC_CR_ROM_n_12}),
        .\VLC_DC_size_reg[3]_0 (U_DC_CR_ROM_n_0),
        .\VLC_reg[3] (VLC_DC),
        .\VLC_size_reg[1]_rep (U_DC_ROM_n_12),
        .\VLC_size_reg[1]_rep__0 (U_DC_ROM_n_13),
        .\VLC_size_reg[2]_rep (U_DC_ROM_n_10),
        .\VLC_size_reg[2]_rep__0 (U_DC_ROM_n_11),
        .\VLC_size_reg[3] ({U_DC_ROM_n_6,U_DC_ROM_n_7,U_DC_ROM_n_8,U_DC_ROM_n_9}),
        .fifo1_q(fifo1_q[14:13]),
        .fifo2_q(fifo2_q[14:13]),
        .first_rle_word_reg(first_rle_word_reg_n_0),
        .huf_size({huf_size[3:2],huf_size[0]}),
        .\huf_sm_settings[cmp_idx] (\huf_sm_settings[cmp_idx] ),
        .rle_buf_sel_s_reg(huf_buf_sel));
  design_1_JpegEnc_0_0_DoubleFifo U_DoubleFifo
       (.CLK(CLK),
        .DOBDO(DOBDO),
        .E(\waddr_reg_reg[6] ),
        .O411(O411),
        .O412(O412),
        .O413(O413),
        .Q(fifo_wbyte),
        .RST(RST),
        .\U_FIFO_2/U_RAMF/mem_reg__0 (\U_FIFO_2/U_RAMF/mem_reg__0 ),
        .\U_FIFO_2/U_RAMF/mem_reg__0_0 (\U_FIFO_2/U_RAMF/mem_reg__0_0 ),
        .bs_buf_sel(bs_buf_sel),
        .bs_fifo_empty(bs_fifo_empty),
        .\count_reg_reg[0] (fifo1_rd),
        .\count_reg_reg[0]_0 (fifo2_rd),
        .fifo_wren_reg(fifo_wren_reg_n_0),
        .huf_rd_req_s_reg(huf_rd_req_s_reg),
        .huf_rd_req_s_reg_0(huf_rd_req_s_reg_0),
        .\latch_byte_reg[7] (\latch_byte_reg[7] ),
        .out(out),
        .\waddr_reg_reg[6] (\waddr_reg_reg[6]_0 ));
  FDCE \VLC_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_5),
        .Q(VLC[0]));
  FDCE \VLC_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_CR_ROM_n_1),
        .Q(VLC[10]));
  FDCE \VLC_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_6),
        .Q(VLC[11]));
  FDCE \VLC_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_5),
        .Q(VLC[12]));
  FDCE \VLC_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_4),
        .Q(VLC[14]));
  FDCE \VLC_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_4),
        .Q(VLC[1]));
  FDCE \VLC_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_CR_ROM_n_6),
        .Q(VLC[2]));
  FDCE \VLC_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_3),
        .Q(VLC[3]));
  FDCE \VLC_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_CR_ROM_n_5),
        .Q(VLC[4]));
  FDCE \VLC_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_CR_ROM_n_4),
        .Q(VLC[5]));
  FDCE \VLC_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_CR_ROM_n_3),
        .Q(VLC[6]));
  FDCE \VLC_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_2),
        .Q(VLC[7]));
  FDCE \VLC_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_CR_ROM_n_2),
        .Q(VLC[8]));
  FDCE \VLC_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_1),
        .Q(VLC[9]));
  FDCE \VLC_size_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_9),
        .Q(\VLC_size_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "VLC_size_reg[1]" *) 
  FDCE \VLC_size_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_8),
        .Q(\VLC_size_reg_n_0_[1] ));
  (* ORIG_CELL_NAME = "VLC_size_reg[1]" *) 
  FDCE \VLC_size_reg[1]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_12),
        .Q(\VLC_size_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "VLC_size_reg[1]" *) 
  FDCE \VLC_size_reg[1]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_13),
        .Q(\VLC_size_reg[1]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "VLC_size_reg[2]" *) 
  FDCE \VLC_size_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_7),
        .Q(\VLC_size_reg_n_0_[2] ));
  (* ORIG_CELL_NAME = "VLC_size_reg[2]" *) 
  FDCE \VLC_size_reg[2]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_10),
        .Q(\VLC_size_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "VLC_size_reg[2]" *) 
  FDCE \VLC_size_reg[2]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_11),
        .Q(\VLC_size_reg[2]_rep__0_n_0 ));
  FDCE \VLC_size_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_DC_ROM_n_6),
        .Q(\VLC_size_reg_n_0_[3] ));
  (* ORIG_CELL_NAME = "VLC_size_reg[4]" *) 
  FDCE \VLC_size_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_7),
        .Q(\VLC_size_reg_n_0_[4] ));
  (* ORIG_CELL_NAME = "VLC_size_reg[4]" *) 
  FDCE \VLC_size_reg[4]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_8),
        .Q(\VLC_size_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "VLC_size_reg[4]" *) 
  FDCE \VLC_size_reg[4]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_9),
        .Q(\VLC_size_reg[4]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "VLC_size_reg[4]" *) 
  FDCE \VLC_size_reg[4]_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_10),
        .Q(\VLC_size_reg[4]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "VLC_size_reg[4]" *) 
  FDCE \VLC_size_reg[4]_rep__2 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_AC_CR_ROM_n_11),
        .Q(\VLC_size_reg[4]_rep__2_n_0 ));
  FDCE \VLI_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[0]),
        .Q(VLI_d1[0]));
  FDCE \VLI_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[10]),
        .Q(VLI_d1[10]));
  FDCE \VLI_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[11]),
        .Q(VLI_d1[11]));
  FDCE \VLI_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[1]),
        .Q(VLI_d1[1]));
  FDCE \VLI_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[2]),
        .Q(VLI_d1[2]));
  FDCE \VLI_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[3]),
        .Q(VLI_d1[3]));
  FDCE \VLI_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[4]),
        .Q(VLI_d1[4]));
  FDCE \VLI_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[5]),
        .Q(VLI_d1[5]));
  FDCE \VLI_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[6]),
        .Q(VLI_d1[6]));
  FDCE \VLI_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[7]),
        .Q(VLI_d1[7]));
  FDCE \VLI_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[8]),
        .Q(VLI_d1[8]));
  FDCE \VLI_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_r[9]),
        .Q(VLI_d1[9]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[0]_i_1 
       (.I0(fifo1_q[0]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[0]),
        .O(huf_amplitude[0]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[10]_i_1 
       (.I0(fifo1_q[10]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[10]),
        .O(huf_amplitude[10]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[11]_i_1 
       (.I0(fifo1_q[11]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[11]),
        .O(huf_amplitude[11]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[1]_i_1 
       (.I0(fifo1_q[1]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[1]),
        .O(huf_amplitude[1]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[2]_i_1 
       (.I0(fifo1_q[2]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[2]),
        .O(huf_amplitude[2]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[3]_i_1 
       (.I0(fifo1_q[3]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[3]),
        .O(huf_amplitude[3]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[4]_i_1 
       (.I0(fifo1_q[4]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[4]),
        .O(huf_amplitude[4]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[5]_i_1 
       (.I0(fifo1_q[5]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[5]),
        .O(huf_amplitude[5]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[6]_i_1 
       (.I0(fifo1_q[6]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[6]),
        .O(huf_amplitude[6]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[7]_i_1 
       (.I0(fifo1_q[7]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[7]),
        .O(huf_amplitude[7]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[8]_i_1 
       (.I0(fifo1_q[8]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[8]),
        .O(huf_amplitude[8]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \VLI_r[9]_i_1 
       (.I0(fifo1_q[9]),
        .I1(huf_buf_sel),
        .I2(fifo2_q[9]),
        .O(huf_amplitude[9]));
  FDCE \VLI_r_reg[0] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[0]),
        .Q(VLI_r[0]));
  FDCE \VLI_r_reg[10] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[10]),
        .Q(VLI_r[10]));
  FDCE \VLI_r_reg[11] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[11]),
        .Q(VLI_r[11]));
  FDCE \VLI_r_reg[1] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[1]),
        .Q(VLI_r[1]));
  FDCE \VLI_r_reg[2] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[2]),
        .Q(VLI_r[2]));
  FDCE \VLI_r_reg[3] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[3]),
        .Q(VLI_r[3]));
  FDCE \VLI_r_reg[4] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[4]),
        .Q(VLI_r[4]));
  FDCE \VLI_r_reg[5] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[5]),
        .Q(VLI_r[5]));
  FDCE \VLI_r_reg[6] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[6]),
        .Q(VLI_r[6]));
  FDCE \VLI_r_reg[7] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[7]),
        .Q(VLI_r[7]));
  FDCE \VLI_r_reg[8] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[8]),
        .Q(VLI_r[8]));
  FDCE \VLI_r_reg[9] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_amplitude[9]),
        .Q(VLI_r[9]));
  FDCE \VLI_size_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[0]),
        .Q(VLI_size_d1[0]));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[1]" *) 
  FDCE \VLI_size_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[1]),
        .Q(VLI_size_d1[1]));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[1]" *) 
  FDCE \VLI_size_d1_reg[1]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[1]),
        .Q(\VLI_size_d1_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[2]" *) 
  FDCE \VLI_size_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[2]),
        .Q(VLI_size_d1[2]));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[2]" *) 
  FDCE \VLI_size_d1_reg[2]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[2]),
        .Q(\VLI_size_d1_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[2]" *) 
  FDCE \VLI_size_d1_reg[2]_rep__0 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[2]),
        .Q(\VLI_size_d1_reg[2]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[2]" *) 
  FDCE \VLI_size_d1_reg[2]_rep__1 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[2]),
        .Q(\VLI_size_d1_reg[2]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[3]" *) 
  FDCE \VLI_size_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[3]),
        .Q(VLI_size_d1[3]));
  (* ORIG_CELL_NAME = "VLI_size_d1_reg[3]" *) 
  FDCE \VLI_size_d1_reg[3]_rep 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(VLI_size_r[3]),
        .Q(\VLI_size_d1_reg[3]_rep_n_0 ));
  FDCE \VLI_size_r_reg[0] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_size[0]),
        .Q(VLI_size_r[0]));
  FDCE \VLI_size_r_reg[1] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_size[1]),
        .Q(VLI_size_r[1]));
  FDCE \VLI_size_r_reg[2] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_size[2]),
        .Q(VLI_size_r[2]));
  FDCE \VLI_size_r_reg[3] 
       (.C(CLK),
        .CE(huf_rden),
        .CLR(RST),
        .D(huf_size[3]),
        .Q(VLI_size_r[3]));
  LUT6 #(
    .INIT(64'h4545444544444544)) 
    \bit_ptr[0]_i_1 
       (.I0(sof),
        .I1(\bit_ptr[0]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(VLI_size_d1[0]),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\bit_ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000001DFFE200)) 
    \bit_ptr[0]_i_2 
       (.I0(huf_rden),
        .I1(first_rle_word_reg_n_0),
        .I2(d_val_d1),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\bit_ptr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444544)) 
    \bit_ptr[0]_rep_i_1 
       (.I0(sof),
        .I1(\bit_ptr[0]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(VLI_size_d1[0]),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\bit_ptr[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444544)) 
    \bit_ptr[0]_rep_i_1__0 
       (.I0(sof),
        .I1(\bit_ptr[0]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(VLI_size_d1[0]),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\bit_ptr[0]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \bit_ptr[1]_i_1 
       (.I0(sof),
        .I1(\bit_ptr[1]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\bit_ptr[1]_i_3_n_0 ),
        .O(\bit_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444441141414)) 
    \bit_ptr[1]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_ptr_reg_n_0_[1] ),
        .I2(VLI_size_d1[1]),
        .I3(VLI_size_d1[0]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(HFW_running),
        .O(\bit_ptr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \bit_ptr[1]_i_3 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .O(\bit_ptr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \bit_ptr[1]_rep_i_1 
       (.I0(sof),
        .I1(\bit_ptr[1]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\bit_ptr[1]_i_3_n_0 ),
        .O(\bit_ptr[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \bit_ptr[1]_rep_i_1__0 
       (.I0(sof),
        .I1(\bit_ptr[1]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\bit_ptr[1]_i_3_n_0 ),
        .O(\bit_ptr[1]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \bit_ptr[1]_rep_i_1__1 
       (.I0(sof),
        .I1(\bit_ptr[1]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\bit_ptr[1]_i_3_n_0 ),
        .O(\bit_ptr[1]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \bit_ptr[1]_rep_i_1__2 
       (.I0(sof),
        .I1(\bit_ptr[1]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\bit_ptr[1]_i_3_n_0 ),
        .O(\bit_ptr[1]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4545454444444544)) 
    \bit_ptr[1]_rep_i_1__3 
       (.I0(sof),
        .I1(\bit_ptr[1]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\bit_ptr[1]_i_3_n_0 ),
        .O(\bit_ptr[1]_rep_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444445)) 
    \bit_ptr[2]_i_1 
       (.I0(sof),
        .I1(\bit_ptr[2]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_ptr[2]_i_3_n_0 ),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44141444)) 
    \bit_ptr[2]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\bit_ptr_reg_n_0_[2] ),
        .I2(\bit_ptr[4]_i_4_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\bit_ptr[2]_i_4_n_0 ),
        .O(\bit_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h077FF880F880077F)) 
    \bit_ptr[2]_i_3 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(VLI_size_d1[1]),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(VLI_size_d1[2]),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \bit_ptr[2]_i_4 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\bit_ptr[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444445)) 
    \bit_ptr[2]_rep_i_1 
       (.I0(sof),
        .I1(\bit_ptr[2]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_ptr[2]_i_3_n_0 ),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444445)) 
    \bit_ptr[2]_rep_i_1__0 
       (.I0(sof),
        .I1(\bit_ptr[2]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_ptr[2]_i_3_n_0 ),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444445)) 
    \bit_ptr[2]_rep_i_1__1 
       (.I0(sof),
        .I1(\bit_ptr[2]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_ptr[2]_i_3_n_0 ),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444445)) 
    \bit_ptr[2]_rep_i_1__2 
       (.I0(sof),
        .I1(\bit_ptr[2]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_ptr[2]_i_3_n_0 ),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4545444544444445)) 
    \bit_ptr[2]_rep_i_1__3 
       (.I0(sof),
        .I1(\bit_ptr[2]_i_2_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\bit_ptr[2]_i_3_n_0 ),
        .I4(HFW_running),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\bit_ptr[2]_rep_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5445455444444444)) 
    \bit_ptr[3]_i_1 
       (.I0(sof),
        .I1(\bit_ptr[3]_i_2_n_0 ),
        .I2(num_fifo_wrs[0]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr[3]_i_3_n_0 ),
        .I5(\bit_ptr[3]_i_4_n_0 ),
        .O(\bit_ptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEBBEAAAA)) 
    \bit_ptr[3]_i_2 
       (.I0(\pad_byte[7]_i_1_n_0 ),
        .I1(\bit_ptr[4]_i_7_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\bit_ptr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8E888E888E888)) 
    \bit_ptr[3]_i_3 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg_n_0_[1] ),
        .I3(VLI_size_d1[1]),
        .I4(VLI_size_d1[0]),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\bit_ptr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bit_ptr[3]_i_4 
       (.I0(\state_reg_n_0_[1] ),
        .I1(HFW_running),
        .O(\bit_ptr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5445455444444444)) 
    \bit_ptr[3]_rep_i_1 
       (.I0(sof),
        .I1(\bit_ptr[3]_i_2_n_0 ),
        .I2(num_fifo_wrs[0]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr[3]_i_3_n_0 ),
        .I5(\bit_ptr[3]_i_4_n_0 ),
        .O(\bit_ptr[3]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5445455444444444)) 
    \bit_ptr[3]_rep_i_1__0 
       (.I0(sof),
        .I1(\bit_ptr[3]_i_2_n_0 ),
        .I2(num_fifo_wrs[0]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr[3]_i_3_n_0 ),
        .I5(\bit_ptr[3]_i_4_n_0 ),
        .O(\bit_ptr[3]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5445455444444444)) 
    \bit_ptr[3]_rep_i_1__1 
       (.I0(sof),
        .I1(\bit_ptr[3]_i_2_n_0 ),
        .I2(num_fifo_wrs[0]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr[3]_i_3_n_0 ),
        .I5(\bit_ptr[3]_i_4_n_0 ),
        .O(\bit_ptr[3]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5445455444444444)) 
    \bit_ptr[3]_rep_i_1__2 
       (.I0(sof),
        .I1(\bit_ptr[3]_i_2_n_0 ),
        .I2(num_fifo_wrs[0]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr[3]_i_3_n_0 ),
        .I5(\bit_ptr[3]_i_4_n_0 ),
        .O(\bit_ptr[3]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFAABFAEBFAA)) 
    \bit_ptr[4]_i_1 
       (.I0(sof),
        .I1(HFW_running),
        .I2(\bit_ptr[4]_i_3_n_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\bit_ptr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45444444)) 
    \bit_ptr[4]_i_2 
       (.I0(sof),
        .I1(\bit_ptr[4]_i_5_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\bit_ptr[4]_i_4_n_0 ),
        .I4(\bit_ptr[4]_i_6_n_0 ),
        .O(\bit_ptr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hDAB8)) 
    \bit_ptr[4]_i_3 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I2(num_fifo_wrs[1]),
        .I3(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\bit_ptr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bit_ptr[4]_i_4 
       (.I0(d_val_d1),
        .I1(first_rle_word_reg_n_0),
        .I2(huf_rden),
        .O(\bit_ptr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000017E8)) 
    \bit_ptr[4]_i_5 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\bit_ptr[3]_i_3_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\state_reg_n_0_[0] ),
        .I5(HFW_running),
        .O(\bit_ptr[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \bit_ptr[4]_i_6 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr[4]_i_7_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\bit_ptr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8E888E888E888)) 
    \bit_ptr[4]_i_7 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\bit_ptr[4]_i_7_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[0]" *) 
  FDCE \bit_ptr_reg[0] 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[0]_i_1_n_0 ),
        .Q(\bit_ptr_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[0]" *) 
  FDCE \bit_ptr_reg[0]_rep 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[0]_rep_i_1_n_0 ),
        .Q(\bit_ptr_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[0]" *) 
  FDCE \bit_ptr_reg[0]_rep__0 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[0]_rep_i_1__0_n_0 ),
        .Q(\bit_ptr_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[1]" *) 
  FDCE \bit_ptr_reg[1] 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[1]_i_1_n_0 ),
        .Q(\bit_ptr_reg_n_0_[1] ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[1]" *) 
  FDCE \bit_ptr_reg[1]_rep 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[1]_rep_i_1_n_0 ),
        .Q(\bit_ptr_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[1]" *) 
  FDCE \bit_ptr_reg[1]_rep__0 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[1]_rep_i_1__0_n_0 ),
        .Q(\bit_ptr_reg[1]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[1]" *) 
  FDCE \bit_ptr_reg[1]_rep__1 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[1]_rep_i_1__1_n_0 ),
        .Q(\bit_ptr_reg[1]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[1]" *) 
  FDCE \bit_ptr_reg[1]_rep__2 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[1]_rep_i_1__2_n_0 ),
        .Q(\bit_ptr_reg[1]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[1]" *) 
  FDCE \bit_ptr_reg[1]_rep__3 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[1]_rep_i_1__3_n_0 ),
        .Q(\bit_ptr_reg[1]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[2]" *) 
  FDCE \bit_ptr_reg[2] 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[2]_i_1_n_0 ),
        .Q(\bit_ptr_reg_n_0_[2] ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[2]" *) 
  FDCE \bit_ptr_reg[2]_rep 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[2]_rep_i_1_n_0 ),
        .Q(\bit_ptr_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[2]" *) 
  FDCE \bit_ptr_reg[2]_rep__0 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[2]_rep_i_1__0_n_0 ),
        .Q(\bit_ptr_reg[2]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[2]" *) 
  FDCE \bit_ptr_reg[2]_rep__1 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[2]_rep_i_1__1_n_0 ),
        .Q(\bit_ptr_reg[2]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[2]" *) 
  FDCE \bit_ptr_reg[2]_rep__2 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[2]_rep_i_1__2_n_0 ),
        .Q(\bit_ptr_reg[2]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[2]" *) 
  FDCE \bit_ptr_reg[2]_rep__3 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[2]_rep_i_1__3_n_0 ),
        .Q(\bit_ptr_reg[2]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[3]" *) 
  FDCE \bit_ptr_reg[3] 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[3]_i_1_n_0 ),
        .Q(num_fifo_wrs[0]));
  (* ORIG_CELL_NAME = "bit_ptr_reg[3]" *) 
  FDCE \bit_ptr_reg[3]_rep 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[3]_rep_i_1_n_0 ),
        .Q(\bit_ptr_reg[3]_rep_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[3]" *) 
  FDCE \bit_ptr_reg[3]_rep__0 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[3]_rep_i_1__0_n_0 ),
        .Q(\bit_ptr_reg[3]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[3]" *) 
  FDCE \bit_ptr_reg[3]_rep__1 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[3]_rep_i_1__1_n_0 ),
        .Q(\bit_ptr_reg[3]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "bit_ptr_reg[3]" *) 
  FDCE \bit_ptr_reg[3]_rep__2 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[3]_rep_i_1__2_n_0 ),
        .Q(\bit_ptr_reg[3]_rep__2_n_0 ));
  FDCE \bit_ptr_reg[4] 
       (.C(CLK),
        .CE(\bit_ptr[4]_i_1_n_0 ),
        .CLR(RST),
        .D(\bit_ptr[4]_i_2_n_0 ),
        .Q(num_fifo_wrs[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \block_cnt[0]_i_4 
       (.I0(block_cnt_reg[0]),
        .O(\block_cnt[0]_i_4_n_0 ));
  FDRE \block_cnt_reg[0] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[0]_i_3_n_7 ),
        .Q(block_cnt_reg[0]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\block_cnt_reg[0]_i_3_n_0 ,\block_cnt_reg[0]_i_3_n_1 ,\block_cnt_reg[0]_i_3_n_2 ,\block_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\block_cnt_reg[0]_i_3_n_4 ,\block_cnt_reg[0]_i_3_n_5 ,\block_cnt_reg[0]_i_3_n_6 ,\block_cnt_reg[0]_i_3_n_7 }),
        .S({block_cnt_reg[3:1],\block_cnt[0]_i_4_n_0 }));
  FDRE \block_cnt_reg[10] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[8]_i_1_n_5 ),
        .Q(block_cnt_reg[10]),
        .R(sof_reg));
  FDRE \block_cnt_reg[11] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[8]_i_1_n_4 ),
        .Q(block_cnt_reg[11]),
        .R(sof_reg));
  FDRE \block_cnt_reg[12] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[12]_i_1_n_7 ),
        .Q(block_cnt_reg[12]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[12]_i_1 
       (.CI(\block_cnt_reg[8]_i_1_n_0 ),
        .CO({\block_cnt_reg[12]_i_1_n_0 ,\block_cnt_reg[12]_i_1_n_1 ,\block_cnt_reg[12]_i_1_n_2 ,\block_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\block_cnt_reg[12]_i_1_n_4 ,\block_cnt_reg[12]_i_1_n_5 ,\block_cnt_reg[12]_i_1_n_6 ,\block_cnt_reg[12]_i_1_n_7 }),
        .S(block_cnt_reg[15:12]));
  FDRE \block_cnt_reg[13] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[12]_i_1_n_6 ),
        .Q(block_cnt_reg[13]),
        .R(sof_reg));
  FDRE \block_cnt_reg[14] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[12]_i_1_n_5 ),
        .Q(block_cnt_reg[14]),
        .R(sof_reg));
  FDRE \block_cnt_reg[15] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[12]_i_1_n_4 ),
        .Q(block_cnt_reg[15]),
        .R(sof_reg));
  FDRE \block_cnt_reg[16] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[16]_i_1_n_7 ),
        .Q(block_cnt_reg[16]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[16]_i_1 
       (.CI(\block_cnt_reg[12]_i_1_n_0 ),
        .CO({\block_cnt_reg[16]_i_1_n_0 ,\block_cnt_reg[16]_i_1_n_1 ,\block_cnt_reg[16]_i_1_n_2 ,\block_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\block_cnt_reg[16]_i_1_n_4 ,\block_cnt_reg[16]_i_1_n_5 ,\block_cnt_reg[16]_i_1_n_6 ,\block_cnt_reg[16]_i_1_n_7 }),
        .S(block_cnt_reg[19:16]));
  FDRE \block_cnt_reg[17] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[16]_i_1_n_6 ),
        .Q(block_cnt_reg[17]),
        .R(sof_reg));
  FDRE \block_cnt_reg[18] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[16]_i_1_n_5 ),
        .Q(block_cnt_reg[18]),
        .R(sof_reg));
  FDRE \block_cnt_reg[19] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[16]_i_1_n_4 ),
        .Q(block_cnt_reg[19]),
        .R(sof_reg));
  FDRE \block_cnt_reg[1] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[0]_i_3_n_6 ),
        .Q(block_cnt_reg[1]),
        .R(sof_reg));
  FDRE \block_cnt_reg[20] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[20]_i_1_n_7 ),
        .Q(block_cnt_reg[20]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[20]_i_1 
       (.CI(\block_cnt_reg[16]_i_1_n_0 ),
        .CO({\block_cnt_reg[20]_i_1_n_0 ,\block_cnt_reg[20]_i_1_n_1 ,\block_cnt_reg[20]_i_1_n_2 ,\block_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\block_cnt_reg[20]_i_1_n_4 ,\block_cnt_reg[20]_i_1_n_5 ,\block_cnt_reg[20]_i_1_n_6 ,\block_cnt_reg[20]_i_1_n_7 }),
        .S(block_cnt_reg[23:20]));
  FDRE \block_cnt_reg[21] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[20]_i_1_n_6 ),
        .Q(block_cnt_reg[21]),
        .R(sof_reg));
  FDRE \block_cnt_reg[22] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[20]_i_1_n_5 ),
        .Q(block_cnt_reg[22]),
        .R(sof_reg));
  FDRE \block_cnt_reg[23] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[20]_i_1_n_4 ),
        .Q(block_cnt_reg[23]),
        .R(sof_reg));
  FDRE \block_cnt_reg[24] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[24]_i_1_n_7 ),
        .Q(block_cnt_reg[24]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[24]_i_1 
       (.CI(\block_cnt_reg[20]_i_1_n_0 ),
        .CO({\NLW_block_cnt_reg[24]_i_1_CO_UNCONNECTED [3],\block_cnt_reg[24]_i_1_n_1 ,\block_cnt_reg[24]_i_1_n_2 ,\block_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\block_cnt_reg[24]_i_1_n_4 ,\block_cnt_reg[24]_i_1_n_5 ,\block_cnt_reg[24]_i_1_n_6 ,\block_cnt_reg[24]_i_1_n_7 }),
        .S(block_cnt_reg[27:24]));
  FDRE \block_cnt_reg[25] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[24]_i_1_n_6 ),
        .Q(block_cnt_reg[25]),
        .R(sof_reg));
  FDRE \block_cnt_reg[26] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[24]_i_1_n_5 ),
        .Q(block_cnt_reg[26]),
        .R(sof_reg));
  FDRE \block_cnt_reg[27] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[24]_i_1_n_4 ),
        .Q(block_cnt_reg[27]),
        .R(sof_reg));
  FDRE \block_cnt_reg[2] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[0]_i_3_n_5 ),
        .Q(block_cnt_reg[2]),
        .R(sof_reg));
  FDRE \block_cnt_reg[3] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[0]_i_3_n_4 ),
        .Q(block_cnt_reg[3]),
        .R(sof_reg));
  FDRE \block_cnt_reg[4] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[4]_i_1_n_7 ),
        .Q(block_cnt_reg[4]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[4]_i_1 
       (.CI(\block_cnt_reg[0]_i_3_n_0 ),
        .CO({\block_cnt_reg[4]_i_1_n_0 ,\block_cnt_reg[4]_i_1_n_1 ,\block_cnt_reg[4]_i_1_n_2 ,\block_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\block_cnt_reg[4]_i_1_n_4 ,\block_cnt_reg[4]_i_1_n_5 ,\block_cnt_reg[4]_i_1_n_6 ,\block_cnt_reg[4]_i_1_n_7 }),
        .S(block_cnt_reg[7:4]));
  FDRE \block_cnt_reg[5] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[4]_i_1_n_6 ),
        .Q(block_cnt_reg[5]),
        .R(sof_reg));
  FDRE \block_cnt_reg[6] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[4]_i_1_n_5 ),
        .Q(block_cnt_reg[6]),
        .R(sof_reg));
  FDRE \block_cnt_reg[7] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[4]_i_1_n_4 ),
        .Q(block_cnt_reg[7]),
        .R(sof_reg));
  FDRE \block_cnt_reg[8] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[8]_i_1_n_7 ),
        .Q(block_cnt_reg[8]),
        .R(sof_reg));
  CARRY4 \block_cnt_reg[8]_i_1 
       (.CI(\block_cnt_reg[4]_i_1_n_0 ),
        .CO({\block_cnt_reg[8]_i_1_n_0 ,\block_cnt_reg[8]_i_1_n_1 ,\block_cnt_reg[8]_i_1_n_2 ,\block_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\block_cnt_reg[8]_i_1_n_4 ,\block_cnt_reg[8]_i_1_n_5 ,\block_cnt_reg[8]_i_1_n_6 ,\block_cnt_reg[8]_i_1_n_7 }),
        .S(block_cnt_reg[11:8]));
  FDRE \block_cnt_reg[9] 
       (.C(CLK),
        .CE(block_cnt0),
        .D(\block_cnt_reg[8]_i_1_n_6 ),
        .Q(block_cnt_reg[9]),
        .R(sof_reg));
  FDCE d_val_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(huf_rden),
        .Q(d_val_d1));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[0]_i_1 
       (.I0(pad_byte[0]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[15] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[7] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[1]_i_1 
       (.I0(pad_byte[1]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[16] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[8] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[2]_i_1 
       (.I0(pad_byte[2]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[17] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[9] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[3]_i_1 
       (.I0(pad_byte[3]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[18] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[10] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[4]_i_1 
       (.I0(pad_byte[4]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[19] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[11] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[5]_i_1 
       (.I0(pad_byte[5]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[20] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[12] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[6]_i_1 
       (.I0(pad_byte[6]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[21] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[13] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \fifo_wbyte[7]_i_1 
       (.I0(pad_byte[7]),
        .I1(pad_reg),
        .I2(\word_reg_reg_n_0_[22] ),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\word_reg_reg_n_0_[14] ),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wbyte[7]_i_1_n_0 ));
  FDCE \fifo_wbyte_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[0]_i_1_n_0 ),
        .Q(fifo_wbyte[0]));
  FDCE \fifo_wbyte_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[1]_i_1_n_0 ),
        .Q(fifo_wbyte[1]));
  FDCE \fifo_wbyte_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[2]_i_1_n_0 ),
        .Q(fifo_wbyte[2]));
  FDCE \fifo_wbyte_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[3]_i_1_n_0 ),
        .Q(fifo_wbyte[3]));
  FDCE \fifo_wbyte_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[4]_i_1_n_0 ),
        .Q(fifo_wbyte[4]));
  FDCE \fifo_wbyte_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[5]_i_1_n_0 ),
        .Q(fifo_wbyte[5]));
  FDCE \fifo_wbyte_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[6]_i_1_n_0 ),
        .Q(fifo_wbyte[6]));
  FDCE \fifo_wbyte_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wbyte[7]_i_1_n_0 ),
        .Q(fifo_wbyte[7]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    fifo_wren_i_1
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(HFW_running),
        .I3(ready_HFW_reg_n_0),
        .O(fifo_wren_i_1_n_0));
  FDCE fifo_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo_wren_i_1_n_0),
        .Q(fifo_wren_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFF03FF00007800)) 
    \fifo_wrt_cnt[0]_i_1 
       (.I0(\fifo_wrt_cnt_reg_n_0_[1] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(HFW_running),
        .I4(ready_HFW_reg_n_0),
        .I5(\fifo_wrt_cnt_reg_n_0_[0] ),
        .O(\fifo_wrt_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF17FF00008800)) 
    \fifo_wrt_cnt[1]_i_1 
       (.I0(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(HFW_running),
        .I4(ready_HFW_reg_n_0),
        .I5(\fifo_wrt_cnt_reg_n_0_[1] ),
        .O(\fifo_wrt_cnt[1]_i_1_n_0 ));
  FDCE \fifo_wrt_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wrt_cnt[0]_i_1_n_0 ),
        .Q(\fifo_wrt_cnt_reg_n_0_[0] ));
  FDCE \fifo_wrt_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\fifo_wrt_cnt[1]_i_1_n_0 ),
        .Q(\fifo_wrt_cnt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFCFFFFFF000A000A)) 
    first_rle_word_i_1
       (.I0(huf_start),
        .I1(\bit_ptr[4]_i_4_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_3_n_0 ),
        .I5(first_rle_word_reg_n_0),
        .O(first_rle_word_i_1_n_0));
  FDCE first_rle_word_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(first_rle_word_i_1_n_0),
        .Q(first_rle_word_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hF000E000)) 
    g0_b10__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g0_b10__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hF800F000)) 
    g0_b11__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g0_b11__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hFC00F800)) 
    g0_b12__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g0_b12__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hFE00FC00)) 
    g0_b13__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g0_b13__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    g0_b14
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g0_b14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFC)) 
    g0_b21
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g0_b21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    g0_b22
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(VLI_size_d1[2]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g0_b22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    g0_b7__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g0_b7__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hC0008000)) 
    g0_b8__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(VLI_size_d1[2]),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g0_b8__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hE000C000)) 
    g0_b9__19
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g0_b9__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    g1_b13
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g1_b13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hFFC0FF80)) 
    g1_b14
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g1_b14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hFFE0FFC0)) 
    g2_b13
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g2_b13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFF0FFE0)) 
    g2_b14
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g2_b14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hFFF8FFF0)) 
    g3_b13
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(g3_b13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hFFFCFFF8)) 
    g3_b14
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(g3_b14_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    image_area_size0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[31:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_image_area_size0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q[15:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_image_area_size0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_image_area_size0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_image_area_size0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_image_area_size0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_image_area_size0_OVERFLOW_UNCONNECTED),
        .P({NLW_image_area_size0_P_UNCONNECTED[47:32],image_area_size0_n_74,image_area_size0_n_75,image_area_size0_n_76,image_area_size0_n_77,image_area_size0_n_78,image_area_size0_n_79,image_area_size0_n_80,image_area_size0_n_81,image_area_size0_n_82,image_area_size0_n_83,image_area_size0_n_84,image_area_size0_n_85,image_area_size0_n_86,image_area_size0_n_87,image_area_size0_n_88,image_area_size0_n_89,image_area_size0_n_90,image_area_size0_n_91,image_area_size0_n_92,image_area_size0_n_93,image_area_size0_n_94,image_area_size0_n_95,image_area_size0_n_96,image_area_size0_n_97,image_area_size0_n_98,image_area_size0_n_99,image_area_size0_n_100,image_area_size0_n_101,image_area_size0_n_102,image_area_size0_n_103,image_area_size0_n_104,image_area_size0_n_105}),
        .PATTERNBDETECT(NLW_image_area_size0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_image_area_size0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_image_area_size0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_image_area_size0_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_10
       (.I0(image_area_size0_n_76),
        .I1(block_cnt_reg[24]),
        .I2(image_area_size0_n_74),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[26]),
        .O(last_block_i_10_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_12
       (.I0(last_block_i_20_n_0),
        .I1(image_area_size0_n_89),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[11]),
        .O(last_block_i_12_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_13
       (.I0(last_block_i_21_n_0),
        .I1(image_area_size0_n_92),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[8]),
        .O(last_block_i_13_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_14
       (.I0(last_block_i_22_n_0),
        .I1(image_area_size0_n_95),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[5]),
        .O(last_block_i_14_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_15
       (.I0(last_block_i_23_n_0),
        .I1(image_area_size0_n_98),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[2]),
        .O(last_block_i_15_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_16
       (.I0(image_area_size0_n_79),
        .I1(block_cnt_reg[21]),
        .I2(image_area_size0_n_77),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[23]),
        .O(last_block_i_16_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_17
       (.I0(image_area_size0_n_81),
        .I1(block_cnt_reg[19]),
        .I2(image_area_size0_n_82),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[18]),
        .O(last_block_i_17_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_18
       (.I0(image_area_size0_n_84),
        .I1(block_cnt_reg[16]),
        .I2(image_area_size0_n_85),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[15]),
        .O(last_block_i_18_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_19
       (.I0(image_area_size0_n_87),
        .I1(block_cnt_reg[13]),
        .I2(image_area_size0_n_88),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[12]),
        .O(last_block_i_19_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_20
       (.I0(image_area_size0_n_90),
        .I1(block_cnt_reg[10]),
        .I2(image_area_size0_n_91),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[9]),
        .O(last_block_i_20_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_21
       (.I0(image_area_size0_n_93),
        .I1(block_cnt_reg[7]),
        .I2(image_area_size0_n_94),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[6]),
        .O(last_block_i_21_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_22
       (.I0(image_area_size0_n_96),
        .I1(block_cnt_reg[4]),
        .I2(image_area_size0_n_97),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[3]),
        .O(last_block_i_22_n_0));
  LUT5 #(
    .INIT(32'h90000933)) 
    last_block_i_23
       (.I0(image_area_size0_n_100),
        .I1(block_cnt_reg[0]),
        .I2(image_area_size0_n_99),
        .I3(last_block_reg_i_11),
        .I4(block_cnt_reg[1]),
        .O(last_block_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    last_block_i_3
       (.I0(block_cnt_reg[27]),
        .O(last_block_i_3_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_4
       (.I0(last_block_i_10_n_0),
        .I1(image_area_size0_n_75),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[25]),
        .O(last_block_i_4_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_6
       (.I0(last_block_i_16_n_0),
        .I1(image_area_size0_n_78),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[22]),
        .O(last_block_i_6_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_7
       (.I0(last_block_i_17_n_0),
        .I1(image_area_size0_n_80),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[20]),
        .O(last_block_i_7_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_8
       (.I0(last_block_i_18_n_0),
        .I1(image_area_size0_n_83),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[17]),
        .O(last_block_i_8_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    last_block_i_9
       (.I0(last_block_i_19_n_0),
        .I1(image_area_size0_n_86),
        .I2(last_block_reg_i_11),
        .I3(block_cnt_reg[14]),
        .O(last_block_i_9_n_0));
  FDCE last_block_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(last_block_reg_i_1_n_2),
        .Q(last_block));
  CARRY4 last_block_reg_i_1
       (.CI(last_block_reg_i_2_n_0),
        .CO({NLW_last_block_reg_i_1_CO_UNCONNECTED[3:2],last_block_reg_i_1_n_2,last_block_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_block_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,last_block_i_3_n_0,last_block_i_4_n_0}));
  CARRY4 last_block_reg_i_2
       (.CI(last_block_reg_i_5_n_0),
        .CO({last_block_reg_i_2_n_0,last_block_reg_i_2_n_1,last_block_reg_i_2_n_2,last_block_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_block_reg_i_2_O_UNCONNECTED[3:0]),
        .S({last_block_i_6_n_0,last_block_i_7_n_0,last_block_i_8_n_0,last_block_i_9_n_0}));
  CARRY4 last_block_reg_i_5
       (.CI(1'b0),
        .CO({last_block_reg_i_5_n_0,last_block_reg_i_5_n_1,last_block_reg_i_5_n_2,last_block_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_block_reg_i_5_O_UNCONNECTED[3:0]),
        .S({last_block_i_12_n_0,last_block_i_13_n_0,last_block_i_14_n_0,last_block_i_15_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \pad_byte[0]_i_1 
       (.I0(\word_reg_reg_n_0_[15] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(p_7_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01030303)) 
    \pad_byte[1]_i_1 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(\bit_ptr_reg_n_0_[2] ),
        .I5(\word_reg_reg_n_0_[16] ),
        .O(p_7_out[1]));
  LUT5 #(
    .INIT(32'hAAAAAABF)) 
    \pad_byte[2]_i_1 
       (.I0(\word_reg_reg_n_0_[17] ),
        .I1(\bit_ptr_reg_n_0_[2] ),
        .I2(\bit_ptr_reg_n_0_[1] ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(p_7_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000507)) 
    \pad_byte[3]_i_1 
       (.I0(\bit_ptr_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\bit_ptr_reg_n_0_[1] ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg_reg_n_0_[18] ),
        .O(p_7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \pad_byte[4]_i_1 
       (.I0(\word_reg_reg_n_0_[19] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg_n_0_[2] ),
        .O(p_7_out[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABF)) 
    \pad_byte[5]_i_1 
       (.I0(\word_reg_reg_n_0_[20] ),
        .I1(\bit_ptr_reg_n_0_[1] ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\bit_ptr_reg_n_0_[2] ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(p_7_out[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \pad_byte[6]_i_1 
       (.I0(\word_reg_reg_n_0_[21] ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr_reg_n_0_[2] ),
        .O(p_7_out[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \pad_byte[7]_i_1 
       (.I0(HFW_running),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\pad_byte[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \pad_byte[7]_i_2 
       (.I0(\word_reg_reg_n_0_[22] ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\bit_ptr_reg_n_0_[2] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(p_7_out[7]));
  FDCE \pad_byte_reg[0] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[0]),
        .Q(pad_byte[0]));
  FDCE \pad_byte_reg[1] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[1]),
        .Q(pad_byte[1]));
  FDCE \pad_byte_reg[2] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[2]),
        .Q(pad_byte[2]));
  FDCE \pad_byte_reg[3] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[3]),
        .Q(pad_byte[3]));
  FDCE \pad_byte_reg[4] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[4]),
        .Q(pad_byte[4]));
  FDCE \pad_byte_reg[5] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[5]),
        .Q(pad_byte[5]));
  FDCE \pad_byte_reg[6] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[6]),
        .Q(pad_byte[6]));
  FDCE \pad_byte_reg[7] 
       (.C(CLK),
        .CE(\pad_byte[7]_i_1_n_0 ),
        .CLR(RST),
        .D(p_7_out[7]),
        .Q(pad_byte[7]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    pad_reg_i_1
       (.I0(HFW_running),
        .I1(\state_reg_n_0_[0] ),
        .I2(pad_reg_i_2_n_0),
        .I3(pad_reg),
        .O(pad_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hA2888A80FFFFFFFF)) 
    pad_reg_i_2
       (.I0(HFW_running),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I3(num_fifo_wrs[1]),
        .I4(\fifo_wrt_cnt_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[1] ),
        .O(pad_reg_i_2_n_0));
  FDCE pad_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pad_reg_i_1_n_0),
        .Q(pad_reg));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \raddr_reg[5]_i_1__1 
       (.I0(huf_buf_sel),
        .I1(huf_rden),
        .I2(empty_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \raddr_reg[5]_i_1__2 
       (.I0(huf_buf_sel),
        .I1(huf_rden),
        .I2(empty_reg_reg),
        .O(\raddr_reg_reg[5] ));
  LUT5 #(
    .INIT(32'h44544444)) 
    rd_en_s_i_1
       (.I0(huf_fifo_empty),
        .I1(start_pb_d1),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(ready_HFW4_out),
        .O(rd_en_s_i_1_n_0));
  FDCE rd_en_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_s_i_1_n_0),
        .Q(huf_rden));
  LUT6 #(
    .INIT(64'h0000000009730000)) 
    ready_HFW_i_1
       (.I0(\fifo_wrt_cnt_reg_n_0_[1] ),
        .I1(num_fifo_wrs[1]),
        .I2(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(HFW_running),
        .I5(ready_HFW_reg_n_0),
        .O(ready_HFW4_out));
  FDCE ready_HFW_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ready_HFW4_out),
        .Q(ready_HFW_reg_n_0));
  LUT6 #(
    .INIT(64'h8888888880008080)) 
    ready_pb_i_1__2
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(huf_fifo_empty),
        .I3(\state[1]_i_3_n_0 ),
        .I4(last_block),
        .I5(\state_reg_n_0_[0] ),
        .O(ready_pb_i_1__2_n_0));
  FDCE ready_pb_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ready_pb_i_1__2_n_0),
        .Q(huf_ready));
  FDCE rle_buf_sel_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_reg),
        .Q(huf_buf_sel));
  FDCE start_pb_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(huf_start),
        .Q(start_pb_d1));
  LUT6 #(
    .INIT(64'hAAAAFBC8CCCCFFCC)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\bit_ptr[4]_i_4_n_0 ),
        .I3(huf_start),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[0]_i_3_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404555555)) 
    \state[0]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(last_block),
        .I2(\state[1]_i_3_n_0 ),
        .I3(empty_reg),
        .I4(huf_buf_sel),
        .I5(empty_reg_reg),
        .O(\state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00822A0A)) 
    \state[0]_i_3 
       (.I0(HFW_running),
        .I1(\fifo_wrt_cnt_reg_n_0_[1] ),
        .I2(num_fifo_wrs[1]),
        .I3(\fifo_wrt_cnt_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFFAAAA0000)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(huf_fifo_empty),
        .I2(last_block),
        .I3(\state[1]_i_3_n_0 ),
        .I4(\state[1]_i_4_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[1]_i_3 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF720050)) 
    \state[1]_i_4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_ptr[4]_i_4_n_0 ),
        .I2(huf_start),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state[0]_i_3_n_0 ),
        .O(\state[1]_i_4_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \word_reg0_inferred__0/word_reg[0]_i_9 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[2]_i_31_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg0_inferred__0/word_reg[2]_i_32_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \word_reg0_inferred__0/word_reg[10]_i_15 
       (.I0(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg0_inferred__0/word_reg[10]_i_44_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FE00FE00F0)) 
    \word_reg0_inferred__0/word_reg[10]_i_44 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg0_inferred__0/word_reg[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00F800F800F0)) 
    \word_reg0_inferred__0/word_reg[10]_i_45 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCDDFDFDFC8808080)) 
    \word_reg0_inferred__0/word_reg[11]_i_20 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[14]_i_61_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \word_reg0_inferred__0/word_reg[12]_i_12 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[14]_i_61_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[12]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \word_reg0_inferred__0/word_reg[13]_i_19 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg0_inferred__0/word_reg[14]_i_61_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F800F800F000)) 
    \word_reg0_inferred__0/word_reg[13]_i_20 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\word_reg[21]_i_9_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[17]_i_49_n_0 ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \word_reg0_inferred__0/word_reg[14]_i_20 
       (.I0(\word_reg0_inferred__0/word_reg[15]_i_39_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg0_inferred__0/word_reg[14]_i_61_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000003333FFF8)) 
    \word_reg0_inferred__0/word_reg[14]_i_61 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg0_inferred__0/word_reg[14]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h005500FE005400F0)) 
    \word_reg0_inferred__0/word_reg[14]_i_62 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h000F000E000E000E)) 
    \word_reg0_inferred__0/word_reg[15]_i_39 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \word_reg0_inferred__0/word_reg[15]_i_40 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg0_inferred__0/word_reg[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F400F400F000)) 
    \word_reg0_inferred__0/word_reg[16]_i_11 
       (.I0(\word_reg0_inferred__0/word_reg[16]_i_32_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[17]_i_49_n_0 ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[16]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg0_inferred__0/word_reg[16]_i_32 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FE00FE00F000)) 
    \word_reg0_inferred__0/word_reg[17]_i_20 
       (.I0(\word_reg[21]_i_9_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg0_inferred__0/word_reg[17]_i_49_n_0 ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \word_reg0_inferred__0/word_reg[17]_i_21 
       (.I0(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[21]_i_8_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg0_inferred__0/word_reg[17]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg0_inferred__0/word_reg[17]_i_49 
       (.I0(\VLC_size_reg_n_0_[4] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg0_inferred__0/word_reg[17]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hDCCCDDDDDCCC8888)) 
    \word_reg0_inferred__0/word_reg[18]_i_17 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\word_reg0_inferred__0/word_reg[18]_i_46_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAAAAAAAAAA)) 
    \word_reg0_inferred__0/word_reg[18]_i_18 
       (.I0(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FE00FE00FC00)) 
    \word_reg0_inferred__0/word_reg[18]_i_46 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[18]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg0_inferred__0/word_reg[1]_i_13 
       (.I0(\word_reg0_inferred__0/word_reg[4]_i_36_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[2]_i_31_n_0 ),
        .I4(\word_reg[21]_i_9_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[1]_i_38_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg0_inferred__0/word_reg[1]_i_38 
       (.I0(\word_reg0_inferred__0/word_reg[2]_i_31_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[2]_i_32_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h55FE44CC44EC44CC)) 
    \word_reg0_inferred__0/word_reg[20]_i_15 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[22]_i_10_n_0 ),
        .I5(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg0_inferred__0/word_reg[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5555555504040400)) 
    \word_reg0_inferred__0/word_reg[21]_i_3 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[21]_i_8_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[21]_i_9_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FAEA)) 
    \word_reg0_inferred__0/word_reg[22]_i_3 
       (.I0(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[22]_i_10_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \word_reg0_inferred__0/word_reg[22]_i_9 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \word_reg0_inferred__0/word_reg[2]_i_11 
       (.I0(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg0_inferred__0/word_reg[2]_i_31_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[2]_i_32_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \word_reg0_inferred__0/word_reg[2]_i_12 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[6]_i_57_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F00FFF0FEE0)) 
    \word_reg0_inferred__0/word_reg[2]_i_31 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0F080F00FFF0F880)) 
    \word_reg0_inferred__0/word_reg[2]_i_32 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCDDFDFDFC8808080)) 
    \word_reg0_inferred__0/word_reg[3]_i_16 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[6]_i_57_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    \word_reg0_inferred__0/word_reg[4]_i_12 
       (.I0(\word_reg0_inferred__0/word_reg[6]_i_20_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[4]_i_36_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg0_inferred__0/word_reg[4]_i_36 
       (.I0(\word_reg0_inferred__0/word_reg[6]_i_57_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[4]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \word_reg0_inferred__0/word_reg[5]_i_12 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[6]_i_57_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \word_reg0_inferred__0/word_reg[5]_i_13 
       (.I0(\word_reg0_inferred__0/word_reg[10]_i_44_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \word_reg0_inferred__0/word_reg[6]_i_20 
       (.I0(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg0_inferred__0/word_reg[6]_i_57_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0033FFFF0033F880)) 
    \word_reg0_inferred__0/word_reg[6]_i_57 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[6]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F005F505E40)) 
    \word_reg0_inferred__0/word_reg[6]_i_58 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[6]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCDDFDFDFC8808080)) 
    \word_reg0_inferred__0/word_reg[7]_i_12 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[10]_i_44_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF1FFE000)) 
    \word_reg0_inferred__0/word_reg[8]_i_21 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[10]_i_44_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \word_reg0_inferred__0/word_reg[9]_i_15 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[10]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg0_inferred__0/word_reg[10]_i_45_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \word_reg0_inferred__0/word_reg[9]_i_16 
       (.I0(\word_reg0_inferred__0/word_reg[14]_i_61_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg0_inferred__0/word_reg[14]_i_62_n_0 ),
        .O(\word_reg0_inferred__0/word_reg[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[0]_i_1 
       (.I0(\word_reg[0]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[0]_i_3_n_0 ),
        .I3(\word_reg[0]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[0] ),
        .O(\word_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0088A000)) 
    \word_reg[0]_i_10 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[8]_i_60_n_0 ),
        .I2(\word_reg[16]_i_33_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF002A)) 
    \word_reg[0]_i_11 
       (.I0(\word_reg[9]_i_85_n_0 ),
        .I1(\word_reg[21]_i_11_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\word_reg[9]_i_38_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[0]_i_18_n_0 ),
        .O(\word_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001010100000100)) 
    \word_reg[0]_i_13 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[7]_i_61_n_0 ),
        .I5(\word_reg[0]_i_21_n_0 ),
        .O(\word_reg[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[0]_i_14 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \word_reg[0]_i_15 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[0]_i_22_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBAAAFAAAAAAAA)) 
    \word_reg[0]_i_16 
       (.I0(\word_reg[1]_i_33_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \word_reg[0]_i_17 
       (.I0(\word_reg[0]_i_23_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[1]_i_31_n_0 ),
        .I3(\word_reg[0]_i_24_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[0]_i_25_n_0 ),
        .O(\word_reg[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F0000DDDD0000)) 
    \word_reg[0]_i_18 
       (.I0(\word_reg[6]_i_96_n_0 ),
        .I1(\word_reg[9]_i_115_n_0 ),
        .I2(\word_reg[0]_i_26_n_0 ),
        .I3(\word_reg[11]_i_75_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \word_reg[0]_i_19 
       (.I0(\word_reg[12]_i_40_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\word_reg[5]_i_44_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[16]_i_42_n_0 ),
        .O(\word_reg[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \word_reg[0]_i_2 
       (.I0(\word_reg_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(HFW_running),
        .I4(\word_reg[0]_i_5_n_0 ),
        .O(\word_reg[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4747FFCC)) 
    \word_reg[0]_i_20 
       (.I0(\word_reg[14]_i_65_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[9]_i_78_n_0 ),
        .I3(\word_reg[18]_i_67_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hA8880222)) 
    \word_reg[0]_i_21 
       (.I0(\word_reg[14]_i_88_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h5557FFFD)) 
    \word_reg[0]_i_22 
       (.I0(\word_reg[21]_i_19_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFFB8CC88CCB8)) 
    \word_reg[0]_i_23 
       (.I0(\word_reg[4]_i_93_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[1]_i_56_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\word_reg[0]_i_27_n_0 ),
        .O(\word_reg[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h1504)) 
    \word_reg[0]_i_24 
       (.I0(num_fifo_wrs[1]),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\word_reg[3]_i_9_n_0 ),
        .I3(\word_reg[3]_i_33_n_0 ),
        .O(\word_reg[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h33ACFFAF)) 
    \word_reg[0]_i_25 
       (.I0(\word_reg[8]_i_82_n_0 ),
        .I1(\word_reg[0]_i_28_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[15]_i_44_n_0 ),
        .O(\word_reg[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \word_reg[0]_i_26 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\word_reg[1]_i_23_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[0]_i_27 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h55556AAA)) 
    \word_reg[0]_i_28 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F008F008F00)) 
    \word_reg[0]_i_3 
       (.I0(\word_reg[0]_i_6_n_0 ),
        .I1(\word_reg[0]_i_7_n_0 ),
        .I2(\word_reg[0]_i_8_n_0 ),
        .I3(\bit_ptr[4]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[0] ),
        .I5(\word_reg[21]_i_8_n_0 ),
        .O(\word_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[0]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[0]_i_9_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[2]_i_11_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[0]_i_10_n_0 ),
        .O(\word_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4040FF4040FFFFFF)) 
    \word_reg[0]_i_5 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\word_reg[0]_i_7_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[0]_i_11_n_0 ),
        .I5(\word_reg_reg[0]_i_12_n_0 ),
        .O(\word_reg[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[0]_i_6 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[0]_i_7 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0015FFFF00150000)) 
    \word_reg[0]_i_8 
       (.I0(\word_reg[0]_i_13_n_0 ),
        .I1(\word_reg[0]_i_14_n_0 ),
        .I2(\word_reg[0]_i_15_n_0 ),
        .I3(\word_reg[0]_i_16_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[0]_i_17_n_0 ),
        .O(\word_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \word_reg[10]_i_1 
       (.I0(\word_reg[10]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[10]_i_3_n_0 ),
        .I3(\word_reg[10]_i_4_n_0 ),
        .I4(\word_reg[10]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[10] ),
        .O(\word_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABABABABA)) 
    \word_reg[10]_i_10 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[10]_i_28_n_0 ),
        .I2(\word_reg[10]_i_29_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[15]_i_17_n_0 ),
        .I5(\word_reg[10]_i_30_n_0 ),
        .O(\word_reg[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \word_reg[10]_i_11 
       (.I0(\word_reg[10]_i_31_n_0 ),
        .I1(\word_reg[10]_i_32_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[10]_i_33_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[10]_i_34_n_0 ),
        .O(\word_reg[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4044404040444444)) 
    \word_reg[10]_i_12 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_48_n_0 ),
        .I3(\word_reg[10]_i_35_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[10]_i_36_n_0 ),
        .O(\word_reg[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[10]_i_13 
       (.I0(\word_reg[10]_i_37_n_0 ),
        .I1(\word_reg[10]_i_38_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[10]_i_39_n_0 ),
        .I4(\word_reg[19]_i_16_n_0 ),
        .I5(\word_reg[10]_i_40_n_0 ),
        .O(\word_reg[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \word_reg[10]_i_14 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[10]_i_41_n_0 ),
        .I3(\word_reg[10]_i_42_n_0 ),
        .I4(\word_reg[10]_i_43_n_0 ),
        .O(\word_reg[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A0)) 
    \word_reg[10]_i_16 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[18]_i_47_n_0 ),
        .I2(\word_reg[10]_i_46_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(HFW_running),
        .O(\word_reg[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8800000002000000)) 
    \word_reg[10]_i_17 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEAEAEAEAEAEAE)) 
    \word_reg[10]_i_18 
       (.I0(\word_reg[10]_i_47_n_0 ),
        .I1(\word_reg[9]_i_45_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[9]_i_39_n_0 ),
        .I5(\word_reg[13]_i_27_n_0 ),
        .O(\word_reg[10]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \word_reg[10]_i_19 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8B8BB)) 
    \word_reg[10]_i_2 
       (.I0(\word_reg[10]_i_6_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[10]_i_7_n_0 ),
        .I3(VLI_size_d1[0]),
        .I4(\word_reg[10]_i_8_n_0 ),
        .I5(\word_reg[10]_i_9_n_0 ),
        .O(\word_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[10]_i_20 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\word_reg[10]_i_48_n_0 ),
        .O(\word_reg[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \word_reg[10]_i_21 
       (.I0(\word_reg[10]_i_49_n_0 ),
        .I1(\word_reg[17]_i_64_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[9]_i_39_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\word_reg[10]_i_50_n_0 ),
        .O(\word_reg[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h1F111111)) 
    \word_reg[10]_i_22 
       (.I0(\word_reg[10]_i_51_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[10]_i_52_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[11]_i_26_n_0 ),
        .O(\word_reg[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABABABBBA)) 
    \word_reg[10]_i_23 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\word_reg[10]_i_53_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_37_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[11]_i_86_n_0 ),
        .O(\word_reg[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF4F4F4F)) 
    \word_reg[10]_i_24 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[9]_i_33_n_0 ),
        .I2(\word_reg[18]_i_43_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_77_n_0 ),
        .I5(\word_reg[10]_i_54_n_0 ),
        .O(\word_reg[10]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hDF7FFF7F)) 
    \word_reg[10]_i_25 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0E0E0E0E0E0E0)) 
    \word_reg[10]_i_26 
       (.I0(\word_reg[10]_i_55_n_0 ),
        .I1(\word_reg[11]_i_30_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[13]_i_27_n_0 ),
        .I4(\word_reg[9]_i_39_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h11101111FFFFFFFF)) 
    \word_reg[10]_i_27 
       (.I0(\word_reg[10]_i_49_n_0 ),
        .I1(\word_reg[10]_i_56_n_0 ),
        .I2(\word_reg[11]_i_94_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(VLI_size_d1[1]),
        .O(\word_reg[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    \word_reg[10]_i_28 
       (.I0(\word_reg[11]_i_50_n_0 ),
        .I1(\word_reg[11]_i_51_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\word_reg[10]_i_57_n_0 ),
        .I4(\word_reg[13]_i_114_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[10]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[10]_i_29 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    \word_reg[10]_i_3 
       (.I0(\word_reg[10]_i_10_n_0 ),
        .I1(\word_reg[10]_i_11_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[10]_i_12_n_0 ),
        .I4(\word_reg[10]_i_13_n_0 ),
        .I5(\word_reg[10]_i_14_n_0 ),
        .O(\word_reg[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[10]_i_30 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF444444444444)) 
    \word_reg[10]_i_31 
       (.I0(\word_reg[11]_i_60_n_0 ),
        .I1(\word_reg[13]_i_35_n_0 ),
        .I2(\word_reg[11]_i_103_n_0 ),
        .I3(\word_reg[11]_i_127_n_0 ),
        .I4(\word_reg[11]_i_104_n_0 ),
        .I5(\word_reg[10]_i_58_n_0 ),
        .O(\word_reg[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hBB8B8888BBBBBBBB)) 
    \word_reg[10]_i_32 
       (.I0(\word_reg[10]_i_59_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\word_reg[3]_i_34_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\word_reg[10]_i_60_n_0 ),
        .I5(\word_reg[10]_i_61_n_0 ),
        .O(\word_reg[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h004700FF00470000)) 
    \word_reg[10]_i_33 
       (.I0(\word_reg[10]_i_62_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[12]_i_58_n_0 ),
        .I3(\word_reg[10]_i_63_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[10]_i_59_n_0 ),
        .O(\word_reg[10]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hABABABFB)) 
    \word_reg[10]_i_34 
       (.I0(\word_reg[10]_i_64_n_0 ),
        .I1(\word_reg[10]_i_65_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[10]_i_66_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDD00000000)) 
    \word_reg[10]_i_35 
       (.I0(\word_reg[8]_i_37_n_0 ),
        .I1(\word_reg[6]_i_44_n_0 ),
        .I2(\word_reg[10]_i_67_n_0 ),
        .I3(\word_reg[10]_i_68_n_0 ),
        .I4(\word_reg[10]_i_69_n_0 ),
        .I5(\word_reg[10]_i_70_n_0 ),
        .O(\word_reg[10]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \word_reg[10]_i_36 
       (.I0(\word_reg[11]_i_46_n_0 ),
        .I1(\word_reg[11]_i_45_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[10]_i_71_n_0 ),
        .O(\word_reg[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \word_reg[10]_i_37 
       (.I0(\word_reg[11]_i_131_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[6]_i_44_n_0 ),
        .I3(\word_reg[13]_i_65_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\word_reg[10]_i_72_n_0 ),
        .O(\word_reg[10]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h5555775F)) 
    \word_reg[10]_i_38 
       (.I0(\word_reg[10]_i_73_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[10]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \word_reg[10]_i_39 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[10]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h44455545)) 
    \word_reg[10]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\word_reg_reg_n_0_[10] ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg_reg_n_0_[2] ),
        .O(\word_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    \word_reg[10]_i_40 
       (.I0(\word_reg[10]_i_74_n_0 ),
        .I1(\word_reg[10]_i_75_n_0 ),
        .I2(\word_reg[10]_i_76_n_0 ),
        .I3(\word_reg[10]_i_77_n_0 ),
        .I4(\word_reg[17]_i_13_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h7430743077337730)) 
    \word_reg[10]_i_41 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[10]_i_78_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[12]_i_67_n_0 ),
        .I5(\word_reg[10]_i_79_n_0 ),
        .O(\word_reg[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400004404)) 
    \word_reg[10]_i_42 
       (.I0(\word_reg[11]_i_107_n_0 ),
        .I1(\word_reg[10]_i_80_n_0 ),
        .I2(\word_reg[8]_i_37_n_0 ),
        .I3(\word_reg[12]_i_66_n_0 ),
        .I4(\word_reg[10]_i_81_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFFEF00FFFF)) 
    \word_reg[10]_i_43 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\word_reg[13]_i_116_n_0 ),
        .I3(\word_reg[10]_i_82_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[10]_i_46 
       (.I0(g1_b14_n_0),
        .I1(g0_b14_n_0),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(g0_b12__19_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g0_b10__19_n_0),
        .O(\word_reg[10]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h01010101010101FF)) 
    \word_reg[10]_i_47 
       (.I0(\word_reg[7]_i_25_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[16]_i_42_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[10]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBBBB8BB)) 
    \word_reg[10]_i_48 
       (.I0(\word_reg[11]_i_89_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[19]_i_9_n_0 ),
        .I3(\word_reg[14]_i_67_n_0 ),
        .I4(\word_reg[10]_i_83_n_0 ),
        .I5(\word_reg[7]_i_52_n_0 ),
        .O(\word_reg[10]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hB800FF00B8000000)) 
    \word_reg[10]_i_49 
       (.I0(\word_reg[10]_i_84_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\word_reg[11]_i_68_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_25_n_0 ),
        .O(\word_reg[10]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[10]_i_5 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[10]_i_15_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[12]_i_12_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[10]_i_16_n_0 ),
        .O(\word_reg[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[10]_i_50 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[10]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFAA8BAACF0A8BAA)) 
    \word_reg[10]_i_51 
       (.I0(\word_reg[17]_i_67_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[10]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F105F5F)) 
    \word_reg[10]_i_52 
       (.I0(\word_reg[11]_i_75_n_0 ),
        .I1(\word_reg[9]_i_39_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[11]_i_23_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[10]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB010)) 
    \word_reg[10]_i_53 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[15]_i_37_n_0 ),
        .I2(\word_reg[14]_i_67_n_0 ),
        .I3(\word_reg[11]_i_87_n_0 ),
        .I4(\word_reg[9]_i_89_n_0 ),
        .I5(\word_reg[17]_i_63_n_0 ),
        .O(\word_reg[10]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020002)) 
    \word_reg[10]_i_54 
       (.I0(\word_reg[16]_i_17_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[18]_i_67_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_71_n_0 ),
        .O(\word_reg[10]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1F00000000)) 
    \word_reg[10]_i_55 
       (.I0(\word_reg[11]_i_69_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_76_n_0 ),
        .I4(\word_reg[4]_i_48_n_0 ),
        .I5(\word_reg[11]_i_29_n_0 ),
        .O(\word_reg[10]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h000C000D000C00FF)) 
    \word_reg[10]_i_56 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\word_reg[10]_i_85_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[1]_i_19_n_0 ),
        .I5(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[10]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \word_reg[10]_i_57 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[10]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \word_reg[10]_i_58 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[10]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0045000000450045)) 
    \word_reg[10]_i_59 
       (.I0(\word_reg[11]_i_141_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(\word_reg[10]_i_86_n_0 ),
        .I3(\word_reg[4]_i_70_n_0 ),
        .I4(\word_reg[11]_i_50_n_0 ),
        .I5(\word_reg[8]_i_37_n_0 ),
        .O(\word_reg[10]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \word_reg[10]_i_6 
       (.I0(\word_reg_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[10] ),
        .I3(num_fifo_wrs[1]),
        .O(\word_reg[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFF8FF8F8)) 
    \word_reg[10]_i_60 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[10]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h35C035CF)) 
    \word_reg[10]_i_61 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[10]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h03000404)) 
    \word_reg[10]_i_62 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\word_reg[10]_i_58_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[10]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h50030000FFFFFFFF)) 
    \word_reg[10]_i_63 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[11]_i_130_n_0 ),
        .I5(\word_reg[12]_i_57_n_0 ),
        .O(\word_reg[10]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h000000000001000F)) 
    \word_reg[10]_i_64 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[4] ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[10]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFA50FA50FF660000)) 
    \word_reg[10]_i_65 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\word_reg[10]_i_87_n_0 ),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[10]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000003FE)) 
    \word_reg[10]_i_66 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg_n_0_[4] ),
        .I5(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[10]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[10]_i_67 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[10]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[10]_i_68 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .O(\word_reg[10]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h04040415)) 
    \word_reg[10]_i_69 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[15]_i_16_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[10]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEAEAEAEAE)) 
    \word_reg[10]_i_7 
       (.I0(\word_reg[10]_i_17_n_0 ),
        .I1(\word_reg[10]_i_18_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_34_n_0 ),
        .I4(\word_reg[11]_i_24_n_0 ),
        .I5(\word_reg[10]_i_19_n_0 ),
        .O(\word_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000BEFFBEFFBEFF)) 
    \word_reg[10]_i_70 
       (.I0(\word_reg[10]_i_88_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\word_reg[11]_i_130_n_0 ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_115_n_0 ),
        .O(\word_reg[10]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE7E0E7)) 
    \word_reg[10]_i_71 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .I5(\word_reg[10]_i_89_n_0 ),
        .O(\word_reg[10]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[10]_i_72 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[10]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h5545000055455545)) 
    \word_reg[10]_i_73 
       (.I0(\word_reg[13]_i_111_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[12]_i_52_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\word_reg[18]_i_49_n_0 ),
        .I5(\word_reg[6]_i_35_n_0 ),
        .O(\word_reg[10]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \word_reg[10]_i_74 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[10]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[10]_i_75 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg[18]_i_49_n_0 ),
        .O(\word_reg[10]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008008080)) 
    \word_reg[10]_i_76 
       (.I0(\word_reg[0]_i_14_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\word_reg[18]_i_31_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[14]_i_45_n_0 ),
        .O(\word_reg[10]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[10]_i_77 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg[18]_i_49_n_0 ),
        .O(\word_reg[10]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h04040400)) 
    \word_reg[10]_i_78 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[10]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[10]_i_79 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[10]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h00000000202F2020)) 
    \word_reg[10]_i_8 
       (.I0(\word_reg[10]_i_20_n_0 ),
        .I1(\word_reg[10]_i_21_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[10]_i_22_n_0 ),
        .I4(\word_reg[10]_i_23_n_0 ),
        .I5(\word_reg[10]_i_24_n_0 ),
        .O(\word_reg[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEE2FFFFFFFF)) 
    \word_reg[10]_i_80 
       (.I0(\word_reg[11]_i_106_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[10]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F444F4F4F44)) 
    \word_reg[10]_i_81 
       (.I0(\word_reg[20]_i_9_n_0 ),
        .I1(\word_reg[13]_i_111_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[13]_i_129_n_0 ),
        .I4(\word_reg[11]_i_51_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[10]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE0)) 
    \word_reg[10]_i_82 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[11]_i_38_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[10]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \word_reg[10]_i_83 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[10]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hF10F010FF10F0101)) 
    \word_reg[10]_i_84 
       (.I0(\word_reg[1]_i_8_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[11]_i_80_n_0 ),
        .I5(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[10]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h000FAFAF0000A2A2)) 
    \word_reg[10]_i_85 
       (.I0(\word_reg[14]_i_65_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\word_reg[9]_i_78_n_0 ),
        .O(\word_reg[10]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[10]_i_86 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[10]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hF0EEF000FEEEFEAA)) 
    \word_reg[10]_i_87 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\word_reg[10]_i_90_n_0 ),
        .O(\word_reg[10]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[10]_i_88 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[10]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hA5FCA50C)) 
    \word_reg[10]_i_89 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[11]_i_109_n_0 ),
        .O(\word_reg[10]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA002AAAAAAAAA)) 
    \word_reg[10]_i_9 
       (.I0(VLI_size_d1[0]),
        .I1(\word_reg[10]_i_25_n_0 ),
        .I2(\word_reg[10]_i_20_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\word_reg[10]_i_26_n_0 ),
        .I5(\word_reg[10]_i_27_n_0 ),
        .O(\word_reg[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hBB0BB0B0)) 
    \word_reg[10]_i_90 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[10]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \word_reg[11]_i_1 
       (.I0(\word_reg[11]_i_2_n_0 ),
        .I1(\word_reg[11]_i_3_n_0 ),
        .I2(\word_reg[11]_i_4_n_0 ),
        .I3(\word_reg[11]_i_5_n_0 ),
        .I4(\word_reg[11]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[11] ),
        .O(\word_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF07)) 
    \word_reg[11]_i_10 
       (.I0(\word_reg[11]_i_33_n_0 ),
        .I1(\word_reg[11]_i_34_n_0 ),
        .I2(\word_reg[11]_i_35_n_0 ),
        .I3(VLI_size_d1[0]),
        .I4(\word_reg[11]_i_36_n_0 ),
        .I5(\word_reg[11]_i_37_n_0 ),
        .O(\word_reg[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[11]_i_100 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[11]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \word_reg[11]_i_101 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[11]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECCC0000)) 
    \word_reg[11]_i_102 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[11]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \word_reg[11]_i_103 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[11]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \word_reg[11]_i_104 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[11]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[11]_i_105 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[11]_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'hEFEFFFF0)) 
    \word_reg[11]_i_106 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\word_reg[11]_i_38_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[11]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h00040000000400C0)) 
    \word_reg[11]_i_107 
       (.I0(\word_reg[13]_i_53_n_0 ),
        .I1(\word_reg[14]_i_92_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[11]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h0501F5FD)) 
    \word_reg[11]_i_108 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[11]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'hD57F)) 
    \word_reg[11]_i_109 
       (.I0(\word_reg[11]_i_137_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[11]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \word_reg[11]_i_11 
       (.I0(\word_reg_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[11] ),
        .I3(num_fifo_wrs[1]),
        .I4(HFW_running),
        .I5(\state_reg_n_0_[1] ),
        .O(\word_reg[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFF03F830)) 
    \word_reg[11]_i_110 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[11]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hFF88000FFF88FF0F)) 
    \word_reg[11]_i_111 
       (.I0(\word_reg[15]_i_43_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[11]_i_109_n_0 ),
        .O(\word_reg[11]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[11]_i_112 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[11]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[11]_i_113 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[11]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h44744777)) 
    \word_reg[11]_i_114 
       (.I0(\word_reg[11]_i_109_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[11]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[11]_i_115 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[11]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hABB8)) 
    \word_reg[11]_i_116 
       (.I0(\VLC_size_reg_n_0_[4] ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[11]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \word_reg[11]_i_117 
       (.I0(\word_reg[17]_i_58_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[11]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \word_reg[11]_i_118 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_118_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[11]_i_119 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h000000005530553F)) 
    \word_reg[11]_i_12 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .I5(\word_reg[11]_i_39_n_0 ),
        .O(\word_reg[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400044444)) 
    \word_reg[11]_i_120 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[13]_i_116_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[11]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[11]_i_121 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[11]_i_121_n_0 ));
  LUT5 #(
    .INIT(32'h00004555)) 
    \word_reg[11]_i_122 
       (.I0(\word_reg[11]_i_138_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[11]_i_139_n_0 ),
        .O(\word_reg[11]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB80BBFF)) 
    \word_reg[11]_i_123 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_140_n_0 ),
        .O(\word_reg[11]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04F404C4)) 
    \word_reg[11]_i_124 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\word_reg[12]_i_67_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\word_reg[20]_i_17_n_0 ),
        .I5(\word_reg[11]_i_141_n_0 ),
        .O(\word_reg[11]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDC000FFDC4000)) 
    \word_reg[11]_i_125 
       (.I0(\word_reg[13]_i_65_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_125_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFECEF2C2)) 
    \word_reg[11]_i_126 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[11]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[11]_i_127 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[11]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h440FFFFF44FFFFFF)) 
    \word_reg[11]_i_128 
       (.I0(\word_reg[14]_i_122_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[14]_i_45_n_0 ),
        .O(\word_reg[11]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5151F151)) 
    \word_reg[11]_i_129 
       (.I0(\word_reg[11]_i_142_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[22]_i_7_n_0 ),
        .I5(\word_reg[11]_i_132_n_0 ),
        .O(\word_reg[11]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000F00)) 
    \word_reg[11]_i_13 
       (.I0(\word_reg[11]_i_40_n_0 ),
        .I1(\word_reg[11]_i_41_n_0 ),
        .I2(\word_reg[11]_i_42_n_0 ),
        .I3(\word_reg[11]_i_43_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\word_reg[11]_i_44_n_0 ),
        .O(\word_reg[11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[11]_i_130 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_130_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[11]_i_131 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[11]_i_131_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[11]_i_132 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[11]_i_132_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \word_reg[11]_i_133 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \word_reg[11]_i_134 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h190819081908FFFF)) 
    \word_reg[11]_i_135 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\word_reg[22]_i_6_n_0 ),
        .I4(\word_reg[13]_i_121_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[11]_i_136 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\word_reg[13]_i_121_n_0 ),
        .O(\word_reg[11]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[11]_i_137 
       (.I0(\word_reg[15]_i_41_n_0 ),
        .I1(\word_reg[15]_i_42_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[15]_i_59_n_0 ),
        .I5(\word_reg[15]_i_58_n_0 ),
        .O(\word_reg[11]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h0000007003000070)) 
    \word_reg[11]_i_138 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[11]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h4700440047004700)) 
    \word_reg[11]_i_139 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\word_reg[15]_i_51_n_0 ),
        .I5(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[11]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF8)) 
    \word_reg[11]_i_14 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[11]_i_45_n_0 ),
        .I3(\word_reg[11]_i_46_n_0 ),
        .I4(\word_reg[11]_i_47_n_0 ),
        .I5(\word_reg[11]_i_48_n_0 ),
        .O(\word_reg[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4E4E4E4E000000EE)) 
    \word_reg[11]_i_140 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[14]_i_44_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[11]_i_141 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[11]_i_141_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[11]_i_142 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[11]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDFDDDDDDDD)) 
    \word_reg[11]_i_15 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg[11]_i_49_n_0 ),
        .I2(\word_reg[11]_i_50_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[4] ),
        .I5(\word_reg[11]_i_51_n_0 ),
        .O(\word_reg[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00FD0000FFFFFFFF)) 
    \word_reg[11]_i_16 
       (.I0(\word_reg[11]_i_52_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\word_reg[11]_i_53_n_0 ),
        .I4(\word_reg_reg[11]_i_54_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F1F1F0F0FFF0)) 
    \word_reg[11]_i_17 
       (.I0(\word_reg[11]_i_55_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[11]_i_56_n_0 ),
        .I3(\word_reg[11]_i_57_n_0 ),
        .I4(\word_reg[11]_i_58_n_0 ),
        .I5(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAEAAAA)) 
    \word_reg[11]_i_18 
       (.I0(\word_reg[11]_i_59_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[11]_i_60_n_0 ),
        .I3(\word_reg[11]_i_61_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_62_n_0 ),
        .O(\word_reg[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD000)) 
    \word_reg[11]_i_19 
       (.I0(\word_reg[11]_i_63_n_0 ),
        .I1(\word_reg[11]_i_64_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[11]_i_65_n_0 ),
        .I5(\word_reg[11]_i_62_n_0 ),
        .O(\word_reg[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0DFFFD)) 
    \word_reg[11]_i_2 
       (.I0(\word_reg[11]_i_7_n_0 ),
        .I1(\word_reg[11]_i_8_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_9_n_0 ),
        .I4(\word_reg[11]_i_10_n_0 ),
        .I5(\word_reg[11]_i_11_n_0 ),
        .O(\word_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5455444554555455)) 
    \word_reg[11]_i_21 
       (.I0(HFW_running),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[11]_i_66_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[11]_i_67_n_0 ),
        .O(\word_reg[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE222EFFFFFFFF)) 
    \word_reg[11]_i_22 
       (.I0(\word_reg[11]_i_68_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\word_reg[11]_i_69_n_0 ),
        .I3(\word_reg[11]_i_70_n_0 ),
        .I4(\word_reg[11]_i_71_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \word_reg[11]_i_23 
       (.I0(\word_reg[1]_i_23_n_0 ),
        .I1(\word_reg[11]_i_72_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[11]_i_73_n_0 ),
        .O(\word_reg[11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \word_reg[11]_i_24 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0FFF4F)) 
    \word_reg[11]_i_25 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\word_reg[15]_i_29_n_0 ),
        .I3(\word_reg[11]_i_74_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_75_n_0 ),
        .O(\word_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBFBBFFFFBFBB)) 
    \word_reg[11]_i_26 
       (.I0(\word_reg[11]_i_76_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[17]_i_61_n_0 ),
        .O(\word_reg[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAEFEAEAEAEAEAEAE)) 
    \word_reg[11]_i_27 
       (.I0(\word_reg[11]_i_77_n_0 ),
        .I1(\word_reg[11]_i_76_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[11]_i_78_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h1515155515551555)) 
    \word_reg[11]_i_28 
       (.I0(\word_reg[11]_i_79_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[11]_i_80_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h5454555455555555)) 
    \word_reg[11]_i_29 
       (.I0(VLI_size_d1[1]),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_81_n_0 ),
        .I3(\word_reg[11]_i_82_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[11]_i_83_n_0 ),
        .O(\word_reg[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBABF)) 
    \word_reg[11]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg_reg_n_0_[11] ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBBBBAAAAAAAA)) 
    \word_reg[11]_i_30 
       (.I0(\word_reg[20]_i_30_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[11]_i_84_n_0 ),
        .O(\word_reg[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0001111100010001)) 
    \word_reg[11]_i_31 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[12]_i_40_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[11]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \word_reg[11]_i_32 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDFDDDFDDDF)) 
    \word_reg[11]_i_33 
       (.I0(\word_reg[15]_i_25_n_0 ),
        .I1(\word_reg[11]_i_85_n_0 ),
        .I2(\word_reg[11]_i_86_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[11]_i_87_n_0 ),
        .O(\word_reg[11]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[11]_i_34 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(VLI_size_d1[1]),
        .O(\word_reg[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF50105F10)) 
    \word_reg[11]_i_35 
       (.I0(\word_reg[11]_i_88_n_0 ),
        .I1(\word_reg[11]_i_89_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_90_n_0 ),
        .I5(\word_reg[11]_i_91_n_0 ),
        .O(\word_reg[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h444F444F444F4444)) 
    \word_reg[11]_i_36 
       (.I0(\word_reg[11]_i_92_n_0 ),
        .I1(\word_reg[19]_i_19_n_0 ),
        .I2(\word_reg[11]_i_93_n_0 ),
        .I3(\word_reg[11]_i_88_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_33_n_0 ),
        .O(\word_reg[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC4444000C4444)) 
    \word_reg[11]_i_37 
       (.I0(\word_reg[11]_i_94_n_0 ),
        .I1(\word_reg[15]_i_26_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\word_reg[11]_i_95_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_96_n_0 ),
        .O(\word_reg[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBB55557BBBFFFF7B)) 
    \word_reg[11]_i_38 
       (.I0(\word_reg[3]_i_28_n_0 ),
        .I1(\word_reg[11]_i_97_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[18]_i_31_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[11]_i_98_n_0 ),
        .O(\word_reg[11]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hFFFFFE44)) 
    \word_reg[11]_i_39 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[11]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h45444555)) 
    \word_reg[11]_i_4 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\word_reg[11]_i_12_n_0 ),
        .I2(\word_reg[11]_i_13_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[11]_i_14_n_0 ),
        .O(\word_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5510555555105510)) 
    \word_reg[11]_i_40 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\word_reg[13]_i_111_n_0 ),
        .I3(\word_reg[11]_i_99_n_0 ),
        .I4(\word_reg[12]_i_66_n_0 ),
        .I5(\word_reg[8]_i_37_n_0 ),
        .O(\word_reg[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h222F222F22222F2F)) 
    \word_reg[11]_i_41 
       (.I0(\word_reg[11]_i_100_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\word_reg[11]_i_101_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAEAEAAAAAAAA)) 
    \word_reg[11]_i_42 
       (.I0(\word_reg[11]_i_102_n_0 ),
        .I1(\word_reg[11]_i_103_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[11]_i_104_n_0 ),
        .O(\word_reg[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFFFDFDD)) 
    \word_reg[11]_i_43 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_105_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[11]_i_106_n_0 ),
        .I5(\word_reg[11]_i_107_n_0 ),
        .O(\word_reg[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00002E002E2E2E2E)) 
    \word_reg[11]_i_44 
       (.I0(\word_reg[11]_i_108_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\word_reg[13]_i_54_n_0 ),
        .I4(\word_reg[10]_i_29_n_0 ),
        .I5(\word_reg[12]_i_27_n_0 ),
        .O(\word_reg[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hD511D50000000000)) 
    \word_reg[11]_i_45 
       (.I0(\word_reg[12]_i_61_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[15]_i_16_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_109_n_0 ),
        .I5(\word_reg[17]_i_58_n_0 ),
        .O(\word_reg[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0101010151515101)) 
    \word_reg[11]_i_46 
       (.I0(\word_reg[11]_i_110_n_0 ),
        .I1(\word_reg[11]_i_111_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[11]_i_112_n_0 ),
        .I5(\word_reg[11]_i_113_n_0 ),
        .O(\word_reg[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hC0C08080C0008080)) 
    \word_reg[11]_i_47 
       (.I0(\word_reg[11]_i_114_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[11]_i_115_n_0 ),
        .I4(\word_reg[11]_i_116_n_0 ),
        .I5(\word_reg[11]_i_117_n_0 ),
        .O(\word_reg[11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8AA00AAA8)) 
    \word_reg[11]_i_48 
       (.I0(\word_reg[11]_i_118_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[11]_i_119_n_0 ),
        .I5(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \word_reg[11]_i_49 
       (.I0(\word_reg[11]_i_120_n_0 ),
        .I1(\word_reg[11]_i_121_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[4] ),
        .I5(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABABABBBA)) 
    \word_reg[11]_i_5 
       (.I0(\word_reg[11]_i_15_n_0 ),
        .I1(\word_reg[11]_i_16_n_0 ),
        .I2(\word_reg[11]_i_17_n_0 ),
        .I3(\word_reg[11]_i_18_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\word_reg[11]_i_19_n_0 ),
        .O(\word_reg[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[11]_i_50 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[11]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[11]_i_51 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[11]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[11]_i_52 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[11]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h41454443)) 
    \word_reg[11]_i_53 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[11]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    \word_reg[11]_i_55 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\word_reg[11]_i_61_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[11]_i_124_n_0 ),
        .O(\word_reg[11]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABFAAAA)) 
    \word_reg[11]_i_56 
       (.I0(\word_reg[11]_i_125_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[11]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hCFDDCFDDFFFFCFDD)) 
    \word_reg[11]_i_57 
       (.I0(\word_reg[11]_i_126_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[11]_i_127_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[8]_i_37_n_0 ),
        .I5(\word_reg[11]_i_50_n_0 ),
        .O(\word_reg[11]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFFEE)) 
    \word_reg[11]_i_58 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[11]_i_128_n_0 ),
        .O(\word_reg[11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h88A88AAA88888888)) 
    \word_reg[11]_i_59 
       (.I0(\word_reg[9]_i_29_n_0 ),
        .I1(\word_reg[11]_i_129_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[14]_i_44_n_0 ),
        .I4(\word_reg[22]_i_7_n_0 ),
        .I5(\word_reg[11]_i_130_n_0 ),
        .O(\word_reg[11]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \word_reg[11]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[11]_i_20_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(\word_reg[11]_i_21_n_0 ),
        .I4(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[11]_i_60 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[11]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[11]_i_61 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[11]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    \word_reg[11]_i_62 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\word_reg[11]_i_131_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[11]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00E4FFE4FF)) 
    \word_reg[11]_i_63 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFABAAAAAFABAFAAA)) 
    \word_reg[11]_i_64 
       (.I0(\word_reg[11]_i_132_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\word_reg[7]_i_33_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[11]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0000000220002002)) 
    \word_reg[11]_i_65 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\word_reg[3]_i_9_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[11]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[11]_i_66 
       (.I0(g2_b13_n_0),
        .I1(g1_b13_n_0),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(g0_b13__19_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g0_b11__19_n_0),
        .O(\word_reg[11]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[11]_i_67 
       (.I0(g0_b21_n_0),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(g3_b13_n_0),
        .O(\word_reg[11]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \word_reg[11]_i_68 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[11]_i_80_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[11]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \word_reg[11]_i_69 
       (.I0(\word_reg[11]_i_80_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[11]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h555555F7FFFFFFFF)) 
    \word_reg[11]_i_7 
       (.I0(\word_reg[11]_i_22_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\word_reg[11]_i_24_n_0 ),
        .I3(\word_reg[11]_i_25_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(VLI_size_d1[1]),
        .O(\word_reg[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_reg[11]_i_70 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[11]_i_71 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[11]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[11]_i_72 
       (.I0(VLI_d1[7]),
        .I1(VLI_d1[6]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_d1[5]),
        .I4(VLI_size_d1[0]),
        .I5(VLI_d1[4]),
        .O(\word_reg[11]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[11]_i_73 
       (.I0(VLI_d1[11]),
        .I1(VLI_d1[10]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_d1[9]),
        .I4(VLI_size_d1[0]),
        .I5(VLI_d1[8]),
        .O(\word_reg[11]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \word_reg[11]_i_74 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[1]_i_23_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \word_reg[11]_i_75 
       (.I0(\word_reg[15]_i_54_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \word_reg[11]_i_76 
       (.I0(\word_reg[17]_i_62_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[11]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[11]_i_77 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[2]_i_19_n_0 ),
        .O(\word_reg[11]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \word_reg[11]_i_78 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[11]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFFFF1FFF1F)) 
    \word_reg[11]_i_79 
       (.I0(\word_reg[11]_i_69_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[17]_i_62_n_0 ),
        .I4(\word_reg[1]_i_8_n_0 ),
        .I5(\word_reg[19]_i_9_n_0 ),
        .O(\word_reg[11]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFCFCFE0EFC0C0)) 
    \word_reg[11]_i_8 
       (.I0(\word_reg[11]_i_26_n_0 ),
        .I1(\word_reg[11]_i_27_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[11]_i_28_n_0 ),
        .I4(\word_reg[11]_i_29_n_0 ),
        .I5(\word_reg[11]_i_30_n_0 ),
        .O(\word_reg[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[11]_i_80 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\word_reg[17]_i_61_n_0 ),
        .O(\word_reg[11]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h8D00FF0088000000)) 
    \word_reg[11]_i_81 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_54_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[1]_i_23_n_0 ),
        .O(\word_reg[11]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'hE222)) 
    \word_reg[11]_i_82 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[15]_i_54_n_0 ),
        .O(\word_reg[11]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \word_reg[11]_i_83 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[11]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \word_reg[11]_i_84 
       (.I0(\word_reg[11]_i_80_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[11]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[11]_i_85 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[12]_i_40_n_0 ),
        .O(\word_reg[11]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \word_reg[11]_i_86 
       (.I0(\word_reg[9]_i_79_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[11]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \word_reg[11]_i_87 
       (.I0(\word_reg[9]_i_79_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[11]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8AAAA00A8)) 
    \word_reg[11]_i_88 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\word_reg[11]_i_133_n_0 ),
        .I3(\word_reg[11]_i_134_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[11]_i_135_n_0 ),
        .O(\word_reg[11]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA22222)) 
    \word_reg[11]_i_89 
       (.I0(\word_reg[9]_i_79_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[11]_i_85_n_0 ),
        .O(\word_reg[11]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \word_reg[11]_i_9 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[11]_i_31_n_0 ),
        .I2(\word_reg[12]_i_17_n_0 ),
        .I3(\word_reg[11]_i_32_n_0 ),
        .I4(\word_reg[17]_i_17_n_0 ),
        .O(\word_reg[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B800BBBB)) 
    \word_reg[11]_i_90 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\word_reg[11]_i_136_n_0 ),
        .O(\word_reg[11]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h000000AA000333BB)) 
    \word_reg[11]_i_91 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[13]_i_77_n_0 ),
        .O(\word_reg[11]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    \word_reg[11]_i_92 
       (.I0(VLI_size_d1[1]),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[11]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[11]_i_93 
       (.I0(VLI_size_d1[1]),
        .I1(VLI_size_d1[0]),
        .O(\word_reg[11]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hF077)) 
    \word_reg[11]_i_94 
       (.I0(\word_reg[11]_i_87_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[12]_i_48_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[11]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[11]_i_95 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[11]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hB8B888BB)) 
    \word_reg[11]_i_96 
       (.I0(\word_reg[11]_i_135_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\word_reg[13]_i_77_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[11]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \word_reg[11]_i_97 
       (.I0(\word_reg[21]_i_20_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\word_reg[21]_i_21_n_0 ),
        .O(\word_reg[11]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \word_reg[11]_i_98 
       (.I0(\word_reg[21]_i_23_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\word_reg[21]_i_25_n_0 ),
        .O(\word_reg[11]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h000001F1)) 
    \word_reg[11]_i_99 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[11]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[12]_i_1 
       (.I0(\word_reg[12]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[12]_i_3_n_0 ),
        .I3(\word_reg[12]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[12] ),
        .O(\word_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEEFFFFFEEEF)) 
    \word_reg[12]_i_10 
       (.I0(\word_reg[12]_i_31_n_0 ),
        .I1(\word_reg[12]_i_32_n_0 ),
        .I2(\word_reg[17]_i_13_n_0 ),
        .I3(\word_reg[12]_i_33_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[12]_i_34_n_0 ),
        .O(\word_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF0F0FDFDF0FF)) 
    \word_reg[12]_i_11 
       (.I0(\word_reg[13]_i_51_n_0 ),
        .I1(\word_reg[12]_i_35_n_0 ),
        .I2(\word_reg[12]_i_36_n_0 ),
        .I3(\word_reg[12]_i_37_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888888A8)) 
    \word_reg[12]_i_13 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[12]_i_38_n_0 ),
        .I2(\word_reg[12]_i_39_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(HFW_running),
        .O(\word_reg[12]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[12]_i_14 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \word_reg[12]_i_15 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[15]_i_25_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[12]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h11F33333)) 
    \word_reg[12]_i_16 
       (.I0(\word_reg[12]_i_40_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400044444)) 
    \word_reg[12]_i_17 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[18]_i_67_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[16]_i_42_n_0 ),
        .O(\word_reg[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000454545)) 
    \word_reg[12]_i_18 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[9]_i_36_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[12]_i_41_n_0 ),
        .O(\word_reg[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \word_reg[12]_i_19 
       (.I0(\word_reg[13]_i_70_n_0 ),
        .I1(\word_reg[12]_i_42_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\word_reg[12]_i_43_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_33_n_0 ),
        .O(\word_reg[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \word_reg[12]_i_2 
       (.I0(\word_reg[12]_i_5_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[12]_i_6_n_0 ),
        .I3(\word_reg[12]_i_7_n_0 ),
        .I4(VLI_size_d1[0]),
        .I5(\word_reg[12]_i_8_n_0 ),
        .O(\word_reg[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hFF73)) 
    \word_reg[12]_i_20 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[12]_i_44_n_0 ),
        .O(\word_reg[12]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \word_reg[12]_i_21 
       (.I0(\word_reg[12]_i_45_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[12]_i_46_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[13]_i_73_n_0 ),
        .O(\word_reg[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \word_reg[12]_i_22 
       (.I0(\word_reg[12]_i_45_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[13]_i_22_n_0 ),
        .I4(\word_reg[12]_i_47_n_0 ),
        .O(\word_reg[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \word_reg[12]_i_23 
       (.I0(\word_reg[14]_i_71_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\word_reg[9]_i_39_n_0 ),
        .I3(\word_reg[12]_i_48_n_0 ),
        .I4(\word_reg[12]_i_49_n_0 ),
        .I5(\word_reg[12]_i_46_n_0 ),
        .O(\word_reg[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    \word_reg[12]_i_24 
       (.I0(\word_reg[12]_i_50_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[12]_i_51_n_0 ),
        .I3(\word_reg[9]_i_39_n_0 ),
        .I4(\word_reg[21]_i_11_n_0 ),
        .I5(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[12]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \word_reg[12]_i_25 
       (.I0(\word_reg[14]_i_77_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[12]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[12]_i_26 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[12]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[12]_i_27 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[12]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \word_reg[12]_i_28 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFEFFBEFFFEFF)) 
    \word_reg[12]_i_29 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \word_reg[12]_i_3 
       (.I0(\word_reg[12]_i_9_n_0 ),
        .I1(\word_reg[12]_i_10_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\word_reg[12]_i_11_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[12]_i_5_n_0 ),
        .O(\word_reg[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555100055555555)) 
    \word_reg[12]_i_30 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\word_reg[12]_i_52_n_0 ),
        .I3(\word_reg[11]_i_51_n_0 ),
        .I4(\word_reg[12]_i_53_n_0 ),
        .I5(\word_reg[12]_i_54_n_0 ),
        .O(\word_reg[12]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h001B)) 
    \word_reg[12]_i_31 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\word_reg[12]_i_55_n_0 ),
        .O(\word_reg[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \word_reg[12]_i_32 
       (.I0(\word_reg[12]_i_56_n_0 ),
        .I1(\word_reg[12]_i_57_n_0 ),
        .I2(\word_reg[12]_i_58_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[12]_i_59_n_0 ),
        .I5(\word_reg[17]_i_13_n_0 ),
        .O(\word_reg[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEAFAFEEAEACAC)) 
    \word_reg[12]_i_33 
       (.I0(\word_reg[12]_i_60_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\word_reg[12]_i_61_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[12]_i_62_n_0 ),
        .O(\word_reg[12]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hF000E0E0)) 
    \word_reg[12]_i_34 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[12]_i_63_n_0 ),
        .I2(\word_reg[12]_i_64_n_0 ),
        .I3(\word_reg[12]_i_65_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002F22)) 
    \word_reg[12]_i_35 
       (.I0(\word_reg[13]_i_116_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\word_reg[12]_i_66_n_0 ),
        .I3(\word_reg[11]_i_51_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07070700)) 
    \word_reg[12]_i_36 
       (.I0(\word_reg[13]_i_112_n_0 ),
        .I1(\word_reg[12]_i_67_n_0 ),
        .I2(\word_reg[12]_i_68_n_0 ),
        .I3(\word_reg[12]_i_69_n_0 ),
        .I4(\word_reg[12]_i_70_n_0 ),
        .I5(\word_reg[12]_i_71_n_0 ),
        .O(\word_reg[12]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000EEEEE000E)) 
    \word_reg[12]_i_37 
       (.I0(\word_reg[12]_i_66_n_0 ),
        .I1(\word_reg[12]_i_72_n_0 ),
        .I2(\word_reg[13]_i_101_n_0 ),
        .I3(\word_reg[13]_i_98_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[13]_i_102_n_0 ),
        .O(\word_reg[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \word_reg[12]_i_38 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(g0_b22_n_0),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(g3_b14_n_0),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[12]_i_39 
       (.I0(g2_b14_n_0),
        .I1(g1_b14_n_0),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(g0_b14_n_0),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(g0_b12__19_n_0),
        .O(\word_reg[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[12]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[12]_i_12_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[14]_i_20_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[12]_i_13_n_0 ),
        .O(\word_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h403F7FFFFFFFFFFF)) 
    \word_reg[12]_i_40 
       (.I0(\word_reg[20]_i_41_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(VLI_size_d1[1]),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[20]_i_44_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[12]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \word_reg[12]_i_41 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[1]_i_8_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[12]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAAEEAAEEFAEEFAFF)) 
    \word_reg[12]_i_42 
       (.I0(\word_reg[13]_i_68_n_0 ),
        .I1(\word_reg[17]_i_62_n_0 ),
        .I2(\word_reg[14]_i_74_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_69_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[12]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h003B000F)) 
    \word_reg[12]_i_43 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[13]_i_121_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[12]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000D00FDFF)) 
    \word_reg[12]_i_44 
       (.I0(\word_reg[1]_i_23_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[12]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000002FF)) 
    \word_reg[12]_i_45 
       (.I0(\word_reg[15]_i_25_n_0 ),
        .I1(\word_reg[11]_i_85_n_0 ),
        .I2(\word_reg[12]_i_73_n_0 ),
        .I3(\word_reg[14]_i_71_n_0 ),
        .I4(\word_reg[12]_i_74_n_0 ),
        .I5(\word_reg[12]_i_75_n_0 ),
        .O(\word_reg[12]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h770077F7FFFFFFFF)) 
    \word_reg[12]_i_46 
       (.I0(\word_reg[12]_i_76_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[17]_i_62_n_0 ),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[12]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAA33AA00BA00BA00)) 
    \word_reg[12]_i_47 
       (.I0(\word_reg[20]_i_30_n_0 ),
        .I1(\word_reg[12]_i_77_n_0 ),
        .I2(\word_reg[11]_i_84_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[12]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFEF00EF0FEFE0EF0)) 
    \word_reg[12]_i_48 
       (.I0(\word_reg[12]_i_40_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[9]_i_79_n_0 ),
        .I5(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[12]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFFFFFDDDDFFFF)) 
    \word_reg[12]_i_49 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[13]_i_77_n_0 ),
        .I3(\word_reg[8]_i_91_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[12]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \word_reg[12]_i_5 
       (.I0(\word_reg_reg_n_0_[4] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\word_reg_reg_n_0_[12] ),
        .I3(num_fifo_wrs[1]),
        .O(\word_reg[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \word_reg[12]_i_50 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[11]_i_87_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[11]_i_80_n_0 ),
        .O(\word_reg[12]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h7774007477747774)) 
    \word_reg[12]_i_51 
       (.I0(\word_reg[15]_i_28_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[13]_i_77_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[12]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[12]_i_52 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[12]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \word_reg[12]_i_53 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[15]_i_51_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\word_reg[12]_i_26_n_0 ),
        .I5(\word_reg[12]_i_67_n_0 ),
        .O(\word_reg[12]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0E000E0EFFFFFFFF)) 
    \word_reg[12]_i_54 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\word_reg[13]_i_111_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\word_reg[13]_i_116_n_0 ),
        .I5(\word_reg[12]_i_78_n_0 ),
        .O(\word_reg[12]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFCFFFFA)) 
    \word_reg[12]_i_55 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\word_reg[17]_i_13_n_0 ),
        .O(\word_reg[12]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44F05500)) 
    \word_reg[12]_i_56 
       (.I0(\word_reg[12]_i_79_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\word_reg[13]_i_114_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[12]_i_80_n_0 ),
        .O(\word_reg[12]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \word_reg[12]_i_57 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[12]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAABAAF)) 
    \word_reg[12]_i_58 
       (.I0(\word_reg[4]_i_70_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[3]_i_9_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[12]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444FF4FFF)) 
    \word_reg[12]_i_59 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[14]_i_54_n_0 ),
        .I2(\word_reg[18]_i_34_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[15]_i_17_n_0 ),
        .I5(\word_reg[12]_i_81_n_0 ),
        .O(\word_reg[12]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h2322FFFF23222322)) 
    \word_reg[12]_i_6 
       (.I0(\word_reg[12]_i_14_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[12]_i_15_n_0 ),
        .I3(\word_reg[12]_i_16_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[12]_i_17_n_0 ),
        .O(\word_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \word_reg[12]_i_60 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[3]_i_9_n_0 ),
        .I5(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[12]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'h25)) 
    \word_reg[12]_i_61 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[12]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[12]_i_62 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[12]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F6F0)) 
    \word_reg[12]_i_63 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg_n_0_[4] ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[12]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAFFAFFFF)) 
    \word_reg[12]_i_64 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\word_reg[14]_i_103_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[12]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFF11FF11FF10FF12)) 
    \word_reg[12]_i_65 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[12]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[12]_i_66 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[12]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[12]_i_67 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[12]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A2FFFFFFFF)) 
    \word_reg[12]_i_68 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .I5(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[12]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h040400FF04040000)) 
    \word_reg[12]_i_69 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[13]_i_111_n_0 ),
        .O(\word_reg[12]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFBFFFFFFFBFF)) 
    \word_reg[12]_i_7 
       (.I0(\word_reg[12]_i_18_n_0 ),
        .I1(\word_reg[18]_i_43_n_0 ),
        .I2(\word_reg[12]_i_19_n_0 ),
        .I3(\word_reg[12]_i_20_n_0 ),
        .I4(VLI_size_d1[1]),
        .I5(\word_reg[12]_i_21_n_0 ),
        .O(\word_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F8FFFFFFFF)) 
    \word_reg[12]_i_70 
       (.I0(\word_reg[16]_i_53_n_0 ),
        .I1(\word_reg[3]_i_34_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\word_reg[5]_i_18_n_0 ),
        .I5(\word_reg[13]_i_105_n_0 ),
        .O(\word_reg[12]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEEE)) 
    \word_reg[12]_i_71 
       (.I0(\word_reg[12]_i_82_n_0 ),
        .I1(\word_reg[13]_i_34_n_0 ),
        .I2(\word_reg[12]_i_83_n_0 ),
        .I3(\word_reg[13]_i_53_n_0 ),
        .I4(\word_reg[12]_i_84_n_0 ),
        .I5(\word_reg[11]_i_102_n_0 ),
        .O(\word_reg[12]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[12]_i_72 
       (.I0(\VLC_size_reg_n_0_[4] ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[12]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h80008F00CFCFCFCF)) 
    \word_reg[12]_i_73 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[20]_i_31_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[9]_i_79_n_0 ),
        .O(\word_reg[12]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h00000000101050DC)) 
    \word_reg[12]_i_74 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[13]_i_121_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[12]_i_85_n_0 ),
        .O(\word_reg[12]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h3400000004000000)) 
    \word_reg[12]_i_75 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[12]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hB8B8B8BB)) 
    \word_reg[12]_i_76 
       (.I0(\word_reg[15]_i_28_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_80_n_0 ),
        .I3(\word_reg[1]_i_8_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[12]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hF3CFEFCF)) 
    \word_reg[12]_i_77 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[12]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[12]_i_78 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[12]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB88BBBB8B888B)) 
    \word_reg[12]_i_79 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\word_reg[15]_i_17_n_0 ),
        .I5(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[12]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD5D555DDD)) 
    \word_reg[12]_i_8 
       (.I0(\word_reg[12]_i_22_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\word_reg[12]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[12]_i_24_n_0 ),
        .I5(\word_reg[12]_i_25_n_0 ),
        .O(\word_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000050015001500)) 
    \word_reg[12]_i_80 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[20]_i_17_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[12]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[12]_i_81 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[12]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \word_reg[12]_i_82 
       (.I0(\word_reg[17]_i_58_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[12]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hAAAAAABF)) 
    \word_reg[12]_i_83 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[12]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'hE4FF)) 
    \word_reg[12]_i_84 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[12]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \word_reg[12]_i_85 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[12]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h3F3FBFBF000080BF)) 
    \word_reg[12]_i_9 
       (.I0(\word_reg[12]_i_26_n_0 ),
        .I1(\word_reg[12]_i_27_n_0 ),
        .I2(\word_reg[12]_i_28_n_0 ),
        .I3(\word_reg[12]_i_29_n_0 ),
        .I4(\word_reg[22]_i_7_n_0 ),
        .I5(\word_reg[12]_i_30_n_0 ),
        .O(\word_reg[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \word_reg[13]_i_1 
       (.I0(\word_reg[13]_i_2_n_0 ),
        .I1(\word_reg[13]_i_3_n_0 ),
        .I2(\word_reg[13]_i_4_n_0 ),
        .I3(\word_reg[13]_i_5_n_0 ),
        .I4(\word_reg[13]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[13] ),
        .O(\word_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \word_reg[13]_i_10 
       (.I0(\word_reg_reg_n_0_[5] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg_reg_n_0_[13] ),
        .I3(num_fifo_wrs[1]),
        .I4(HFW_running),
        .I5(\state_reg_n_0_[1] ),
        .O(\word_reg[13]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \word_reg[13]_i_100 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[15]_i_16_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[13]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2F22)) 
    \word_reg[13]_i_101 
       (.I0(\word_reg[0]_i_7_n_0 ),
        .I1(\word_reg[13]_i_127_n_0 ),
        .I2(\word_reg[13]_i_89_n_0 ),
        .I3(\word_reg[16]_i_53_n_0 ),
        .I4(\word_reg[13]_i_108_n_0 ),
        .I5(\word_reg[13]_i_110_n_0 ),
        .O(\word_reg[13]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFFFEFEE)) 
    \word_reg[13]_i_102 
       (.I0(\word_reg[13]_i_128_n_0 ),
        .I1(\word_reg[13]_i_109_n_0 ),
        .I2(\word_reg[13]_i_52_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[13]_i_129_n_0 ),
        .I5(\word_reg[18]_i_34_n_0 ),
        .O(\word_reg[13]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[13]_i_103 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[13]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010030)) 
    \word_reg[13]_i_104 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[13]_i_109_n_0 ),
        .O(\word_reg[13]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \word_reg[13]_i_105 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[13]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h000000E00000E0E0)) 
    \word_reg[13]_i_106 
       (.I0(\word_reg[13]_i_111_n_0 ),
        .I1(\word_reg[17]_i_40_n_0 ),
        .I2(\word_reg[7]_i_29_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[13]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \word_reg[13]_i_107 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[13]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[13]_i_108 
       (.I0(\word_reg[13]_i_130_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[13]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \word_reg[13]_i_109 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[13]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF100F100F100)) 
    \word_reg[13]_i_11 
       (.I0(\word_reg[13]_i_31_n_0 ),
        .I1(\word_reg[13]_i_32_n_0 ),
        .I2(\word_reg[13]_i_33_n_0 ),
        .I3(\word_reg[13]_i_34_n_0 ),
        .I4(\word_reg[13]_i_35_n_0 ),
        .I5(\word_reg[13]_i_36_n_0 ),
        .O(\word_reg[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000010101)) 
    \word_reg[13]_i_110 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[14]_i_42_n_0 ),
        .I5(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[13]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[13]_i_111 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[13]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \word_reg[13]_i_112 
       (.I0(\word_reg[13]_i_52_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[13]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0B0B0F0F0B00)) 
    \word_reg[13]_i_113 
       (.I0(\word_reg[13]_i_53_n_0 ),
        .I1(\word_reg[8]_i_38_n_0 ),
        .I2(\word_reg[13]_i_108_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[13]_i_89_n_0 ),
        .O(\word_reg[13]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \word_reg[13]_i_114 
       (.I0(\word_reg[15]_i_44_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[13]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[13]_i_115 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[13]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_116 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[13]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_117 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[13]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h00077707)) 
    \word_reg[13]_i_118 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_80_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[15]_i_28_n_0 ),
        .O(\word_reg[13]_i_118_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_119 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[13]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h00A2FFFF00A20000)) 
    \word_reg[13]_i_12 
       (.I0(\word_reg[13]_i_37_n_0 ),
        .I1(\word_reg[13]_i_38_n_0 ),
        .I2(\word_reg[13]_i_39_n_0 ),
        .I3(\word_reg[13]_i_40_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[13]_i_41_n_0 ),
        .O(\word_reg[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA220A0000220A00)) 
    \word_reg[13]_i_120 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\word_reg[16]_i_42_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[13]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFFFFFFF)) 
    \word_reg[13]_i_121 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(VLI_size_d1[0]),
        .I5(\word_reg[14]_i_110_n_0 ),
        .O(\word_reg[13]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h00FF0010)) 
    \word_reg[13]_i_122 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[5]_i_45_n_0 ),
        .O(\word_reg[13]_i_122_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hFACF)) 
    \word_reg[13]_i_123 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\word_reg[16]_i_42_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[13]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hFFFFEEFA)) 
    \word_reg[13]_i_124 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[13]_i_124_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[13]_i_125 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[13]_i_125_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[13]_i_126 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[13]_i_126_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[13]_i_127 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[13]_i_127_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \word_reg[13]_i_128 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[13]_i_128_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_129 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[13]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h1110FFFF)) 
    \word_reg[13]_i_13 
       (.I0(\word_reg[17]_i_30_n_0 ),
        .I1(\word_reg[13]_i_42_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[13]_i_43_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \word_reg[13]_i_130 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_42_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[15]_i_41_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[13]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h55555555F755F7FF)) 
    \word_reg[13]_i_14 
       (.I0(\word_reg[13]_i_44_n_0 ),
        .I1(\word_reg[13]_i_45_n_0 ),
        .I2(\word_reg[13]_i_46_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[13]_i_47_n_0 ),
        .I5(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h40554000FFFFFFFF)) 
    \word_reg[13]_i_15 
       (.I0(\word_reg[13]_i_48_n_0 ),
        .I1(\word_reg[13]_i_49_n_0 ),
        .I2(\word_reg[13]_i_50_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[13]_i_51_n_0 ),
        .I5(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAEAEBF)) 
    \word_reg[13]_i_16 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[13]_i_52_n_0 ),
        .I3(\word_reg[13]_i_53_n_0 ),
        .I4(\word_reg[13]_i_54_n_0 ),
        .I5(\word_reg[13]_i_55_n_0 ),
        .O(\word_reg[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \word_reg[13]_i_17 
       (.I0(\word_reg[13]_i_56_n_0 ),
        .I1(\word_reg[13]_i_57_n_0 ),
        .I2(\word_reg[13]_i_58_n_0 ),
        .I3(\word_reg[14]_i_51_n_0 ),
        .I4(\word_reg[13]_i_59_n_0 ),
        .I5(\word_reg[13]_i_60_n_0 ),
        .O(\word_reg[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF5DFF5D5555FF5D)) 
    \word_reg[13]_i_18 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg[13]_i_61_n_0 ),
        .I2(\word_reg[13]_i_62_n_0 ),
        .I3(\word_reg[13]_i_63_n_0 ),
        .I4(\word_reg[13]_i_64_n_0 ),
        .I5(\word_reg[13]_i_65_n_0 ),
        .O(\word_reg[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \word_reg[13]_i_2 
       (.I0(\word_reg[13]_i_7_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[13]_i_8_n_0 ),
        .I3(VLI_size_d1[0]),
        .I4(\word_reg_reg[13]_i_9_n_0 ),
        .I5(\word_reg[13]_i_10_n_0 ),
        .O(\word_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A0)) 
    \word_reg[13]_i_21 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[13]_i_66_n_0 ),
        .I2(\word_reg[13]_i_67_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(HFW_running),
        .O(\word_reg[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010001)) 
    \word_reg[13]_i_22 
       (.I0(\word_reg[13]_i_68_n_0 ),
        .I1(\word_reg[13]_i_69_n_0 ),
        .I2(\word_reg[13]_i_70_n_0 ),
        .I3(\word_reg[13]_i_71_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[13]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \word_reg[13]_i_23 
       (.I0(\word_reg[13]_i_72_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[20]_i_30_n_0 ),
        .I3(\word_reg[13]_i_73_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA22A2A2A2)) 
    \word_reg[13]_i_24 
       (.I0(\word_reg[13]_i_74_n_0 ),
        .I1(\word_reg[19]_i_9_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\word_reg[15]_i_54_n_0 ),
        .I5(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF000002FFFF0202)) 
    \word_reg[13]_i_25 
       (.I0(\word_reg[14]_i_24_n_0 ),
        .I1(\word_reg[13]_i_75_n_0 ),
        .I2(\word_reg[17]_i_47_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(VLI_size_d1[1]),
        .I5(\word_reg[13]_i_76_n_0 ),
        .O(\word_reg[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000051)) 
    \word_reg[13]_i_26 
       (.I0(\word_reg[13]_i_77_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[9]_i_36_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[19]_i_11_n_0 ),
        .O(\word_reg[13]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[13]_i_27 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000080088888888)) 
    \word_reg[13]_i_28 
       (.I0(VLI_size_d1[1]),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\word_reg[22]_i_6_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[13]_i_78_n_0 ),
        .O(\word_reg[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000000DFDFDF00DF)) 
    \word_reg[13]_i_29 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .I3(\word_reg[13]_i_76_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[13]_i_79_n_0 ),
        .O(\word_reg[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBABF)) 
    \word_reg[13]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg_reg_n_0_[5] ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg_reg_n_0_[13] ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD000D0)) 
    \word_reg[13]_i_30 
       (.I0(\word_reg[13]_i_80_n_0 ),
        .I1(\word_reg[1]_i_19_n_0 ),
        .I2(\word_reg[13]_i_78_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[13]_i_81_n_0 ),
        .I5(\word_reg[13]_i_82_n_0 ),
        .O(\word_reg[13]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hFEBA)) 
    \word_reg[13]_i_31 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[13]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \word_reg[13]_i_32 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[13]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_33 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[16]_i_19_n_0 ),
        .O(\word_reg[13]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \word_reg[13]_i_34 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[13]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \word_reg[13]_i_35 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[13]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_36 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBAABABBBBBBBB)) 
    \word_reg[13]_i_37 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[13]_i_83_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[13]_i_84_n_0 ),
        .O(\word_reg[13]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_38 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBF8BBC)) 
    \word_reg[13]_i_39 
       (.I0(\word_reg[16]_i_19_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[13]_i_85_n_0 ),
        .I5(\word_reg[13]_i_86_n_0 ),
        .O(\word_reg[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8AAA8A888AAA)) 
    \word_reg[13]_i_4 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[13]_i_11_n_0 ),
        .I2(\word_reg[13]_i_12_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[13]_i_13_n_0 ),
        .I5(\word_reg[13]_i_14_n_0 ),
        .O(\word_reg[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \word_reg[13]_i_40 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E222E2E)) 
    \word_reg[13]_i_41 
       (.I0(\word_reg[13]_i_87_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[13]_i_88_n_0 ),
        .I3(\word_reg[13]_i_89_n_0 ),
        .I4(\word_reg[13]_i_90_n_0 ),
        .I5(\word_reg[17]_i_30_n_0 ),
        .O(\word_reg[13]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0003000000880000)) 
    \word_reg[13]_i_42 
       (.I0(\word_reg[13]_i_90_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBB8B)) 
    \word_reg[13]_i_43 
       (.I0(\word_reg[14]_i_84_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\word_reg[13]_i_46_n_0 ),
        .O(\word_reg[13]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8AAAAAAAAA)) 
    \word_reg[13]_i_44 
       (.I0(\word_reg[13]_i_91_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\word_reg[19]_i_9_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\word_reg[14]_i_109_n_0 ),
        .I5(\word_reg[13]_i_92_n_0 ),
        .O(\word_reg[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDFFDF)) 
    \word_reg[13]_i_45 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[16]_i_19_n_0 ),
        .O(\word_reg[13]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000000101)) 
    \word_reg[13]_i_46 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[13]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \word_reg[13]_i_47 
       (.I0(\word_reg[13]_i_93_n_0 ),
        .I1(\word_reg[13]_i_94_n_0 ),
        .I2(\word_reg[8]_i_37_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[13]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABAAABAAAAAAA)) 
    \word_reg[13]_i_48 
       (.I0(\word_reg[12]_i_35_n_0 ),
        .I1(\word_reg[13]_i_52_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[13]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    \word_reg[13]_i_49 
       (.I0(\word_reg[17]_i_58_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[13]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DDDF)) 
    \word_reg[13]_i_5 
       (.I0(\word_reg[13]_i_15_n_0 ),
        .I1(\word_reg[13]_i_16_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[13]_i_17_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[13]_i_18_n_0 ),
        .O(\word_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000447400304474)) 
    \word_reg[13]_i_50 
       (.I0(\word_reg[13]_i_95_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[13]_i_96_n_0 ),
        .I3(\word_reg[13]_i_97_n_0 ),
        .I4(\word_reg[13]_i_98_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[13]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h0002AA02)) 
    \word_reg[13]_i_51 
       (.I0(\word_reg[13]_i_99_n_0 ),
        .I1(\word_reg[13]_i_100_n_0 ),
        .I2(\word_reg[13]_i_101_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[13]_i_102_n_0 ),
        .O(\word_reg[13]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[13]_i_52 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[13]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[13]_i_53 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[13]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \word_reg[13]_i_54 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[13]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFFFFA0A3FFFF)) 
    \word_reg[13]_i_55 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\word_reg[13]_i_32_n_0 ),
        .O(\word_reg[13]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0020AAAAAA20)) 
    \word_reg[13]_i_56 
       (.I0(\word_reg[20]_i_24_n_0 ),
        .I1(\word_reg[13]_i_103_n_0 ),
        .I2(\word_reg[19]_i_9_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[13]_i_104_n_0 ),
        .I5(\word_reg[13]_i_105_n_0 ),
        .O(\word_reg[13]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEEFEFFFEF)) 
    \word_reg[13]_i_57 
       (.I0(\word_reg[13]_i_106_n_0 ),
        .I1(\word_reg[13]_i_107_n_0 ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[17]_i_58_n_0 ),
        .I5(\word_reg[13]_i_99_n_0 ),
        .O(\word_reg[13]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222222)) 
    \word_reg[13]_i_58 
       (.I0(\word_reg[13]_i_96_n_0 ),
        .I1(\word_reg[13]_i_108_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[7]_i_26_n_0 ),
        .I4(\word_reg[13]_i_109_n_0 ),
        .I5(\word_reg[13]_i_110_n_0 ),
        .O(\word_reg[13]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888AAAA)) 
    \word_reg[13]_i_59 
       (.I0(\word_reg[14]_i_92_n_0 ),
        .I1(\word_reg[13]_i_98_n_0 ),
        .I2(\word_reg[20]_i_38_n_0 ),
        .I3(\word_reg[13]_i_111_n_0 ),
        .I4(\word_reg[13]_i_89_n_0 ),
        .I5(\word_reg[13]_i_112_n_0 ),
        .O(\word_reg[13]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[13]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[13]_i_19_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[13]_i_20_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[13]_i_21_n_0 ),
        .O(\word_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4544444455555555)) 
    \word_reg[13]_i_60 
       (.I0(\word_reg[18]_i_31_n_0 ),
        .I1(\word_reg[13]_i_100_n_0 ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[13]_i_113_n_0 ),
        .O(\word_reg[13]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[13]_i_61 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[13]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[13]_i_62 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[13]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFE00000E0E0)) 
    \word_reg[13]_i_63 
       (.I0(\word_reg[13]_i_114_n_0 ),
        .I1(\word_reg[13]_i_115_n_0 ),
        .I2(\word_reg[19]_i_9_n_0 ),
        .I3(\word_reg[13]_i_116_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[13]_i_117_n_0 ),
        .O(\word_reg[13]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \word_reg[13]_i_64 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[13]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[13]_i_65 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[13]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \word_reg[13]_i_66 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(g0_b21_n_0),
        .O(\word_reg[13]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[13]_i_67 
       (.I0(g3_b13_n_0),
        .I1(g2_b13_n_0),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(g1_b13_n_0),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(g0_b13__19_n_0),
        .O(\word_reg[13]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[13]_i_68 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[13]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \word_reg[13]_i_69 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[17]_i_62_n_0 ),
        .O(\word_reg[13]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFFFB)) 
    \word_reg[13]_i_7 
       (.I0(\word_reg[14]_i_30_n_0 ),
        .I1(\word_reg[13]_i_22_n_0 ),
        .I2(\word_reg[13]_i_23_n_0 ),
        .I3(\word_reg[14]_i_27_n_0 ),
        .I4(\word_reg[13]_i_24_n_0 ),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8088800088888888)) 
    \word_reg[13]_i_70 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[15]_i_28_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_80_n_0 ),
        .I5(\word_reg[11]_i_78_n_0 ),
        .O(\word_reg[13]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hAAAACFCC)) 
    \word_reg[13]_i_71 
       (.I0(\word_reg[15]_i_28_n_0 ),
        .I1(\word_reg[11]_i_80_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[13]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h0000222A)) 
    \word_reg[13]_i_72 
       (.I0(\word_reg[11]_i_84_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[13]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFF77F077)) 
    \word_reg[13]_i_73 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\word_reg[13]_i_118_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[13]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h111111D1D1D111D1)) 
    \word_reg[13]_i_74 
       (.I0(\word_reg[13]_i_119_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[11]_i_78_n_0 ),
        .I3(\word_reg[11]_i_80_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[14]_i_74_n_0 ),
        .O(\word_reg[13]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \word_reg[13]_i_75 
       (.I0(\word_reg[14]_i_65_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[13]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \word_reg[13]_i_76 
       (.I0(\word_reg[13]_i_120_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[13]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \word_reg[13]_i_77 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\word_reg[13]_i_121_n_0 ),
        .O(\word_reg[13]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE2FFFFFFE2FF)) 
    \word_reg[13]_i_78 
       (.I0(\word_reg[13]_i_77_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[15]_i_27_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[13]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC404E4A4)) 
    \word_reg[13]_i_79 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[18]_i_45_n_0 ),
        .I5(\word_reg[13]_i_122_n_0 ),
        .O(\word_reg[13]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022220222)) 
    \word_reg[13]_i_8 
       (.I0(\word_reg[13]_i_25_n_0 ),
        .I1(\word_reg[13]_i_26_n_0 ),
        .I2(\word_reg[13]_i_27_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(VLI_size_d1[3]),
        .I5(\word_reg[13]_i_28_n_0 ),
        .O(\word_reg[13]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[13]_i_80 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[13]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h0222022200000333)) 
    \word_reg[13]_i_81 
       (.I0(\word_reg[13]_i_123_n_0 ),
        .I1(\word_reg[13]_i_75_n_0 ),
        .I2(\word_reg[0]_i_7_n_0 ),
        .I3(\word_reg[20]_i_31_n_0 ),
        .I4(\word_reg[14]_i_78_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[13]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \word_reg[13]_i_82 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[13]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000010D)) 
    \word_reg[13]_i_83 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[13]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h4F440F0FFFFFFFFF)) 
    \word_reg[13]_i_84 
       (.I0(\word_reg[16]_i_19_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[13]_i_36_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[13]_i_124_n_0 ),
        .O(\word_reg[13]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[13]_i_85 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[13]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[13]_i_86 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[13]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B800B8B8B8)) 
    \word_reg[13]_i_87 
       (.I0(\word_reg[14]_i_84_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[14]_i_115_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[13]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \word_reg[13]_i_88 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[13]_i_36_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[19]_i_9_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[13]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \word_reg[13]_i_89 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[13]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h5555330F)) 
    \word_reg[13]_i_90 
       (.I0(\word_reg[16]_i_19_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[13]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFFF0FD)) 
    \word_reg[13]_i_91 
       (.I0(\word_reg[11]_i_51_n_0 ),
        .I1(\word_reg[11]_i_121_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[13]_i_116_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[13]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[13]_i_92 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[13]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFD55FD)) 
    \word_reg[13]_i_93 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[13]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h000001000000010F)) 
    \word_reg[13]_i_94 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[14]_i_122_n_0 ),
        .O(\word_reg[13]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h7774303074743030)) 
    \word_reg[13]_i_95 
       (.I0(\word_reg[13]_i_52_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[13]_i_111_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[11]_i_105_n_0 ),
        .O(\word_reg[13]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \word_reg[13]_i_96 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[13]_i_52_n_0 ),
        .O(\word_reg[13]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000010101)) 
    \word_reg[13]_i_97 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .I5(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[13]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[13]_i_98 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[13]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h0F0D0F0D0F000F0D)) 
    \word_reg[13]_i_99 
       (.I0(\word_reg[13]_i_125_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\word_reg[13]_i_126_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[13]_i_116_n_0 ),
        .I5(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[13]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \word_reg[14]_i_1 
       (.I0(\word_reg[14]_i_2_n_0 ),
        .I1(\word_reg[14]_i_3_n_0 ),
        .I2(\word_reg[14]_i_4_n_0 ),
        .I3(\word_reg[14]_i_5_n_0 ),
        .I4(\word_reg[14]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[14] ),
        .O(\word_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \word_reg[14]_i_10 
       (.I0(\word_reg[14]_i_33_n_0 ),
        .I1(\word_reg[14]_i_31_n_0 ),
        .I2(\word_reg[14]_i_34_n_0 ),
        .I3(\word_reg[14]_i_35_n_0 ),
        .I4(\word_reg[14]_i_36_n_0 ),
        .I5(\word_reg[14]_i_37_n_0 ),
        .O(\word_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF07)) 
    \word_reg[14]_i_100 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[14]_i_122_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[14]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h4444444044404040)) 
    \word_reg[14]_i_101 
       (.I0(\word_reg[16]_i_19_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[14]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001F10000)) 
    \word_reg[14]_i_102 
       (.I0(\word_reg[13]_i_52_n_0 ),
        .I1(\word_reg[13]_i_32_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg[14]_i_87_n_0 ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\word_reg[14]_i_46_n_0 ),
        .O(\word_reg[14]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[14]_i_103 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[14]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A0AAA2A)) 
    \word_reg[14]_i_104 
       (.I0(\word_reg[14]_i_123_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[14]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h0700030007440333)) 
    \word_reg[14]_i_105 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[14]_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[14]_i_106 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[14]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABABABF)) 
    \word_reg[14]_i_107 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[14]_i_107_n_0 ));
  LUT5 #(
    .INIT(32'h0001BB01)) 
    \word_reg[14]_i_108 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[14]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h0145)) 
    \word_reg[14]_i_109 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[14]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \word_reg[14]_i_11 
       (.I0(\word_reg_reg_n_0_[6] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg_reg_n_0_[14] ),
        .I3(num_fifo_wrs[1]),
        .I4(HFW_running),
        .I5(\state_reg_n_0_[1] ),
        .O(\word_reg[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFEAB02A8)) 
    \word_reg[14]_i_110 
       (.I0(\word_reg[22]_i_12_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[22]_i_13_n_0 ),
        .O(\word_reg[14]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'h7F4F7343)) 
    \word_reg[14]_i_111 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg[16]_i_42_n_0 ),
        .I4(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[14]_i_111_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \word_reg[14]_i_112 
       (.I0(\word_reg[14]_i_65_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[14]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \word_reg[14]_i_113 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[14]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[14]_i_114 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[14]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hFFFFF0EE)) 
    \word_reg[14]_i_115 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[14]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \word_reg[14]_i_116 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[14]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[14]_i_117 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[14]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF2E)) 
    \word_reg[14]_i_118 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[6]_i_113_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[14]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h00000000111B0000)) 
    \word_reg[14]_i_119 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\word_reg[14]_i_124_n_0 ),
        .O(\word_reg[14]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    \word_reg[14]_i_12 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[14]_i_38_n_0 ),
        .I2(\word_reg[14]_i_39_n_0 ),
        .I3(\word_reg[14]_i_40_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[14]_i_41_n_0 ),
        .O(\word_reg[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000222AAAA0222)) 
    \word_reg[14]_i_120 
       (.I0(\word_reg[19]_i_9_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[14]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h000001010000010F)) 
    \word_reg[14]_i_121 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[14]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[14]_i_122 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[14]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h5555F0003333FFFF)) 
    \word_reg[14]_i_123 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\word_reg[15]_i_43_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[14]_i_123_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \word_reg[14]_i_124 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[14]_i_124_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[14]_i_13 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[14]_i_14 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0511FFFF05110511)) 
    \word_reg[14]_i_15 
       (.I0(\word_reg[14]_i_43_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[14]_i_45_n_0 ),
        .I5(\word_reg[14]_i_46_n_0 ),
        .O(\word_reg[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDDDD0DD)) 
    \word_reg[14]_i_16 
       (.I0(\word_reg[14]_i_47_n_0 ),
        .I1(\word_reg[14]_i_40_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[14]_i_48_n_0 ),
        .I5(\word_reg[14]_i_38_n_0 ),
        .O(\word_reg[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEFEEEFEEE)) 
    \word_reg[14]_i_17 
       (.I0(\word_reg[14]_i_49_n_0 ),
        .I1(\word_reg[14]_i_50_n_0 ),
        .I2(\word_reg[14]_i_51_n_0 ),
        .I3(\word_reg_reg[14]_i_52_n_0 ),
        .I4(\word_reg[14]_i_53_n_0 ),
        .I5(\word_reg[14]_i_54_n_0 ),
        .O(\word_reg[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBBABBAAAFFFFFFFF)) 
    \word_reg[14]_i_18 
       (.I0(\word_reg[14]_i_55_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[14]_i_56_n_0 ),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \word_reg[14]_i_19 
       (.I0(\word_reg[14]_i_57_n_0 ),
        .I1(\word_reg_reg[14]_i_58_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg[14]_i_47_n_0 ),
        .I4(\word_reg[14]_i_59_n_0 ),
        .I5(\word_reg[14]_i_60_n_0 ),
        .O(\word_reg[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0DFFFD)) 
    \word_reg[14]_i_2 
       (.I0(\word_reg[14]_i_7_n_0 ),
        .I1(\word_reg[14]_i_8_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[14]_i_9_n_0 ),
        .I4(\word_reg[14]_i_10_n_0 ),
        .I5(\word_reg[14]_i_11_n_0 ),
        .O(\word_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A0)) 
    \word_reg[14]_i_21 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[14]_i_63_n_0 ),
        .I2(\word_reg[14]_i_64_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(HFW_running),
        .O(\word_reg[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \word_reg[14]_i_22 
       (.I0(\word_reg[18]_i_65_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[14]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h5F3F)) 
    \word_reg[14]_i_23 
       (.I0(\word_reg[15]_i_55_n_0 ),
        .I1(\word_reg[15]_i_28_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AA02AAA)) 
    \word_reg[14]_i_24 
       (.I0(\word_reg[14]_i_66_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8088808080808080)) 
    \word_reg[14]_i_25 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(\word_reg[14]_i_67_n_0 ),
        .I2(\word_reg[14]_i_68_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[15]_i_28_n_0 ),
        .O(\word_reg[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFEEEFE)) 
    \word_reg[14]_i_26 
       (.I0(\word_reg[14]_i_69_n_0 ),
        .I1(\word_reg[14]_i_70_n_0 ),
        .I2(\word_reg[14]_i_71_n_0 ),
        .I3(\word_reg[14]_i_72_n_0 ),
        .I4(\word_reg[18]_i_63_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[14]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[14]_i_27 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[14]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \word_reg[14]_i_28 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[15]_i_55_n_0 ),
        .O(\word_reg[14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \word_reg[14]_i_29 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBABF)) 
    \word_reg[14]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg_reg_n_0_[6] ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg_reg_n_0_[14] ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    \word_reg[14]_i_30 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[13]_i_26_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[15]_i_32_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h11550555FFFFFFFF)) 
    \word_reg[14]_i_31 
       (.I0(\word_reg[14]_i_73_n_0 ),
        .I1(\word_reg[15]_i_55_n_0 ),
        .I2(\word_reg[15]_i_28_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(VLI_size_d1[3]),
        .O(\word_reg[14]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_reg[14]_i_32 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[14]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[14]_i_33 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA0C000000000)) 
    \word_reg[14]_i_34 
       (.I0(\word_reg[15]_i_55_n_0 ),
        .I1(\word_reg[14]_i_74_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[14]_i_73_n_0 ),
        .I5(\word_reg[14]_i_75_n_0 ),
        .O(\word_reg[14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAC0AA)) 
    \word_reg[14]_i_35 
       (.I0(\word_reg[14]_i_76_n_0 ),
        .I1(\word_reg[14]_i_77_n_0 ),
        .I2(\word_reg[0]_i_14_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(VLI_size_d1[3]),
        .I5(\word_reg[14]_i_70_n_0 ),
        .O(\word_reg[14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h22202020AAAAAAAA)) 
    \word_reg[14]_i_36 
       (.I0(\word_reg[14]_i_27_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[14]_i_78_n_0 ),
        .I3(\word_reg[14]_i_79_n_0 ),
        .I4(\word_reg[0]_i_7_n_0 ),
        .I5(\word_reg[14]_i_80_n_0 ),
        .O(\word_reg[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h6000606066666666)) 
    \word_reg[14]_i_37 
       (.I0(VLI_size_d1[1]),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\word_reg[14]_i_68_n_0 ),
        .I4(\word_reg[14]_i_23_n_0 ),
        .I5(\word_reg[14]_i_29_n_0 ),
        .O(\word_reg[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00008080000080FF)) 
    \word_reg[14]_i_38 
       (.I0(\word_reg[8]_i_37_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\word_reg[13]_i_36_n_0 ),
        .I3(\word_reg[14]_i_81_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h02AAA2AA02AA02AA)) 
    \word_reg[14]_i_39 
       (.I0(\word_reg[6]_i_52_n_0 ),
        .I1(\word_reg[14]_i_82_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[17]_i_58_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\word_reg[14]_i_83_n_0 ),
        .O(\word_reg[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h5555555544444454)) 
    \word_reg[14]_i_4 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\word_reg[14]_i_12_n_0 ),
        .I2(\word_reg[14]_i_13_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[14]_i_14_n_0 ),
        .I5(\word_reg[14]_i_15_n_0 ),
        .O(\word_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000045554500)) 
    \word_reg[14]_i_40 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\word_reg[16]_i_19_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[14]_i_84_n_0 ),
        .I5(\word_reg[14]_i_85_n_0 ),
        .O(\word_reg[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h44C444C4000444C4)) 
    \word_reg[14]_i_41 
       (.I0(\word_reg[14]_i_86_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[13]_i_38_n_0 ),
        .I5(\word_reg[14]_i_87_n_0 ),
        .O(\word_reg[14]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hEA15FFFF)) 
    \word_reg[14]_i_42 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\word_reg[14]_i_88_n_0 ),
        .O(\word_reg[14]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFEFDFFFFFFFF)) 
    \word_reg[14]_i_43 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\word_reg[17]_i_26_n_0 ),
        .O(\word_reg[14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5555F333FFFF3)) 
    \word_reg[14]_i_44 
       (.I0(\word_reg[14]_i_89_n_0 ),
        .I1(\word_reg[14]_i_90_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[18]_i_31_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[3]_i_28_n_0 ),
        .O(\word_reg[14]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \word_reg[14]_i_45 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[14]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[14]_i_46 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[14]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A888888)) 
    \word_reg[14]_i_47 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\word_reg[14]_i_91_n_0 ),
        .I2(\word_reg[14]_i_87_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hF200FF00F2000000)) 
    \word_reg[14]_i_48 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[14]_i_82_n_0 ),
        .I3(\word_reg[17]_i_58_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[13]_i_52_n_0 ),
        .O(\word_reg[14]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h22A02200AAAAAAAA)) 
    \word_reg[14]_i_49 
       (.I0(\word_reg[14]_i_92_n_0 ),
        .I1(\word_reg[14]_i_93_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\word_reg[14]_i_94_n_0 ),
        .I5(\word_reg[14]_i_95_n_0 ),
        .O(\word_reg[14]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFCF0FDF0FCF0FDFF)) 
    \word_reg[14]_i_5 
       (.I0(\word_reg[14]_i_16_n_0 ),
        .I1(\word_reg[14]_i_17_n_0 ),
        .I2(\word_reg[14]_i_18_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[14]_i_19_n_0 ),
        .O(\word_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \word_reg[14]_i_50 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[11]_i_51_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\word_reg[16]_i_19_n_0 ),
        .I5(\word_reg[14]_i_96_n_0 ),
        .O(\word_reg[14]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[14]_i_51 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[14]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[14]_i_53 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[14]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[14]_i_54 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[14]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFF3A00FA003A)) 
    \word_reg[14]_i_55 
       (.I0(\word_reg[14]_i_99_n_0 ),
        .I1(\word_reg[14]_i_100_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[14]_i_101_n_0 ),
        .I5(\word_reg[14]_i_102_n_0 ),
        .O(\word_reg[14]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[14]_i_56 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[14]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCCFFC8FFC8FF)) 
    \word_reg[14]_i_57 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[14]_i_103_n_0 ),
        .I4(\word_reg[15]_i_19_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[14]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF2FAF)) 
    \word_reg[14]_i_59 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[14]_i_106_n_0 ),
        .I4(\word_reg[15]_i_17_n_0 ),
        .I5(\word_reg[14]_i_107_n_0 ),
        .O(\word_reg[14]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[14]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[14]_i_20_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[16]_i_11_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[14]_i_21_n_0 ),
        .O(\word_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000C000C0A0A000C)) 
    \word_reg[14]_i_60 
       (.I0(\word_reg[14]_i_108_n_0 ),
        .I1(\word_reg[14]_i_109_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[14]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \word_reg[14]_i_63 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(g0_b22_n_0),
        .O(\word_reg[14]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[14]_i_64 
       (.I0(g3_b14_n_0),
        .I1(g2_b14_n_0),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(g1_b14_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g0_b14_n_0),
        .O(\word_reg[14]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    \word_reg[14]_i_65 
       (.I0(\word_reg[14]_i_110_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(VLI_size_d1[0]),
        .O(\word_reg[14]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFBEB)) 
    \word_reg[14]_i_66 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[16]_i_42_n_0 ),
        .I4(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[14]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[14]_i_67 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[14]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h00013301)) 
    \word_reg[14]_i_68 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[13]_i_77_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[15]_i_27_n_0 ),
        .O(\word_reg[14]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \word_reg[14]_i_69 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[14]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBAAAAA)) 
    \word_reg[14]_i_7 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[14]_i_22_n_0 ),
        .I2(\word_reg[14]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[14]_i_24_n_0 ),
        .O(\word_reg[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[14]_i_70 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[16]_i_13_n_0 ),
        .O(\word_reg[14]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[14]_i_71 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[14]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \word_reg[14]_i_72 
       (.I0(\word_reg[13]_i_77_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[14]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    \word_reg[14]_i_73 
       (.I0(\word_reg[14]_i_111_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[14]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[14]_i_74 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[14]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \word_reg[14]_i_75 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(VLI_size_d1[1]),
        .O(\word_reg[14]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2EEE222)) 
    \word_reg[14]_i_76 
       (.I0(\word_reg[13]_i_27_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_23_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[14]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \word_reg[14]_i_77 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[14]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[14]_i_78 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[14]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[14]_i_79 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[14]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEFEFEFEFE)) 
    \word_reg[14]_i_8 
       (.I0(\word_reg[14]_i_25_n_0 ),
        .I1(\word_reg[14]_i_26_n_0 ),
        .I2(\word_reg[14]_i_27_n_0 ),
        .I3(\word_reg[16]_i_17_n_0 ),
        .I4(\word_reg[14]_i_28_n_0 ),
        .I5(\word_reg[14]_i_29_n_0 ),
        .O(\word_reg[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    \word_reg[14]_i_80 
       (.I0(VLI_size_d1[3]),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[19]_i_9_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[15]_i_54_n_0 ),
        .I5(\word_reg[14]_i_112_n_0 ),
        .O(\word_reg[14]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hF0EEFFFFF0EE0000)) 
    \word_reg[14]_i_81 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_113_n_0 ),
        .I2(\word_reg[14]_i_114_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\word_reg[14]_i_115_n_0 ),
        .O(\word_reg[14]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hFACA)) 
    \word_reg[14]_i_82 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[14]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[14]_i_83 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[13]_i_52_n_0 ),
        .O(\word_reg[14]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \word_reg[14]_i_84 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[14]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[14]_i_85 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[14]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h01010151)) 
    \word_reg[14]_i_86 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[14]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[14]_i_87 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[14]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[14]_i_88 
       (.I0(\word_reg[21]_i_21_n_0 ),
        .I1(\word_reg[21]_i_20_n_0 ),
        .I2(\word_reg[14]_i_116_n_0 ),
        .I3(\word_reg[21]_i_25_n_0 ),
        .I4(\word_reg[21]_i_24_n_0 ),
        .I5(\word_reg[21]_i_23_n_0 ),
        .O(\word_reg[14]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \word_reg[14]_i_89 
       (.I0(\word_reg[22]_i_18_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\word_reg[22]_i_20_n_0 ),
        .O(\word_reg[14]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0FFD0D0)) 
    \word_reg[14]_i_9 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[17]_i_17_n_0 ),
        .I2(\word_reg[14]_i_30_n_0 ),
        .I3(\word_reg[14]_i_31_n_0 ),
        .I4(\word_reg[14]_i_32_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \word_reg[14]_i_90 
       (.I0(\word_reg[22]_i_16_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\word_reg[22]_i_17_n_0 ),
        .O(\word_reg[14]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0047FFFF)) 
    \word_reg[14]_i_91 
       (.I0(\word_reg[14]_i_117_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[6]_i_68_n_0 ),
        .O(\word_reg[14]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[14]_i_92 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[14]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFBFBFFFB)) 
    \word_reg[14]_i_93 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[14]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h00200222)) 
    \word_reg[14]_i_94 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[14]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hCC44CC44CC04CC44)) 
    \word_reg[14]_i_95 
       (.I0(\word_reg[13]_i_36_n_0 ),
        .I1(\word_reg[14]_i_118_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[20]_i_25_n_0 ),
        .O(\word_reg[14]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \word_reg[14]_i_96 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[14]_i_14_n_0 ),
        .I5(\word_reg[14]_i_119_n_0 ),
        .O(\word_reg[14]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAEAEAE)) 
    \word_reg[14]_i_97 
       (.I0(\word_reg[14]_i_120_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[15]_i_19_n_0 ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[14]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h202F2020202F2F2F)) 
    \word_reg[14]_i_98 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[20]_i_25_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[14]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hB0B0B0BBE0E0E0E0)) 
    \word_reg[14]_i_99 
       (.I0(\word_reg[13]_i_65_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[14]_i_121_n_0 ),
        .I3(\word_reg[18]_i_53_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[14]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \word_reg[15]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg[15]_i_2_n_0 ),
        .I2(\word_reg[15]_i_3_n_0 ),
        .I3(\word_reg[15]_i_4_n_0 ),
        .I4(\word_reg[15]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[15] ),
        .O(\word_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAA030A0F0A)) 
    \word_reg[15]_i_10 
       (.I0(\word_reg[15]_i_25_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[15]_i_26_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\word_reg[15]_i_27_n_0 ),
        .O(\word_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0020AAAAAAAA)) 
    \word_reg[15]_i_11 
       (.I0(\word_reg[16]_i_13_n_0 ),
        .I1(\word_reg[15]_i_28_n_0 ),
        .I2(\word_reg[15]_i_29_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[15]_i_30_n_0 ),
        .I5(\word_reg[15]_i_31_n_0 ),
        .O(\word_reg[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    \word_reg[15]_i_12 
       (.I0(\word_reg[15]_i_32_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\word_reg[15]_i_33_n_0 ),
        .I4(HFW_running),
        .O(\word_reg[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFACACACAFACAFA)) 
    \word_reg[15]_i_13 
       (.I0(\word_reg[15]_i_34_n_0 ),
        .I1(\word_reg[15]_i_35_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[15]_i_36_n_0 ),
        .I4(\word_reg[15]_i_37_n_0 ),
        .I5(\word_reg[15]_i_38_n_0 ),
        .O(\word_reg[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0002AAA20222A222)) 
    \word_reg[15]_i_14 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[15]_i_39_n_0 ),
        .I2(\word_reg[21]_i_9_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg0_inferred__0/word_reg[15]_i_40_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[15]_i_15 
       (.I0(g0_b21_n_0),
        .I1(g3_b13_n_0),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(g2_b13_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g1_b13_n_0),
        .O(\word_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h999BBB9BDDDFFFDF)) 
    \word_reg[15]_i_16 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[15]_i_41_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[15]_i_42_n_0 ),
        .I5(\word_reg[15]_i_43_n_0 ),
        .O(\word_reg[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA1555FFFFFFFF)) 
    \word_reg[15]_i_17 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\word_reg[15]_i_44_n_0 ),
        .O(\word_reg[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[15]_i_18 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \word_reg[15]_i_19 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\word_reg[15]_i_45_n_0 ),
        .O(\word_reg[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \word_reg[15]_i_2 
       (.I0(\word_reg[15]_i_6_n_0 ),
        .I1(\word_reg[15]_i_7_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[15]_i_8_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[15]_i_9_n_0 ),
        .O(\word_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[15]_i_20 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[15]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h0000444F)) 
    \word_reg[15]_i_21 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[15]_i_46_n_0 ),
        .I2(\word_reg[17]_i_25_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFEFEEEFEF)) 
    \word_reg[15]_i_22 
       (.I0(\word_reg[15]_i_47_n_0 ),
        .I1(\word_reg[15]_i_48_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .I5(\word_reg[16]_i_19_n_0 ),
        .O(\word_reg[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h4777477747774747)) 
    \word_reg[15]_i_23 
       (.I0(\word_reg[15]_i_49_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[15]_i_50_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\word_reg[15]_i_51_n_0 ),
        .I5(\word_reg[7]_i_33_n_0 ),
        .O(\word_reg[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222202020)) 
    \word_reg[15]_i_24 
       (.I0(\word_reg[15]_i_52_n_0 ),
        .I1(\word_reg[15]_i_53_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[13]_i_52_n_0 ),
        .I5(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[15]_i_25 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[15]_i_26 
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \word_reg[15]_i_27 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\word_reg[16]_i_42_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[15]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \word_reg[15]_i_28 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[15]_i_54_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[15]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \word_reg[15]_i_29 
       (.I0(\word_reg[1]_i_23_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF1FD0000FFFFFFFF)) 
    \word_reg[15]_i_3 
       (.I0(\word_reg_reg_n_0_[15] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg_reg_n_0_[7] ),
        .I4(HFW_running),
        .I5(\state_reg_n_0_[1] ),
        .O(\word_reg[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00000070)) 
    \word_reg[15]_i_30 
       (.I0(\word_reg[15]_i_55_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\word_reg[17]_i_62_n_0 ),
        .O(\word_reg[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F777F777F777)) 
    \word_reg[15]_i_31 
       (.I0(VLI_size_d1[1]),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[15]_i_55_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \word_reg[15]_i_32 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[16]_i_42_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h7575757575000000)) 
    \word_reg[15]_i_33 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\word_reg[15]_i_56_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[15]_i_57_n_0 ),
        .O(\word_reg[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h04FCFFFF040C0F0F)) 
    \word_reg[15]_i_34 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\word_reg[15]_i_37_n_0 ),
        .O(\word_reg[15]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[15]_i_35 
       (.I0(VLI_size_d1[1]),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[15]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h7737)) 
    \word_reg[15]_i_36 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\word_reg[17]_i_67_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[15]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[15]_i_37 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[15]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[15]_i_38 
       (.I0(VLI_size_d1[1]),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFF03FF53FFF3FF53)) 
    \word_reg[15]_i_4 
       (.I0(\word_reg[15]_i_10_n_0 ),
        .I1(\word_reg[15]_i_11_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[15]_i_12_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[15]_i_13_n_0 ),
        .O(\word_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[15]_i_41 
       (.I0(VLC[11]),
        .I1(VLC[10]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(VLC[9]),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(VLC[8]),
        .O(\word_reg[15]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[15]_i_42 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(VLC[14]),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(VLC[12]),
        .O(\word_reg[15]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[15]_i_43 
       (.I0(\word_reg[15]_i_58_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[15]_i_59_n_0 ),
        .O(\word_reg[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[15]_i_44 
       (.I0(\word_reg[3]_i_58_n_0 ),
        .I1(\word_reg[3]_i_59_n_0 ),
        .I2(\word_reg[15]_i_60_n_0 ),
        .I3(\word_reg[3]_i_60_n_0 ),
        .I4(\word_reg[15]_i_61_n_0 ),
        .I5(\word_reg[3]_i_61_n_0 ),
        .O(\word_reg[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[15]_i_45 
       (.I0(\word_reg[15]_i_59_n_0 ),
        .I1(\word_reg[15]_i_58_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[15]_i_41_n_0 ),
        .I5(\word_reg[15]_i_42_n_0 ),
        .O(\word_reg[15]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \word_reg[15]_i_46 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044044444)) 
    \word_reg[15]_i_47 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[15]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080CFF)) 
    \word_reg[15]_i_48 
       (.I0(\word_reg[7]_i_33_n_0 ),
        .I1(\word_reg[9]_i_29_n_0 ),
        .I2(\word_reg[16]_i_18_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[17]_i_25_n_0 ),
        .I5(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF1DF000F515)) 
    \word_reg[15]_i_49 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F444444444)) 
    \word_reg[15]_i_5 
       (.I0(\word_reg[15]_i_14_n_0 ),
        .I1(\word_reg[22]_i_4_n_0 ),
        .I2(HFW_running),
        .I3(\word_reg[15]_i_15_n_0 ),
        .I4(\word_reg[22]_i_11_n_0 ),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hE4FF)) 
    \word_reg[15]_i_50 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[15]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[15]_i_51 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[15]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3FF33F2F2F200)) 
    \word_reg[15]_i_52 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_62_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[15]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAAAAAAAAAAAAA)) 
    \word_reg[15]_i_53 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\word_reg[14]_i_87_n_0 ),
        .I2(\word_reg[7]_i_33_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[15]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[15]_i_54 
       (.I0(\word_reg[11]_i_72_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .O(\word_reg[15]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \word_reg[15]_i_55 
       (.I0(\word_reg[7]_i_16_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[15]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[15]_i_56 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(VLI_size_d1[0]),
        .O(\word_reg[15]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[15]_i_57 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(VLI_size_d1[1]),
        .O(\word_reg[15]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[15]_i_58 
       (.I0(VLC[7]),
        .I1(VLC[6]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(VLC[5]),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(VLC[4]),
        .O(\word_reg[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[15]_i_59 
       (.I0(VLC[3]),
        .I1(VLC[2]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(VLC[1]),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(VLC[0]),
        .O(\word_reg[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \word_reg[15]_i_6 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[15]_i_18_n_0 ),
        .O(\word_reg[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \word_reg[15]_i_60 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[15]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \word_reg[15]_i_61 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[15]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[15]_i_62 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \word_reg[15]_i_7 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[15]_i_20_n_0 ),
        .O(\word_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEEFFFF)) 
    \word_reg[15]_i_8 
       (.I0(\word_reg[15]_i_21_n_0 ),
        .I1(\word_reg[15]_i_22_n_0 ),
        .I2(\word_reg[15]_i_23_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[15]_i_24_n_0 ),
        .O(\word_reg[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \word_reg[15]_i_9 
       (.I0(\word_reg_reg_n_0_[15] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg_reg_n_0_[7] ),
        .O(\word_reg[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[16]_i_1 
       (.I0(\word_reg[16]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[16]_i_3_n_0 ),
        .I3(\word_reg[16]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[16] ),
        .O(\word_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004F40404)) 
    \word_reg[16]_i_10 
       (.I0(\word_reg[16]_i_27_n_0 ),
        .I1(\word_reg[16]_i_28_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[16]_i_29_n_0 ),
        .I4(\word_reg[16]_i_30_n_0 ),
        .I5(\word_reg[16]_i_31_n_0 ),
        .O(\word_reg[16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0200)) 
    \word_reg[16]_i_12 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[16]_i_33_n_0 ),
        .I4(HFW_running),
        .O(\word_reg[16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \word_reg[16]_i_13 
       (.I0(\word_reg[20]_i_30_n_0 ),
        .I1(\word_reg[2]_i_19_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hD000D000D0FFD000)) 
    \word_reg[16]_i_14 
       (.I0(\word_reg[16]_i_34_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[16]_i_35_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\word_reg[16]_i_36_n_0 ),
        .I5(\word_reg[16]_i_37_n_0 ),
        .O(\word_reg[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFAAABBBB)) 
    \word_reg[16]_i_15 
       (.I0(\word_reg[16]_i_38_n_0 ),
        .I1(\word_reg[16]_i_39_n_0 ),
        .I2(\word_reg[16]_i_40_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\word_reg[16]_i_41_n_0 ),
        .O(\word_reg[16]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[16]_i_16 
       (.I0(\word_reg[16]_i_42_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(VLI_size_d1[1]),
        .O(\word_reg[16]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[16]_i_17 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[16]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[16]_i_18 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[16]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[16]_i_19 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[16]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \word_reg[16]_i_2 
       (.I0(\word_reg[16]_i_5_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[16]_i_6_n_0 ),
        .I3(\word_reg[16]_i_7_n_0 ),
        .O(\word_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000017001700FF)) 
    \word_reg[16]_i_20 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D0DDDDDD)) 
    \word_reg[16]_i_21 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[16]_i_43_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[16]_i_44_n_0 ),
        .O(\word_reg[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \word_reg[16]_i_22 
       (.I0(\word_reg[18]_i_30_n_0 ),
        .I1(\word_reg[16]_i_45_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \word_reg[16]_i_23 
       (.I0(\word_reg[16]_i_46_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[16]_i_47_n_0 ),
        .I3(\word_reg[16]_i_48_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[16]_i_21_n_0 ),
        .O(\word_reg[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000110100001)) 
    \word_reg[16]_i_24 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h02000200020002FF)) 
    \word_reg[16]_i_25 
       (.I0(\word_reg[16]_i_49_n_0 ),
        .I1(\word_reg[16]_i_50_n_0 ),
        .I2(\word_reg[16]_i_51_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[16]_i_44_n_0 ),
        .I5(\word_reg[16]_i_52_n_0 ),
        .O(\word_reg[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF100FFFFF100F100)) 
    \word_reg[16]_i_26 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[16]_i_53_n_0 ),
        .I3(\word_reg[17]_i_55_n_0 ),
        .I4(\word_reg[16]_i_54_n_0 ),
        .I5(\word_reg[13]_i_61_n_0 ),
        .O(\word_reg[16]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h888A8888)) 
    \word_reg[16]_i_27 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[16]_i_55_n_0 ),
        .I2(\word_reg[16]_i_56_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80888888)) 
    \word_reg[16]_i_28 
       (.I0(\word_reg[16]_i_57_n_0 ),
        .I1(\word_reg[16]_i_58_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[0]_i_7_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00080888A0A8A8A8)) 
    \word_reg[16]_i_29 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\word_reg[16]_i_59_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\word_reg[16]_i_56_n_0 ),
        .O(\word_reg[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \word_reg[16]_i_3 
       (.I0(\word_reg[16]_i_8_n_0 ),
        .I1(\word_reg[16]_i_9_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[16]_i_10_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[16]_i_5_n_0 ),
        .O(\word_reg[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044545454)) 
    \word_reg[16]_i_30 
       (.I0(\word_reg[16]_i_60_n_0 ),
        .I1(\word_reg[16]_i_61_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\word_reg[16]_i_62_n_0 ),
        .O(\word_reg[16]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h00000024)) 
    \word_reg[16]_i_31 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[16]_i_63_n_0 ),
        .O(\word_reg[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[16]_i_33 
       (.I0(g0_b22_n_0),
        .I1(g3_b14_n_0),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(g2_b14_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g1_b14_n_0),
        .O(\word_reg[16]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h00D10000)) 
    \word_reg[16]_i_34 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[11]_i_23_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h07FF070007000700)) 
    \word_reg[16]_i_35 
       (.I0(\word_reg[16]_i_64_n_0 ),
        .I1(\word_reg[20]_i_27_n_0 ),
        .I2(\word_reg[16]_i_41_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[16]_i_65_n_0 ),
        .I5(\word_reg[16]_i_66_n_0 ),
        .O(\word_reg[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hCCFC555500005555)) 
    \word_reg[16]_i_36 
       (.I0(\word_reg[16]_i_41_n_0 ),
        .I1(\word_reg[16]_i_66_n_0 ),
        .I2(\word_reg[17]_i_67_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\word_reg[16]_i_65_n_0 ),
        .O(\word_reg[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0C00DDDD0C001111)) 
    \word_reg[16]_i_37 
       (.I0(\word_reg[15]_i_25_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[11]_i_23_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[17]_i_62_n_0 ),
        .O(\word_reg[16]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFDDDD)) 
    \word_reg[16]_i_38 
       (.I0(\word_reg[18]_i_43_n_0 ),
        .I1(\word_reg[17]_i_43_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\word_reg[18]_i_67_n_0 ),
        .I4(\word_reg[16]_i_17_n_0 ),
        .I5(\word_reg[16]_i_67_n_0 ),
        .O(\word_reg[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF47FFFFFF47)) 
    \word_reg[16]_i_39 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[13]_i_69_n_0 ),
        .O(\word_reg[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[16]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[16]_i_11_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[18]_i_17_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[16]_i_12_n_0 ),
        .O(\word_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \word_reg[16]_i_40 
       (.I0(\word_reg[16]_i_42_n_0 ),
        .I1(\state[1]_i_3_n_0 ),
        .I2(\word_reg[16]_i_68_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[16]_i_69_n_0 ),
        .O(\word_reg[16]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8888888AAAAAAAAA)) 
    \word_reg[16]_i_41 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[16]_i_70_n_0 ),
        .I2(\word_reg[15]_i_27_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[16]_i_71_n_0 ),
        .O(\word_reg[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \word_reg[16]_i_42 
       (.I0(\word_reg[16]_i_72_n_0 ),
        .I1(\word_reg[20]_i_44_n_0 ),
        .I2(\word_reg[16]_i_73_n_0 ),
        .I3(\word_reg[20]_i_41_n_0 ),
        .I4(\word_reg[16]_i_74_n_0 ),
        .I5(\word_reg[20]_i_39_n_0 ),
        .O(\word_reg[16]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \word_reg[16]_i_43 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[16]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00050003000500F3)) 
    \word_reg[16]_i_44 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[16]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[16]_i_45 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[16]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFAFACFC0)) 
    \word_reg[16]_i_46 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[16]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFE400E4FFFFFFFF)) 
    \word_reg[16]_i_47 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[16]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \word_reg[16]_i_48 
       (.I0(\word_reg[15]_i_45_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[16]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hE044E0CCFFFFFFFF)) 
    \word_reg[16]_i_49 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[20]_i_22_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[19]_i_21_n_0 ),
        .I5(\word_reg[3]_i_34_n_0 ),
        .O(\word_reg[16]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[16]_i_5 
       (.I0(\word_reg_reg_n_0_[8] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg_reg_n_0_[0] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[16] ),
        .O(\word_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000F5533)) 
    \word_reg[16]_i_50 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[16]_i_75_n_0 ),
        .O(\word_reg[16]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \word_reg[16]_i_51 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[16]_i_48_n_0 ),
        .O(\word_reg[16]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAABFBBAAAA)) 
    \word_reg[16]_i_52 
       (.I0(\word_reg[16]_i_76_n_0 ),
        .I1(\word_reg[17]_i_56_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[18]_i_52_n_0 ),
        .O(\word_reg[16]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[16]_i_53 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[16]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[16]_i_54 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[16]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h444444444F444444)) 
    \word_reg[16]_i_55 
       (.I0(\word_reg[16]_i_77_n_0 ),
        .I1(\word_reg[16]_i_78_n_0 ),
        .I2(\word_reg[18]_i_34_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[16]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hBBFF8800B8FFB8FF)) 
    \word_reg[16]_i_56 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[22]_i_7_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[16]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h4F455F505F555F55)) 
    \word_reg[16]_i_57 
       (.I0(\word_reg[16]_i_79_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[18]_i_30_n_0 ),
        .O(\word_reg[16]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \word_reg[16]_i_58 
       (.I0(\word_reg[17]_i_36_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[16]_i_19_n_0 ),
        .O(\word_reg[16]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400FF0F0F)) 
    \word_reg[16]_i_59 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\word_reg[20]_i_17_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[16]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04FF0000)) 
    \word_reg[16]_i_6 
       (.I0(\word_reg[16]_i_13_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[16]_i_14_n_0 ),
        .I4(VLI_size_d1[0]),
        .I5(\word_reg[16]_i_15_n_0 ),
        .O(\word_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002888A)) 
    \word_reg[16]_i_60 
       (.I0(\word_reg[14]_i_71_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .I3(\word_reg[18]_i_30_n_0 ),
        .I4(\word_reg[13]_i_61_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[16]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFBFFFBF)) 
    \word_reg[16]_i_61 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[16]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008080800)) 
    \word_reg[16]_i_62 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[16]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B888B8)) 
    \word_reg[16]_i_63 
       (.I0(\word_reg[14]_i_14_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[18]_i_49_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[16]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[16]_i_64 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[16]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFBFBB)) 
    \word_reg[16]_i_65 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[7]_i_16_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[15]_i_27_n_0 ),
        .O(\word_reg[16]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h00773F773F773F77)) 
    \word_reg[16]_i_66 
       (.I0(\word_reg[14]_i_77_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[16]_i_80_n_0 ),
        .O(\word_reg[16]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000000000C0)) 
    \word_reg[16]_i_67 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[16]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \word_reg[16]_i_68 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[16]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0040FFFF)) 
    \word_reg[16]_i_69 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[16]_i_71_n_0 ),
        .I5(\word_reg[16]_i_70_n_0 ),
        .O(\word_reg[16]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \word_reg[16]_i_7 
       (.I0(\word_reg[16]_i_16_n_0 ),
        .I1(\word_reg[16]_i_17_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[20]_i_29_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\word_reg[18]_i_15_n_0 ),
        .O(\word_reg[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h88008B00)) 
    \word_reg[16]_i_70 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[16]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h47774744FFFFFFFF)) 
    \word_reg[16]_i_71 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[11]_i_23_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[17]_i_61_n_0 ),
        .I5(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[16]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \word_reg[16]_i_72 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .O(\word_reg[16]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \word_reg[16]_i_73 
       (.I0(VLI_size_d1[0]),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[16]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \word_reg[16]_i_74 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(VLI_size_d1[1]),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[16]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[16]_i_75 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[16]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \word_reg[16]_i_76 
       (.I0(\word_reg[21]_i_19_n_0 ),
        .I1(\word_reg[16]_i_81_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[16]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEECE)) 
    \word_reg[16]_i_77 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[16]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \word_reg[16]_i_78 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\bit_ptr_reg[0]_rep_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[16]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[16]_i_79 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[16]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000350000FF3500)) 
    \word_reg[16]_i_8 
       (.I0(\word_reg[16]_i_18_n_0 ),
        .I1(\word_reg[16]_i_19_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[16]_i_20_n_0 ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\word_reg[16]_i_21_n_0 ),
        .O(\word_reg[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[16]_i_80 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[16]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \word_reg[16]_i_81 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[16]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004F40404)) 
    \word_reg[16]_i_9 
       (.I0(\word_reg[16]_i_22_n_0 ),
        .I1(\word_reg[16]_i_23_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[16]_i_24_n_0 ),
        .I4(\word_reg[16]_i_25_n_0 ),
        .I5(\word_reg[16]_i_26_n_0 ),
        .O(\word_reg[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    \word_reg[17]_i_1 
       (.I0(\word_reg[17]_i_2_n_0 ),
        .I1(\word_reg[17]_i_3_n_0 ),
        .I2(\word_reg[17]_i_4_n_0 ),
        .I3(\word_reg[17]_i_5_n_0 ),
        .I4(\word_reg[17]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[17] ),
        .O(\word_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F070F0F0F070F00)) 
    \word_reg[17]_i_10 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[17]_i_31_n_0 ),
        .I2(\word_reg[17]_i_32_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[17]_i_33_n_0 ),
        .O(\word_reg[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h10115555FFFFFFFF)) 
    \word_reg[17]_i_11 
       (.I0(\word_reg[17]_i_34_n_0 ),
        .I1(\word_reg[17]_i_35_n_0 ),
        .I2(\word_reg[17]_i_36_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[17]_i_37_n_0 ),
        .O(\word_reg[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCF0F0F0FEF0FF)) 
    \word_reg[17]_i_12 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[17]_i_38_n_0 ),
        .I2(\word_reg[17]_i_39_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[17]_i_36_n_0 ),
        .O(\word_reg[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[17]_i_13 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EFFFEFF)) 
    \word_reg[17]_i_14 
       (.I0(\word_reg[17]_i_40_n_0 ),
        .I1(\word_reg[17]_i_36_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[17]_i_41_n_0 ),
        .I5(\word_reg[17]_i_34_n_0 ),
        .O(\word_reg[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55555555757F5555)) 
    \word_reg[17]_i_15 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[18]_i_30_n_0 ),
        .I5(\word_reg[17]_i_42_n_0 ),
        .O(\word_reg[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5454555455555555)) 
    \word_reg[17]_i_16 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[17]_i_43_n_0 ),
        .I2(\word_reg[20]_i_30_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[17]_i_44_n_0 ),
        .I5(\word_reg[17]_i_45_n_0 ),
        .O(\word_reg[17]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \word_reg[17]_i_17 
       (.I0(HFW_running),
        .I1(VLI_size_d1[1]),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h888A8888888A888A)) 
    \word_reg[17]_i_18 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[17]_i_46_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(VLI_size_d1[0]),
        .I4(\word_reg[17]_i_47_n_0 ),
        .I5(\word_reg[17]_i_48_n_0 ),
        .O(\word_reg[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \word_reg[17]_i_19 
       (.I0(HFW_running),
        .I1(\word_reg_reg_n_0_[17] ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg_reg_n_0_[1] ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\word_reg_reg_n_0_[9] ),
        .O(\word_reg[17]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hABAAABBB)) 
    \word_reg[17]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg[17]_i_7_n_0 ),
        .I2(d_val_d1),
        .I3(first_rle_word_reg_n_0),
        .I4(huf_rden),
        .O(\word_reg[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0200)) 
    \word_reg[17]_i_22 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[17]_i_50_n_0 ),
        .I4(HFW_running),
        .O(\word_reg[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h02A2A2A202222222)) 
    \word_reg[17]_i_23 
       (.I0(\word_reg[17]_i_51_n_0 ),
        .I1(\word_reg[17]_i_31_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[7]_i_26_n_0 ),
        .I4(\word_reg[17]_i_52_n_0 ),
        .I5(\word_reg[18]_i_34_n_0 ),
        .O(\word_reg[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    \word_reg[17]_i_24 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\word_reg[17]_i_28_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[17]_i_53_n_0 ),
        .O(\word_reg[17]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[17]_i_25 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[17]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[17]_i_26 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF11DFDF)) 
    \word_reg[17]_i_27 
       (.I0(\word_reg[17]_i_31_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[17]_i_54_n_0 ),
        .I4(\word_reg[20]_i_38_n_0 ),
        .I5(\word_reg[17]_i_55_n_0 ),
        .O(\word_reg[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000272727)) 
    \word_reg[17]_i_28 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[17]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \word_reg[17]_i_29 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[18]_i_49_n_0 ),
        .O(\word_reg[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \word_reg[17]_i_3 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[17]_i_8_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[17]_i_9_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[17]_i_10_n_0 ),
        .O(\word_reg[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \word_reg[17]_i_30 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[17]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h0511FFFF)) 
    \word_reg[17]_i_31 
       (.I0(\word_reg[17]_i_56_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[18]_i_49_n_0 ),
        .O(\word_reg[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBAAAA)) 
    \word_reg[17]_i_32 
       (.I0(\word_reg[17]_i_57_n_0 ),
        .I1(\word_reg[18]_i_49_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[13]_i_38_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hB0FCBBFCB0FC88CC)) 
    \word_reg[17]_i_33 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[17]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \word_reg[17]_i_34 
       (.I0(\word_reg[17]_i_58_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[17]_i_59_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h000100010000000A)) 
    \word_reg[17]_i_35 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[14]_i_42_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[17]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \word_reg[17]_i_36 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[17]_i_56_n_0 ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[17]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[17]_i_37 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[17]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[17]_i_38 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[17]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00500050CCDCCCFC)) 
    \word_reg[17]_i_39 
       (.I0(\word_reg[14]_i_14_n_0 ),
        .I1(\word_reg[17]_i_60_n_0 ),
        .I2(\word_reg[17]_i_26_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .I5(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DDFD)) 
    \word_reg[17]_i_4 
       (.I0(\word_reg[17]_i_11_n_0 ),
        .I1(\word_reg[17]_i_12_n_0 ),
        .I2(\word_reg[17]_i_13_n_0 ),
        .I3(\word_reg[17]_i_14_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[17]_i_15_n_0 ),
        .O(\word_reg[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[17]_i_40 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[17]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[17]_i_41 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[17]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hFFAACCC0)) 
    \word_reg[17]_i_42 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[18]_i_49_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[17]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[17]_i_43 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[17]_i_61_n_0 ),
        .O(\word_reg[17]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h002EFF2E)) 
    \word_reg[17]_i_44 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[11]_i_23_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[17]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h7F7500757F757F75)) 
    \word_reg[17]_i_45 
       (.I0(\word_reg[17]_i_62_n_0 ),
        .I1(\word_reg[1]_i_20_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[17]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFF0FFE0FFFF)) 
    \word_reg[17]_i_46 
       (.I0(\word_reg[17]_i_63_n_0 ),
        .I1(\word_reg[17]_i_64_n_0 ),
        .I2(\word_reg[20]_i_42_n_0 ),
        .I3(\word_reg[17]_i_65_n_0 ),
        .I4(\word_reg[17]_i_48_n_0 ),
        .I5(\word_reg[17]_i_66_n_0 ),
        .O(\word_reg[17]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \word_reg[17]_i_47 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[17]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAAFE0000FFFFFFFF)) 
    \word_reg[17]_i_48 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\word_reg[13]_i_27_n_0 ),
        .I4(\word_reg[17]_i_67_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[17]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \word_reg[17]_i_5 
       (.I0(\word_reg[17]_i_16_n_0 ),
        .I1(\word_reg[18]_i_16_n_0 ),
        .I2(\word_reg[17]_i_17_n_0 ),
        .I3(\word_reg[17]_i_18_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\word_reg[17]_i_19_n_0 ),
        .O(\word_reg[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[17]_i_50 
       (.I0(g0_b21_n_0),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(g3_b13_n_0),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(g2_b13_n_0),
        .O(\word_reg[17]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hFFFEEFEE)) 
    \word_reg[17]_i_51 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[17]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[17]_i_52 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[17]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAEEAAAFAAAAAA)) 
    \word_reg[17]_i_53 
       (.I0(\word_reg[17]_i_30_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\word_reg[13]_i_38_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[6]_i_85_n_0 ),
        .O(\word_reg[17]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \word_reg[17]_i_54 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[17]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[17]_i_55 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[17]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \word_reg[17]_i_56 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[17]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0200030F02000200)) 
    \word_reg[17]_i_57 
       (.I0(\word_reg[17]_i_68_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\word_reg[7]_i_26_n_0 ),
        .O(\word_reg[17]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \word_reg[17]_i_58 
       (.I0(\word_reg[15]_i_45_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[17]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFACFFACFFAC0000)) 
    \word_reg[17]_i_59 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[17]_i_56_n_0 ),
        .I4(\word_reg[8]_i_67_n_0 ),
        .I5(\word_reg[18]_i_30_n_0 ),
        .O(\word_reg[17]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[17]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[17]_i_20_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[17]_i_21_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[17]_i_22_n_0 ),
        .O(\word_reg[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[17]_i_60 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[17]_i_58_n_0 ),
        .O(\word_reg[17]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
    \word_reg[17]_i_61 
       (.I0(\word_reg[17]_i_69_n_0 ),
        .I1(\word_reg[14]_i_32_n_0 ),
        .I2(\word_reg[21]_i_18_n_0 ),
        .I3(\word_reg[17]_i_70_n_0 ),
        .I4(\word_reg[21]_i_16_n_0 ),
        .I5(\word_reg[21]_i_17_n_0 ),
        .O(\word_reg[17]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[17]_i_62 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[17]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \word_reg[17]_i_63 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[17]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \word_reg[17]_i_64 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[17]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB00000)) 
    \word_reg[17]_i_65 
       (.I0(\word_reg[13]_i_27_n_0 ),
        .I1(\word_reg[17]_i_67_n_0 ),
        .I2(\word_reg[17]_i_71_n_0 ),
        .I3(\word_reg[17]_i_72_n_0 ),
        .I4(\word_reg[15]_i_26_n_0 ),
        .I5(\word_reg[17]_i_73_n_0 ),
        .O(\word_reg[17]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \word_reg[17]_i_66 
       (.I0(VLI_size_d1[0]),
        .I1(VLI_size_d1[1]),
        .I2(VLI_size_d1[2]),
        .O(\word_reg[17]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \word_reg[17]_i_67 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[17]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[17]_i_68 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[17]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \word_reg[17]_i_69 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[17]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[17]_i_7 
       (.I0(\word_reg_reg_n_0_[9] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[1] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[17] ),
        .O(\word_reg[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \word_reg[17]_i_70 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[17]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \word_reg[17]_i_71 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(VLI_size_d1[2]),
        .O(\word_reg[17]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400040055)) 
    \word_reg[17]_i_72 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[18]_i_67_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[17]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0ACF0A0A)) 
    \word_reg[17]_i_73 
       (.I0(\word_reg[19]_i_11_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[7]_i_26_n_0 ),
        .I5(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[17]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \word_reg[17]_i_8 
       (.I0(\word_reg[17]_i_23_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[17]_i_24_n_0 ),
        .I3(\word_reg[17]_i_25_n_0 ),
        .I4(\word_reg[17]_i_26_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000888A)) 
    \word_reg[17]_i_9 
       (.I0(\word_reg[17]_i_27_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[17]_i_28_n_0 ),
        .I3(\word_reg[17]_i_29_n_0 ),
        .I4(\word_reg[17]_i_30_n_0 ),
        .O(\word_reg[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \word_reg[18]_i_1 
       (.I0(\word_reg[18]_i_2_n_0 ),
        .I1(\word_reg[18]_i_3_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\word_reg[18]_i_4_n_0 ),
        .I4(\word_reg[18]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[18] ),
        .O(\word_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11105555FFFFFFFF)) 
    \word_reg[18]_i_10 
       (.I0(\word_reg[18]_i_32_n_0 ),
        .I1(\word_reg[18]_i_33_n_0 ),
        .I2(\word_reg[18]_i_34_n_0 ),
        .I3(\word_reg[18]_i_21_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002F20202)) 
    \word_reg[18]_i_11 
       (.I0(\word_reg[18]_i_35_n_0 ),
        .I1(\word_reg[18]_i_36_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[18]_i_37_n_0 ),
        .I4(\word_reg[18]_i_38_n_0 ),
        .I5(\word_reg[18]_i_39_n_0 ),
        .O(\word_reg[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000040000)) 
    \word_reg[18]_i_12 
       (.I0(\word_reg[20]_i_25_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[18]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[18]_i_13 
       (.I0(\word_reg_reg_n_0_[10] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg_reg_n_0_[2] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[18] ),
        .O(\word_reg[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h202020202F202020)) 
    \word_reg[18]_i_14 
       (.I0(\word_reg[18]_i_40_n_0 ),
        .I1(\word_reg[18]_i_41_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[18]_i_42_n_0 ),
        .I4(\word_reg[18]_i_43_n_0 ),
        .I5(\word_reg[18]_i_44_n_0 ),
        .O(\word_reg[18]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \word_reg[18]_i_15 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(VLI_size_d1[1]),
        .O(\word_reg[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010101)) 
    \word_reg[18]_i_16 
       (.I0(\word_reg[18]_i_45_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(VLI_size_d1[2]),
        .I4(VLI_size_d1[1]),
        .I5(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[18]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0200)) 
    \word_reg[18]_i_19 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[18]_i_47_n_0 ),
        .I4(HFW_running),
        .O(\word_reg[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAA8AA)) 
    \word_reg[18]_i_2 
       (.I0(\word_reg[18]_i_6_n_0 ),
        .I1(\word_reg[18]_i_7_n_0 ),
        .I2(\word_reg[18]_i_8_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[18]_i_9_n_0 ),
        .I5(\word_reg[18]_i_10_n_0 ),
        .O(\word_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFABBA)) 
    \word_reg[18]_i_20 
       (.I0(\word_reg[18]_i_48_n_0 ),
        .I1(\word_reg[18]_i_49_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\word_reg[18]_i_50_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[18]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \word_reg[18]_i_21 
       (.I0(\word_reg[18]_i_49_n_0 ),
        .I1(\word_reg[18]_i_51_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0FFF)) 
    \word_reg[18]_i_22 
       (.I0(\word_reg[18]_i_52_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[18]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \word_reg[18]_i_23 
       (.I0(\word_reg[18]_i_49_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[18]_i_53_n_0 ),
        .I4(\word_reg[18]_i_54_n_0 ),
        .O(\word_reg[18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFC74FD75FFFFFFFF)) 
    \word_reg[18]_i_24 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF020002AA)) 
    \word_reg[18]_i_25 
       (.I0(\word_reg[7]_i_26_n_0 ),
        .I1(\word_reg[18]_i_30_n_0 ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\word_reg[18]_i_55_n_0 ),
        .O(\word_reg[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1B001BFF00000000)) 
    \word_reg[18]_i_26 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[18]_i_56_n_0 ),
        .I5(\word_reg[18]_i_30_n_0 ),
        .O(\word_reg[18]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[18]_i_27 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000000050000000D)) 
    \word_reg[18]_i_28 
       (.I0(\word_reg[18]_i_49_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA0155FFFFFFFF)) 
    \word_reg[18]_i_29 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\word_reg[18]_i_57_n_0 ),
        .O(\word_reg[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF200F200FFFF0000)) 
    \word_reg[18]_i_3 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[18]_i_11_n_0 ),
        .I2(\word_reg[18]_i_12_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[18]_i_13_n_0 ),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[18]_i_30 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[18]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[18]_i_31 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02005200)) 
    \word_reg[18]_i_32 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[18]_i_30_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .I5(\word_reg[18]_i_58_n_0 ),
        .O(\word_reg[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBBBBBAAAAAAAA)) 
    \word_reg[18]_i_33 
       (.I0(\word_reg[18]_i_59_n_0 ),
        .I1(\word_reg[18]_i_49_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[18]_i_30_n_0 ),
        .O(\word_reg[18]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[18]_i_34 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[18]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'hFEEF)) 
    \word_reg[18]_i_35 
       (.I0(\word_reg[18]_i_51_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[18]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[18]_i_36 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABFBB)) 
    \word_reg[18]_i_37 
       (.I0(\word_reg[18]_i_59_n_0 ),
        .I1(\word_reg[18]_i_49_n_0 ),
        .I2(\word_reg[20]_i_25_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[18]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \word_reg[18]_i_38 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\word_reg[18]_i_21_n_0 ),
        .O(\word_reg[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404040415)) 
    \word_reg[18]_i_39 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\word_reg[18]_i_49_n_0 ),
        .I3(\word_reg[18]_i_52_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[18]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BBBBBBB8B)) 
    \word_reg[18]_i_4 
       (.I0(\word_reg[18]_i_13_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[18]_i_14_n_0 ),
        .I3(\word_reg[18]_i_15_n_0 ),
        .I4(\word_reg[18]_i_16_n_0 ),
        .I5(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F3010103F303F30)) 
    \word_reg[18]_i_40 
       (.I0(VLI_size_d1[2]),
        .I1(\word_reg[18]_i_60_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[18]_i_61_n_0 ),
        .I4(\word_reg[18]_i_62_n_0 ),
        .I5(VLI_size_d1[3]),
        .O(\word_reg[18]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[18]_i_41 
       (.I0(\word_reg[20]_i_30_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[18]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h0000202F)) 
    \word_reg[18]_i_42 
       (.I0(\word_reg[18]_i_63_n_0 ),
        .I1(\word_reg[18]_i_64_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[18]_i_65_n_0 ),
        .I4(\word_reg[18]_i_66_n_0 ),
        .O(\word_reg[18]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00FDFFFD)) 
    \word_reg[18]_i_43 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[20]_i_30_n_0 ),
        .O(\word_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \word_reg[18]_i_44 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[18]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \word_reg[18]_i_45 
       (.I0(\word_reg[13]_i_27_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[18]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[18]_i_47 
       (.I0(g0_b22_n_0),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(g3_b14_n_0),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(g2_b14_n_0),
        .O(\word_reg[18]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h500050F030003000)) 
    \word_reg[18]_i_48 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\word_reg[18]_i_30_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[15]_i_19_n_0 ),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[18]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[18]_i_49 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[18]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[18]_i_5 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[18]_i_17_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[18]_i_18_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[18]_i_19_n_0 ),
        .O(\word_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000041555550415)) 
    \word_reg[18]_i_50 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[20]_i_25_n_0 ),
        .O(\word_reg[18]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \word_reg[18]_i_51 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\word_reg[15]_i_19_n_0 ),
        .I5(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[18]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hF0FFBBBB)) 
    \word_reg[18]_i_52 
       (.I0(\word_reg[18]_i_68_n_0 ),
        .I1(\word_reg[18]_i_57_n_0 ),
        .I2(\word_reg[18]_i_69_n_0 ),
        .I3(\word_reg[15]_i_45_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[18]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[18]_i_53 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[18]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hCFFFFF8F)) 
    \word_reg[18]_i_54 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[18]_i_30_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[18]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \word_reg[18]_i_55 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[18]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \word_reg[18]_i_56 
       (.I0(\word_reg[18]_i_49_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[18]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFCAFFCA00CAF0CA0)) 
    \word_reg[18]_i_57 
       (.I0(\word_reg[22]_i_18_n_0 ),
        .I1(\word_reg[22]_i_20_n_0 ),
        .I2(\word_reg[3]_i_31_n_0 ),
        .I3(\word_reg[22]_i_19_n_0 ),
        .I4(\word_reg[22]_i_16_n_0 ),
        .I5(\word_reg[22]_i_17_n_0 ),
        .O(\word_reg[18]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0014001400141414)) 
    \word_reg[18]_i_58 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[18]_i_49_n_0 ),
        .I4(\word_reg[18]_i_51_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[18]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \word_reg[18]_i_59 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[18]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \word_reg[18]_i_6 
       (.I0(huf_rden),
        .I1(first_rle_word_reg_n_0),
        .I2(d_val_d1),
        .I3(\state_reg_n_0_[1] ),
        .O(\word_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D5D500)) 
    \word_reg[18]_i_60 
       (.I0(\word_reg[17]_i_67_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_79_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(VLI_size_d1[2]),
        .I5(\word_reg[18]_i_70_n_0 ),
        .O(\word_reg[18]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \word_reg[18]_i_61 
       (.I0(\word_reg[14]_i_76_n_0 ),
        .I1(\word_reg[17]_i_67_n_0 ),
        .I2(VLI_size_d1[2]),
        .O(\word_reg[18]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h00A8AAA8)) 
    \word_reg[18]_i_62 
       (.I0(\word_reg[17]_i_67_n_0 ),
        .I1(\word_reg[18]_i_45_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[10]_i_19_n_0 ),
        .O(\word_reg[18]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hFFFFF53F)) 
    \word_reg[18]_i_63 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[18]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h4000000044444444)) 
    \word_reg[18]_i_64 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[18]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \word_reg[18]_i_65 
       (.I0(\word_reg[14]_i_76_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[18]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h8080808AAAAAAAAA)) 
    \word_reg[18]_i_66 
       (.I0(VLI_size_d1[3]),
        .I1(\word_reg[10]_i_19_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[18]_i_45_n_0 ),
        .I5(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[18]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h05533FFFF5533FFF)) 
    \word_reg[18]_i_67 
       (.I0(\word_reg[22]_i_13_n_0 ),
        .I1(\word_reg[22]_i_12_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\word_reg[8]_i_16_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[22]_i_14_n_0 ),
        .O(\word_reg[18]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hAAAA9995)) 
    \word_reg[18]_i_68 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[18]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \word_reg[18]_i_69 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[18]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h4040404044404444)) 
    \word_reg[18]_i_7 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\word_reg[18]_i_20_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\word_reg[18]_i_21_n_0 ),
        .I5(\word_reg[18]_i_22_n_0 ),
        .O(\word_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004044F44)) 
    \word_reg[18]_i_70 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[14]_i_77_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[22]_i_6_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[18]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEAEAAAAAAAA)) 
    \word_reg[18]_i_8 
       (.I0(\word_reg[18]_i_23_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[18]_i_24_n_0 ),
        .I3(\word_reg[18]_i_25_n_0 ),
        .I4(\word_reg[18]_i_26_n_0 ),
        .I5(\word_reg[18]_i_27_n_0 ),
        .O(\word_reg[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAAFFFF)) 
    \word_reg[18]_i_9 
       (.I0(\word_reg[18]_i_28_n_0 ),
        .I1(\state[1]_i_3_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\word_reg[18]_i_30_n_0 ),
        .I4(\word_reg[18]_i_21_n_0 ),
        .I5(\word_reg[18]_i_31_n_0 ),
        .O(\word_reg[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEF20AA2020)) 
    \word_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\word_reg[19]_i_3_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(\word_reg[19]_i_4_n_0 ),
        .I4(\word_reg[19]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[19] ),
        .O(\word_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00001550FFFFFFFF)) 
    \word_reg[19]_i_10 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(VLI_size_d1[3]),
        .I5(\word_reg[19]_i_19_n_0 ),
        .O(\word_reg[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[19]_i_11 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020F02)) 
    \word_reg[19]_i_12 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[21]_i_10_n_0 ),
        .I3(\word_reg[22]_i_6_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h333700003337FFF7)) 
    \word_reg[19]_i_13 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(\word_reg[21]_i_11_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00005555FF307575)) 
    \word_reg[19]_i_14 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[20]_i_17_n_0 ),
        .I3(\word_reg[19]_i_20_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[19]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[19]_i_15 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[19]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[19]_i_16 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBB3BBBABBBABBBB)) 
    \word_reg[19]_i_17 
       (.I0(\word_reg[19]_i_21_n_0 ),
        .I1(\word_reg[20]_i_22_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[20]_i_9_n_0 ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h111F0000FFFFFFFF)) 
    \word_reg[19]_i_18 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[13]_i_61_n_0 ),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[19]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[19]_i_19 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCF4FCF40C040C040)) 
    \word_reg[19]_i_2 
       (.I0(HFW_running),
        .I1(\word_reg[19]_i_6_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\word_reg[19]_i_7_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[19]_i_8_n_0 ),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \word_reg[19]_i_20 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0404044004400440)) 
    \word_reg[19]_i_21 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[20]_i_32_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[20]_i_9_n_0 ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0002222202222222)) 
    \word_reg[19]_i_3 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[22]_i_9_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\word_reg[21]_i_9_n_0 ),
        .I4(\word_reg[22]_i_10_n_0 ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4545455555554555)) 
    \word_reg[19]_i_4 
       (.I0(HFW_running),
        .I1(num_fifo_wrs[1]),
        .I2(\word_reg[19]_i_9_n_0 ),
        .I3(g3_b13_n_0),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(g0_b21_n_0),
        .O(\word_reg[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[19]_i_5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(pad_reg_i_2_n_0),
        .O(\word_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FF00FF75FFFF)) 
    \word_reg[19]_i_6 
       (.I0(\word_reg[19]_i_10_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\word_reg[19]_i_11_n_0 ),
        .I3(\word_reg[19]_i_12_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[19]_i_13_n_0 ),
        .O(\word_reg[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[19]_i_7 
       (.I0(\word_reg_reg_n_0_[11] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg_reg_n_0_[3] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[19] ),
        .O(\word_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEE2E22)) 
    \word_reg[19]_i_8 
       (.I0(\word_reg[19]_i_14_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[19]_i_15_n_0 ),
        .I3(\word_reg[19]_i_16_n_0 ),
        .I4(\word_reg[19]_i_17_n_0 ),
        .I5(\word_reg[19]_i_18_n_0 ),
        .O(\word_reg[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[19]_i_9 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \word_reg[1]_i_1 
       (.I0(\word_reg[1]_i_2_n_0 ),
        .I1(\word_reg[1]_i_3_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\word_reg[1]_i_4_n_0 ),
        .I4(\word_reg[1]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[1] ),
        .O(\word_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFEF)) 
    \word_reg[1]_i_10 
       (.I0(\word_reg[1]_i_25_n_0 ),
        .I1(\word_reg[1]_i_26_n_0 ),
        .I2(\word_reg[1]_i_27_n_0 ),
        .I3(\word_reg[1]_i_28_n_0 ),
        .I4(\word_reg[1]_i_29_n_0 ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h07070700FF00FF00)) 
    \word_reg[1]_i_11 
       (.I0(\word_reg[1]_i_30_n_0 ),
        .I1(\word_reg[1]_i_31_n_0 ),
        .I2(\word_reg[1]_i_32_n_0 ),
        .I3(\word_reg[1]_i_33_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \word_reg[1]_i_12 
       (.I0(\word_reg[1]_i_34_n_0 ),
        .I1(\word_reg[7]_i_33_n_0 ),
        .I2(\word_reg[1]_i_35_n_0 ),
        .I3(\word_reg[1]_i_36_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[1]_i_37_n_0 ),
        .O(\word_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F0FF008888)) 
    \word_reg[1]_i_14 
       (.I0(\word_reg[1]_i_39_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[9]_i_48_n_0 ),
        .I3(\word_reg[17]_i_50_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3333303330301010)) 
    \word_reg[1]_i_16 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(VLI_size_d1[1]),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[1]_i_17 
       (.I0(\word_reg[16]_i_42_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000F700F700F7)) 
    \word_reg[1]_i_18 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[1]_i_42_n_0 ),
        .I3(\word_reg[1]_i_43_n_0 ),
        .I4(\word_reg[1]_i_44_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[1]_i_19 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \word_reg[1]_i_2 
       (.I0(num_fifo_wrs[1]),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[1] ),
        .I3(HFW_running),
        .O(\word_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[1]_i_20 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h45454500)) 
    \word_reg[1]_i_21 
       (.I0(\word_reg[9]_i_78_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\word_reg[18]_i_67_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFC2BC02B3C280028)) 
    \word_reg[1]_i_22 
       (.I0(\word_reg[21]_i_18_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[21]_i_16_n_0 ),
        .I5(\word_reg[21]_i_17_n_0 ),
        .O(\word_reg[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[1]_i_23 
       (.I0(VLI_d1[3]),
        .I1(VLI_d1[2]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_d1[1]),
        .I4(VLI_size_d1[0]),
        .I5(VLI_d1[0]),
        .O(\word_reg[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \word_reg[1]_i_24 
       (.I0(\word_reg[1]_i_19_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[1]_i_45_n_0 ),
        .I3(\word_reg[1]_i_20_n_0 ),
        .I4(\word_reg[1]_i_46_n_0 ),
        .I5(\word_reg[2]_i_19_n_0 ),
        .O(\word_reg[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \word_reg[1]_i_25 
       (.I0(\word_reg[1]_i_47_n_0 ),
        .I1(\word_reg[1]_i_48_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\word_reg[0]_i_6_n_0 ),
        .I4(\word_reg[1]_i_49_n_0 ),
        .I5(\word_reg[1]_i_50_n_0 ),
        .O(\word_reg[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h5454545455555554)) 
    \word_reg[1]_i_26 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\word_reg[1]_i_51_n_0 ),
        .I2(\word_reg[1]_i_52_n_0 ),
        .I3(\word_reg[1]_i_53_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[1]_i_54_n_0 ),
        .O(\word_reg[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFF77D555FFFFD555)) 
    \word_reg[1]_i_27 
       (.I0(\word_reg[1]_i_55_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[8]_i_38_n_0 ),
        .I3(\word_reg[1]_i_56_n_0 ),
        .I4(\word_reg[1]_i_57_n_0 ),
        .I5(\word_reg[21]_i_8_n_0 ),
        .O(\word_reg[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    \word_reg[1]_i_28 
       (.I0(\word_reg[1]_i_58_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[5]_i_66_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[1]_i_59_n_0 ),
        .I5(\word_reg[1]_i_60_n_0 ),
        .O(\word_reg[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h80808080A0A080A0)) 
    \word_reg[1]_i_29 
       (.I0(\word_reg[1]_i_61_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\word_reg[5]_i_65_n_0 ),
        .O(\word_reg[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444FFF4)) 
    \word_reg[1]_i_3 
       (.I0(\word_reg[1]_i_6_n_0 ),
        .I1(\word_reg[1]_i_7_n_0 ),
        .I2(\word_reg[1]_i_8_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[1]_i_9_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDD5DD555FFFFFFFF)) 
    \word_reg[1]_i_30 
       (.I0(\word_reg[7]_i_34_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\word_reg[8]_i_82_n_0 ),
        .I5(\word_reg[2]_i_54_n_0 ),
        .O(\word_reg[1]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[1]_i_31 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(num_fifo_wrs[1]),
        .O(\word_reg[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0003000000330133)) 
    \word_reg[1]_i_32 
       (.I0(num_fifo_wrs[1]),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808AAAAAA)) 
    \word_reg[1]_i_33 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\word_reg[4]_i_58_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[1]_i_62_n_0 ),
        .O(\word_reg[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFEEFF)) 
    \word_reg[1]_i_34 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[1]_i_63_n_0 ),
        .O(\word_reg[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF35FF)) 
    \word_reg[1]_i_35 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(\word_reg[1]_i_64_n_0 ),
        .O(\word_reg[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFD700D700000000)) 
    \word_reg[1]_i_36 
       (.I0(\word_reg[15]_i_43_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[1]_i_65_n_0 ),
        .I5(\word_reg[17]_i_58_n_0 ),
        .O(\word_reg[1]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[1]_i_37 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[1]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[1]_i_39 
       (.I0(g0_b7__19_n_0),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hE0FFE000E000E000)) 
    \word_reg[1]_i_4 
       (.I0(\word_reg[1]_i_10_n_0 ),
        .I1(\word_reg[1]_i_11_n_0 ),
        .I2(\word_reg[1]_i_12_n_0 ),
        .I3(\bit_ptr[4]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[1] ),
        .I5(\word_reg[21]_i_8_n_0 ),
        .O(\word_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0355005503570357)) 
    \word_reg[1]_i_40 
       (.I0(\word_reg[1]_i_66_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[1]_i_19_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[1]_i_23_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h020202023232FF02)) 
    \word_reg[1]_i_41 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[7]_i_54_n_0 ),
        .O(\word_reg[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AF07FF07)) 
    \word_reg[1]_i_42 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[11]_i_75_n_0 ),
        .I3(\word_reg[1]_i_17_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\word_reg[1]_i_67_n_0 ),
        .O(\word_reg[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F2)) 
    \word_reg[1]_i_43 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .I2(\word_reg[7]_i_16_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[1]_i_68_n_0 ),
        .O(\word_reg[1]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h00404444)) 
    \word_reg[1]_i_44 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[12]_i_40_n_0 ),
        .I4(\word_reg[15]_i_25_n_0 ),
        .O(\word_reg[1]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[1]_i_45 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(VLI_size_d1[1]),
        .O(\word_reg[1]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \word_reg[1]_i_46 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\word_reg[21]_i_16_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000008808080088)) 
    \word_reg[1]_i_47 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[8]_i_81_n_0 ),
        .I2(\word_reg[14]_i_56_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[1]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \word_reg[1]_i_48 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000F01)) 
    \word_reg[1]_i_49 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[8]_i_37_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \word_reg[1]_i_5 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[1]_i_13_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(HFW_running),
        .I4(\word_reg[1]_i_14_n_0 ),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h232F000000000000)) 
    \word_reg[1]_i_50 
       (.I0(\word_reg[3]_i_33_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[8]_i_38_n_0 ),
        .I5(\word_reg[6]_i_42_n_0 ),
        .O(\word_reg[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0155015501555555)) 
    \word_reg[1]_i_51 
       (.I0(\word_reg[20]_i_9_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0004004404040444)) 
    \word_reg[1]_i_52 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[1]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[1]_i_53 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFCFAF80000)) 
    \word_reg[1]_i_54 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[8]_i_82_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[1]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[1]_i_55 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0155FEAAFFFFFFFF)) 
    \word_reg[1]_i_56 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[18]_i_57_n_0 ),
        .O(\word_reg[1]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \word_reg[1]_i_57 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[3]_i_62_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[7]_i_61_n_0 ),
        .I4(\word_reg[1]_i_69_n_0 ),
        .O(\word_reg[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0400444404444444)) 
    \word_reg[1]_i_58 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[2]_i_55_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[5]_i_41_n_0 ),
        .O(\word_reg[1]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[1]_i_59 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[1]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hAAABBBBB)) 
    \word_reg[1]_i_6 
       (.I0(\word_reg_reg[1]_i_15_n_0 ),
        .I1(\word_reg[1]_i_16_n_0 ),
        .I2(\word_reg[1]_i_17_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h474747FF0000FFFF)) 
    \word_reg[1]_i_60 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h08FF08FF08FFFFFF)) 
    \word_reg[1]_i_61 
       (.I0(\word_reg[21]_i_8_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\word_reg[5]_i_41_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[20]_i_17_n_0 ),
        .I5(\word_reg[1]_i_70_n_0 ),
        .O(\word_reg[1]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'hFFCA)) 
    \word_reg[1]_i_62 
       (.I0(\word_reg[2]_i_63_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(num_fifo_wrs[1]),
        .O(\word_reg[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \word_reg[1]_i_63 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[9]_i_29_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F4F5FFF0F4F5F)) 
    \word_reg[1]_i_64 
       (.I0(\word_reg[1]_i_71_n_0 ),
        .I1(\word_reg[0]_i_22_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\word_reg[0]_i_21_n_0 ),
        .O(\word_reg[1]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[1]_i_65 
       (.I0(\word_reg[2]_i_63_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\word_reg[11]_i_109_n_0 ),
        .O(\word_reg[1]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \word_reg[1]_i_66 
       (.I0(\word_reg[15]_i_25_n_0 ),
        .I1(\word_reg[12]_i_40_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAFAFAAAEAAAA)) 
    \word_reg[1]_i_67 
       (.I0(\word_reg[4]_i_45_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h4000444455555555)) 
    \word_reg[1]_i_68 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[14]_i_65_n_0 ),
        .I4(\word_reg[15]_i_37_n_0 ),
        .I5(\word_reg[1]_i_72_n_0 ),
        .O(\word_reg[1]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h0005000D)) 
    \word_reg[1]_i_69 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[0]_i_21_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \word_reg[1]_i_7 
       (.I0(\word_reg[1]_i_18_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[1]_i_19_n_0 ),
        .I3(\word_reg[1]_i_20_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[1]_i_21_n_0 ),
        .O(\word_reg[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[1]_i_70 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[1]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[1]_i_71 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hF0007F7FF000F0F0)) 
    \word_reg[1]_i_72 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[1]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \word_reg[1]_i_8 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[1]_i_22_n_0 ),
        .O(\word_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E0)) 
    \word_reg[1]_i_9 
       (.I0(VLI_size_d1[3]),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\word_reg[1]_i_24_n_0 ),
        .I5(\word_reg[20]_i_30_n_0 ),
        .O(\word_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h3A0AFFFF3A0A0000)) 
    \word_reg[20]_i_1 
       (.I0(\word_reg[20]_i_2_n_0 ),
        .I1(\word_reg[20]_i_3_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\word_reg[20]_i_4_n_0 ),
        .I4(\word_reg[20]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[20] ),
        .O(\word_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[20]_i_10 
       (.I0(\word_reg_reg_n_0_[12] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg_reg_n_0_[4] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[20] ),
        .O(\word_reg[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA88AAA8A8A8A)) 
    \word_reg[20]_i_11 
       (.I0(\word_reg[20]_i_27_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(VLI_size_d1[1]),
        .I3(VLI_size_d1[0]),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h57775FFF57005FFF)) 
    \word_reg[20]_i_12 
       (.I0(\word_reg[20]_i_28_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\word_reg[21]_i_10_n_0 ),
        .O(\word_reg[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \word_reg[20]_i_13 
       (.I0(\word_reg[20]_i_29_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[20]_i_30_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFBFFF0FFFB)) 
    \word_reg[20]_i_14 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[20]_i_31_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    \word_reg[20]_i_16 
       (.I0(g0_b22_n_0),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(g3_b14_n_0),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[20]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[20]_i_17 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFF80007FFFFFFFF)) 
    \word_reg[20]_i_18 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\word_reg[20]_i_32_n_0 ),
        .O(\word_reg[20]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[20]_i_19 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFFFFEEEF0000)) 
    \word_reg[20]_i_2 
       (.I0(\word_reg[20]_i_6_n_0 ),
        .I1(\word_reg[20]_i_7_n_0 ),
        .I2(\word_reg[20]_i_8_n_0 ),
        .I3(\word_reg[20]_i_9_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[20]_i_10_n_0 ),
        .O(\word_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFAAAAAAEFFF)) 
    \word_reg[20]_i_20 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[20]_i_33_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[20]_i_34_n_0 ),
        .I5(\word_reg[20]_i_35_n_0 ),
        .O(\word_reg[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBFBBBBBBBBB)) 
    \word_reg[20]_i_21 
       (.I0(\word_reg[20]_i_36_n_0 ),
        .I1(\word_reg[20]_i_37_n_0 ),
        .I2(\word_reg[20]_i_38_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .I5(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD7FFFFFFFF)) 
    \word_reg[20]_i_22 
       (.I0(\word_reg[22]_i_15_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\word_reg[20]_i_9_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[20]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \word_reg[20]_i_23 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[20]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[20]_i_24 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[20]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[20]_i_25 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[20]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[20]_i_26 
       (.I0(\bit_ptr_reg_n_0_[0] ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[20]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \word_reg[20]_i_27 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[20]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[20]_i_28 
       (.I0(VLI_size_d1[1]),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[20]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[20]_i_29 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[15]_i_25_n_0 ),
        .O(\word_reg[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \word_reg[20]_i_3 
       (.I0(HFW_running),
        .I1(\word_reg_reg_n_0_[20] ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg_reg_n_0_[4] ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg_reg_n_0_[12] ),
        .O(\word_reg[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \word_reg[20]_i_30 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBB3030BB88303088)) 
    \word_reg[20]_i_31 
       (.I0(\word_reg[20]_i_39_n_0 ),
        .I1(\word_reg[20]_i_40_n_0 ),
        .I2(\word_reg[20]_i_41_n_0 ),
        .I3(\word_reg[20]_i_42_n_0 ),
        .I4(\word_reg[20]_i_43_n_0 ),
        .I5(\word_reg[20]_i_44_n_0 ),
        .O(\word_reg[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[20]_i_32 
       (.I0(\word_reg[3]_i_58_n_0 ),
        .I1(\word_reg[3]_i_59_n_0 ),
        .I2(\word_reg[20]_i_45_n_0 ),
        .I3(\word_reg[3]_i_60_n_0 ),
        .I4(\word_reg[20]_i_46_n_0 ),
        .I5(\word_reg[3]_i_61_n_0 ),
        .O(\word_reg[20]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'hEFAAEFEF)) 
    \word_reg[20]_i_33 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hF1111111FFFFFFFF)) 
    \word_reg[20]_i_34 
       (.I0(\word_reg[16]_i_54_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\word_reg[20]_i_47_n_0 ),
        .I3(\word_reg[14]_i_71_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[19]_i_16_n_0 ),
        .O(\word_reg[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000014555550145)) 
    \word_reg[20]_i_35 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[20]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h000000E7F2F200E7)) 
    \word_reg[20]_i_36 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[20]_i_25_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[20]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[20]_i_37 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[20]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[20]_i_38 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[20]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[20]_i_39 
       (.I0(VLI_d1[10]),
        .I1(VLI_d1[11]),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .I4(VLI_d1[8]),
        .I5(VLI_d1[9]),
        .O(\word_reg[20]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFABFFFF)) 
    \word_reg[20]_i_4 
       (.I0(\word_reg[20]_i_11_n_0 ),
        .I1(\word_reg[20]_i_12_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[20]_i_13_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[20]_i_14_n_0 ),
        .O(\word_reg[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hA999)) 
    \word_reg[20]_i_40 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .O(\word_reg[20]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[20]_i_41 
       (.I0(VLI_d1[6]),
        .I1(VLI_d1[7]),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .I4(VLI_d1[4]),
        .I5(VLI_d1[5]),
        .O(\word_reg[20]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_reg[20]_i_42 
       (.I0(VLI_size_d1[0]),
        .I1(VLI_size_d1[1]),
        .O(\word_reg[20]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \word_reg[20]_i_43 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(VLI_size_d1[0]),
        .O(\word_reg[20]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[20]_i_44 
       (.I0(VLI_d1[2]),
        .I1(VLI_d1[3]),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .I4(VLI_d1[0]),
        .I5(VLI_d1[1]),
        .O(\word_reg[20]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hA999)) 
    \word_reg[20]_i_45 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[20]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \word_reg[20]_i_46 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[20]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[20]_i_47 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[20]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \word_reg[20]_i_5 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[20]_i_15_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(HFW_running),
        .I4(\word_reg[20]_i_16_n_0 ),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AA02)) 
    \word_reg[20]_i_6 
       (.I0(\word_reg[20]_i_17_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[20]_i_19_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4445FF454444CC44)) 
    \word_reg[20]_i_7 
       (.I0(\word_reg[20]_i_20_n_0 ),
        .I1(\word_reg[20]_i_21_n_0 ),
        .I2(\word_reg[20]_i_22_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[20]_i_23_n_0 ),
        .I5(\word_reg[20]_i_24_n_0 ),
        .O(\word_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EFEFFFF0E0E0)) 
    \word_reg[20]_i_8 
       (.I0(\word_reg[20]_i_25_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[20]_i_26_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[20]_i_23_n_0 ),
        .O(\word_reg[20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[20]_i_9 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAA200)) 
    \word_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\bit_ptr[4]_i_4_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[21]_i_3_n_0 ),
        .I3(\word_reg[22]_i_4_n_0 ),
        .I4(\word_reg[21]_i_4_n_0 ),
        .I5(\word_reg_reg_n_0_[21] ),
        .O(\word_reg[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[21]_i_10 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0FFCCAA0000CCAA0)) 
    \word_reg[21]_i_11 
       (.I0(\word_reg[21]_i_16_n_0 ),
        .I1(\word_reg[21]_i_17_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[21]_i_18_n_0 ),
        .O(\word_reg[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \word_reg[21]_i_12 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[21]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \word_reg[21]_i_13 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[21]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[21]_i_14 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[21]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \word_reg[21]_i_15 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\word_reg[21]_i_19_n_0 ),
        .O(\word_reg[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_16 
       (.I0(VLI_d1[1]),
        .I1(VLI_d1[0]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_d1[3]),
        .I4(VLI_size_d1[0]),
        .I5(VLI_d1[2]),
        .O(\word_reg[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_17 
       (.I0(VLI_d1[5]),
        .I1(VLI_d1[4]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_d1[7]),
        .I4(VLI_size_d1[0]),
        .I5(VLI_d1[6]),
        .O(\word_reg[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_18 
       (.I0(VLI_d1[9]),
        .I1(VLI_d1[8]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_d1[11]),
        .I4(VLI_size_d1[0]),
        .I5(VLI_d1[10]),
        .O(\word_reg[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_19 
       (.I0(\word_reg[21]_i_20_n_0 ),
        .I1(\word_reg[21]_i_21_n_0 ),
        .I2(\word_reg[21]_i_22_n_0 ),
        .I3(\word_reg[21]_i_23_n_0 ),
        .I4(\word_reg[21]_i_24_n_0 ),
        .I5(\word_reg[21]_i_25_n_0 ),
        .O(\word_reg[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFAFA0A0A0)) 
    \word_reg[21]_i_2 
       (.I0(\word_reg[21]_i_5_n_0 ),
        .I1(HFW_running),
        .I2(\state_reg_n_0_[1] ),
        .I3(\word_reg[21]_i_6_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[21]_i_7_n_0 ),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_20 
       (.I0(VLC[1]),
        .I1(VLC[0]),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(VLC[3]),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(VLC[2]),
        .O(\word_reg[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_21 
       (.I0(VLC[5]),
        .I1(VLC[4]),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(VLC[7]),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(VLC[6]),
        .O(\word_reg[21]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \word_reg[21]_i_22 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[21]_i_23 
       (.I0(VLC[9]),
        .I1(VLC[8]),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(VLC[11]),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(VLC[10]),
        .O(\word_reg[21]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_reg[21]_i_24 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[21]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \word_reg[21]_i_25 
       (.I0(VLC[12]),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[14]),
        .O(\word_reg[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000080)) 
    \word_reg[21]_i_4 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[22]_i_11_n_0 ),
        .I2(g0_b21_n_0),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFEAA02)) 
    \word_reg[21]_i_5 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\word_reg[21]_i_10_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[21]_i_11_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFFFEFEAAFF)) 
    \word_reg[21]_i_6 
       (.I0(\word_reg[21]_i_12_n_0 ),
        .I1(\word_reg[21]_i_13_n_0 ),
        .I2(\word_reg[21]_i_14_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[21]_i_7 
       (.I0(\word_reg_reg_n_0_[13] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[5] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[21] ),
        .O(\word_reg[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[21]_i_8 
       (.I0(num_fifo_wrs[1]),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[21]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[21]_i_9 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEFFAAAAA200)) 
    \word_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\bit_ptr[4]_i_4_n_0 ),
        .I2(\word_reg0_inferred__0/word_reg[22]_i_3_n_0 ),
        .I3(\word_reg[22]_i_4_n_0 ),
        .I4(\word_reg[22]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[22] ),
        .O(\word_reg[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[22]_i_10 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[22]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[22]_i_11 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .O(\word_reg[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[22]_i_12 
       (.I0(VLI_d1[0]),
        .I1(VLI_d1[1]),
        .I2(VLI_size_d1[0]),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(VLI_d1[2]),
        .I5(VLI_d1[3]),
        .O(\word_reg[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[22]_i_13 
       (.I0(VLI_d1[4]),
        .I1(VLI_d1[5]),
        .I2(VLI_size_d1[0]),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(VLI_d1[6]),
        .I5(VLI_d1[7]),
        .O(\word_reg[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \word_reg[22]_i_14 
       (.I0(VLI_d1[8]),
        .I1(VLI_d1[9]),
        .I2(VLI_size_d1[0]),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(VLI_d1[10]),
        .I5(VLI_d1[11]),
        .O(\word_reg[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[22]_i_15 
       (.I0(\word_reg[22]_i_16_n_0 ),
        .I1(\word_reg[22]_i_17_n_0 ),
        .I2(\word_reg[3]_i_31_n_0 ),
        .I3(\word_reg[22]_i_18_n_0 ),
        .I4(\word_reg[22]_i_19_n_0 ),
        .I5(\word_reg[22]_i_20_n_0 ),
        .O(\word_reg[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \word_reg[22]_i_16 
       (.I0(VLC[4]),
        .I1(VLC[5]),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[6]),
        .I5(VLC[7]),
        .O(\word_reg[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \word_reg[22]_i_17 
       (.I0(VLC[0]),
        .I1(VLC[1]),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[2]),
        .I5(VLC[3]),
        .O(\word_reg[22]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \word_reg[22]_i_18 
       (.I0(VLC[12]),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(VLC[14]),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[22]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \word_reg[22]_i_19 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hE0EFEFEF404F4040)) 
    \word_reg[22]_i_2 
       (.I0(HFW_running),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[22]_i_8_n_0 ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \word_reg[22]_i_20 
       (.I0(VLC[8]),
        .I1(VLC[9]),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[10]),
        .I5(VLC[11]),
        .O(\word_reg[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \word_reg[22]_i_4 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state[0]_i_3_n_0 ),
        .I3(d_val_d1),
        .I4(first_rle_word_reg_n_0),
        .I5(huf_rden),
        .O(\word_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800000000)) 
    \word_reg[22]_i_5 
       (.I0(\word_reg[22]_i_11_n_0 ),
        .I1(g0_b22_n_0),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(HFW_running),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0CFAFAC00C0A0AC0)) 
    \word_reg[22]_i_6 
       (.I0(\word_reg[22]_i_12_n_0 ),
        .I1(\word_reg[22]_i_13_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[8]_i_16_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\word_reg[22]_i_14_n_0 ),
        .O(\word_reg[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFFFFFF)) 
    \word_reg[22]_i_7 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\word_reg[22]_i_15_n_0 ),
        .O(\word_reg[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \word_reg[22]_i_8 
       (.I0(\word_reg_reg_n_0_[14] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[6] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg_reg_n_0_[22] ),
        .O(\word_reg[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[2]_i_1 
       (.I0(\word_reg[2]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[2]_i_3_n_0 ),
        .I3(\word_reg[2]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[2] ),
        .O(\word_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[2]_i_10 
       (.I0(\word_reg_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888A888)) 
    \word_reg[2]_i_13 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[2]_i_33_n_0 ),
        .I2(\word_reg[18]_i_47_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6660FFFF66606660)) 
    \word_reg[2]_i_15 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\word_reg[2]_i_36_n_0 ),
        .I5(\word_reg[2]_i_37_n_0 ),
        .O(\word_reg[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \word_reg[2]_i_16 
       (.I0(\word_reg[2]_i_38_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[2]_i_39_n_0 ),
        .I3(\word_reg[15]_i_37_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(VLI_size_d1[3]),
        .O(\word_reg[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA20AAAAAAAAAA)) 
    \word_reg[2]_i_17 
       (.I0(\word_reg[2]_i_40_n_0 ),
        .I1(\word_reg[21]_i_10_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[0]_i_14_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hDDCDDDCDDDCD0000)) 
    \word_reg[2]_i_18 
       (.I0(\word_reg[17]_i_62_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[1]_i_8_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \word_reg[2]_i_19 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\word_reg[2]_i_41_n_0 ),
        .O(\word_reg[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h020002FF02FF02FF)) 
    \word_reg[2]_i_2 
       (.I0(\word_reg_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(HFW_running),
        .I4(\word_reg[2]_i_5_n_0 ),
        .I5(\word_reg[2]_i_6_n_0 ),
        .O(\word_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \word_reg[2]_i_20 
       (.I0(\word_reg[18]_i_49_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\word_reg[17]_i_13_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000D5)) 
    \word_reg[2]_i_21 
       (.I0(\word_reg[6]_i_40_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[10]_i_68_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[2]_i_42_n_0 ),
        .O(\word_reg[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAEBEFEFEAABAFAFA)) 
    \word_reg[2]_i_22 
       (.I0(\word_reg[3]_i_47_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\word_reg[18]_i_49_n_0 ),
        .I5(\word_reg[2]_i_43_n_0 ),
        .O(\word_reg[2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hFFFFFEE0)) 
    \word_reg[2]_i_23 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(num_fifo_wrs[1]),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAEAFFAFAAEAEEAEA)) 
    \word_reg[2]_i_24 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hD000DDCCDDCCDDCC)) 
    \word_reg[2]_i_25 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[2]_i_44_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[12]_i_61_n_0 ),
        .I5(\word_reg[11]_i_51_n_0 ),
        .O(\word_reg[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAEAEAEEE)) 
    \word_reg[2]_i_26 
       (.I0(\word_reg[2]_i_45_n_0 ),
        .I1(\word_reg[4]_i_55_n_0 ),
        .I2(\word_reg[11]_i_119_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[7]_i_33_n_0 ),
        .I5(\word_reg[2]_i_46_n_0 ),
        .O(\word_reg[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEDAFFFF)) 
    \word_reg[2]_i_27 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[18]_i_27_n_0 ),
        .I5(\word_reg[7]_i_33_n_0 ),
        .O(\word_reg[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    \word_reg[2]_i_28 
       (.I0(\word_reg[11]_i_130_n_0 ),
        .I1(\word_reg[2]_i_47_n_0 ),
        .I2(\word_reg[2]_i_48_n_0 ),
        .I3(\word_reg[2]_i_49_n_0 ),
        .I4(\word_reg[4]_i_55_n_0 ),
        .I5(\word_reg[8]_i_39_n_0 ),
        .O(\word_reg[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00EE0FEE)) 
    \word_reg[2]_i_29 
       (.I0(\word_reg[2]_i_50_n_0 ),
        .I1(\word_reg[2]_i_51_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[2]_i_52_n_0 ),
        .I5(\word_reg[2]_i_53_n_0 ),
        .O(\word_reg[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFFFFEEEF0000)) 
    \word_reg[2]_i_3 
       (.I0(\word_reg[2]_i_7_n_0 ),
        .I1(\word_reg[2]_i_8_n_0 ),
        .I2(\word_reg[2]_i_9_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[2]_i_10_n_0 ),
        .O(\word_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088808)) 
    \word_reg[2]_i_30 
       (.I0(\word_reg[2]_i_27_n_0 ),
        .I1(\word_reg[2]_i_54_n_0 ),
        .I2(\word_reg[2]_i_55_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\word_reg[3]_i_53_n_0 ),
        .I5(\word_reg[2]_i_56_n_0 ),
        .O(\word_reg[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h2320202020202020)) 
    \word_reg[2]_i_33 
       (.I0(\word_reg[10]_i_46_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(g0_b8__19_n_0),
        .I5(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4747477777777777)) 
    \word_reg[2]_i_34 
       (.I0(\word_reg[11]_i_82_n_0 ),
        .I1(\word_reg[2]_i_57_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(VLI_size_d1[3]),
        .I5(\word_reg[8]_i_16_n_0 ),
        .O(\word_reg[2]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hABCF8BFF)) 
    \word_reg[2]_i_35 
       (.I0(\word_reg[2]_i_58_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg[21]_i_11_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h000022222F222F22)) 
    \word_reg[2]_i_36 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[12]_i_40_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFDFFF0FF)) 
    \word_reg[2]_i_37 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[16]_i_42_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F4FFFFFFF4)) 
    \word_reg[2]_i_38 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[2]_i_59_n_0 ),
        .I2(\word_reg[2]_i_60_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(VLI_size_d1[0]),
        .I5(\word_reg[3]_i_77_n_0 ),
        .O(\word_reg[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h88A0A8A888A088A0)) 
    \word_reg[2]_i_39 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\word_reg[14]_i_65_n_0 ),
        .I2(\word_reg[9]_i_78_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[2]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[2]_i_11_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[2]_i_12_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[2]_i_13_n_0 ),
        .O(\word_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF15FF15FF15)) 
    \word_reg[2]_i_40 
       (.I0(\word_reg[2]_i_61_n_0 ),
        .I1(\word_reg[0]_i_7_n_0 ),
        .I2(\word_reg[7]_i_43_n_0 ),
        .I3(VLI_size_d1[0]),
        .I4(\word_reg[2]_i_62_n_0 ),
        .I5(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0A0A0A0A0CFC0)) 
    \word_reg[2]_i_41 
       (.I0(\word_reg[21]_i_17_n_0 ),
        .I1(\word_reg[21]_i_16_n_0 ),
        .I2(\word_reg[17]_i_70_n_0 ),
        .I3(\word_reg[21]_i_18_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000040044444444)) 
    \word_reg[2]_i_42 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[21]_i_8_n_0 ),
        .I4(\word_reg[2]_i_63_n_0 ),
        .I5(\word_reg[17]_i_58_n_0 ),
        .O(\word_reg[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hEEE666E688800080)) 
    \word_reg[2]_i_43 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[15]_i_41_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[15]_i_42_n_0 ),
        .I5(\word_reg[15]_i_43_n_0 ),
        .O(\word_reg[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_reg[2]_i_44 
       (.I0(\word_reg[18]_i_30_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[8]_i_68_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[0]_i_15_n_0 ),
        .O(\word_reg[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00C005C5FFFF05C5)) 
    \word_reg[2]_i_45 
       (.I0(\word_reg[3]_i_70_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[11]_i_119_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[2]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[2]_i_46 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0FEFEFE)) 
    \word_reg[2]_i_47 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[3]_i_33_n_0 ),
        .I4(\word_reg[8]_i_38_n_0 ),
        .I5(\word_reg[14]_i_85_n_0 ),
        .O(\word_reg[2]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h01001110)) 
    \word_reg[2]_i_48 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(\word_reg[3]_i_33_n_0 ),
        .O(\word_reg[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3FF51F3F35151)) 
    \word_reg[2]_i_49 
       (.I0(\word_reg[2]_i_55_n_0 ),
        .I1(\word_reg[13]_i_61_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[6]_i_62_n_0 ),
        .O(\word_reg[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hD000D000D0FFD000)) 
    \word_reg[2]_i_5 
       (.I0(VLI_size_d1[0]),
        .I1(\word_reg[4]_i_23_n_0 ),
        .I2(\word_reg_reg[2]_i_14_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[2]_i_15_n_0 ),
        .I5(\word_reg[2]_i_16_n_0 ),
        .O(\word_reg[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h00001F5F)) 
    \word_reg[2]_i_50 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\word_reg[2]_i_64_n_0 ),
        .O(\word_reg[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500CCC0)) 
    \word_reg[2]_i_51 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\word_reg[2]_i_65_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[17]_i_13_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\word_reg[2]_i_66_n_0 ),
        .O(\word_reg[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAF0BBF0AAFFBB)) 
    \word_reg[2]_i_52 
       (.I0(\word_reg[5]_i_41_n_0 ),
        .I1(\word_reg[2]_i_67_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000008B)) 
    \word_reg[2]_i_53 
       (.I0(\word_reg[17]_i_37_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\word_reg[4]_i_94_n_0 ),
        .O(\word_reg[2]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hAAAAAFEE)) 
    \word_reg[2]_i_54 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[3]_i_33_n_0 ),
        .I2(\word_reg[3]_i_9_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(num_fifo_wrs[1]),
        .O(\word_reg[2]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    \word_reg[2]_i_55 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[2]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \word_reg[2]_i_56 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[2]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h80CC)) 
    \word_reg[2]_i_57 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[2]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hACF0AFFF)) 
    \word_reg[2]_i_58 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h013F010101010101)) 
    \word_reg[2]_i_59 
       (.I0(\word_reg[1]_i_17_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA800A8A8)) 
    \word_reg[2]_i_6 
       (.I0(\word_reg[2]_i_17_n_0 ),
        .I1(\word_reg[2]_i_18_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[2]_i_19_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8000000A800A800)) 
    \word_reg[2]_i_60 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[5]_i_17_n_0 ),
        .I5(\word_reg[1]_i_17_n_0 ),
        .O(\word_reg[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h2A20000000200000)) 
    \word_reg[2]_i_61 
       (.I0(\word_reg[11]_i_34_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[1]_i_23_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[2]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \word_reg[2]_i_62 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[2]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h1EFF)) 
    \word_reg[2]_i_63 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\word_reg[15]_i_45_n_0 ),
        .O(\word_reg[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0E0E0E0EFFFF0AFA)) 
    \word_reg[2]_i_64 
       (.I0(\word_reg[17]_i_13_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[3]_i_62_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[2]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[2]_i_65 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[2]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[2]_i_66 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\word_reg[1]_i_56_n_0 ),
        .O(\word_reg[2]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[2]_i_67 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFFFE)) 
    \word_reg[2]_i_7 
       (.I0(\word_reg[21]_i_12_n_0 ),
        .I1(\word_reg[2]_i_20_n_0 ),
        .I2(\word_reg[2]_i_21_n_0 ),
        .I3(\word_reg[2]_i_22_n_0 ),
        .I4(\word_reg[2]_i_23_n_0 ),
        .I5(\word_reg[2]_i_24_n_0 ),
        .O(\word_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFA00FC00FA000000)) 
    \word_reg[2]_i_8 
       (.I0(\word_reg[2]_i_25_n_0 ),
        .I1(\word_reg[2]_i_26_n_0 ),
        .I2(\word_reg[3]_i_19_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[2]_i_27_n_0 ),
        .O(\word_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000ABABAB00AB)) 
    \word_reg[2]_i_9 
       (.I0(\word_reg[2]_i_28_n_0 ),
        .I1(\word_reg[18]_i_27_n_0 ),
        .I2(\word_reg[13]_i_64_n_0 ),
        .I3(\word_reg[2]_i_29_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[2]_i_30_n_0 ),
        .O(\word_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    \word_reg[3]_i_1 
       (.I0(\word_reg[3]_i_2_n_0 ),
        .I1(\word_reg_reg[3]_i_3_n_0 ),
        .I2(\word_reg[3]_i_4_n_0 ),
        .I3(\word_reg[3]_i_5_n_0 ),
        .I4(\word_reg[3]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[3] ),
        .O(\word_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0407CCCF04070407)) 
    \word_reg[3]_i_10 
       (.I0(\word_reg[5]_i_41_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[14]_i_44_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[3]_i_33_n_0 ),
        .O(\word_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFECC)) 
    \word_reg[3]_i_11 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAEEEE)) 
    \word_reg[3]_i_12 
       (.I0(\word_reg[19]_i_18_n_0 ),
        .I1(\word_reg[3]_i_34_n_0 ),
        .I2(\word_reg[3]_i_35_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[8]_i_39_n_0 ),
        .O(\word_reg[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101F10)) 
    \word_reg[3]_i_13 
       (.I0(\word_reg[3]_i_36_n_0 ),
        .I1(\word_reg_reg[3]_i_37_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\word_reg[3]_i_38_n_0 ),
        .I5(\word_reg[3]_i_39_n_0 ),
        .O(\word_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB0B080B080808080)) 
    \word_reg[3]_i_14 
       (.I0(\word_reg[3]_i_40_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\word_reg[4]_i_23_n_0 ),
        .I3(\word_reg[7]_i_15_n_0 ),
        .I4(\word_reg[3]_i_41_n_0 ),
        .I5(\word_reg[3]_i_42_n_0 ),
        .O(\word_reg[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \word_reg[3]_i_15 
       (.I0(\word_reg_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0AF00C0C0A00)) 
    \word_reg[3]_i_17 
       (.I0(\word_reg[7]_i_40_n_0 ),
        .I1(\word_reg[11]_i_66_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[11]_i_67_n_0 ),
        .O(\word_reg[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h55555555557F5555)) 
    \word_reg[3]_i_18 
       (.I0(\word_reg[5]_i_73_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[11]_i_51_n_0 ),
        .I5(\word_reg[3]_i_43_n_0 ),
        .O(\word_reg[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \word_reg[3]_i_19 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[6]_i_45_n_0 ),
        .I3(\word_reg[6]_i_29_n_0 ),
        .I4(\word_reg[5]_i_65_n_0 ),
        .I5(\word_reg[5]_i_73_n_0 ),
        .O(\word_reg[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hBBBBBBAB)) 
    \word_reg[3]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\bit_ptr[4]_i_4_n_0 ),
        .I2(\word_reg_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(num_fifo_wrs[1]),
        .O(\word_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FF08FFFFFF08)) 
    \word_reg[3]_i_21 
       (.I0(\word_reg[3]_i_47_n_0 ),
        .I1(\word_reg[6]_i_29_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[3]_i_48_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[3]_i_49_n_0 ),
        .O(\word_reg[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A2A2AAA)) 
    \word_reg[3]_i_22 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[4]_i_78_n_0 ),
        .I2(\word_reg[3]_i_50_n_0 ),
        .I3(\word_reg[3]_i_51_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[3]_i_23 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \word_reg[3]_i_24 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(num_fifo_wrs[1]),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4544454445444555)) 
    \word_reg[3]_i_25 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[3]_i_52_n_0 ),
        .I2(\word_reg[3]_i_53_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[3]_i_54_n_0 ),
        .O(\word_reg[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02A2)) 
    \word_reg[3]_i_26 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\word_reg[3]_i_55_n_0 ),
        .I5(\word_reg[3]_i_56_n_0 ),
        .O(\word_reg[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000A00AA00FA03AF)) 
    \word_reg[3]_i_27 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[3]_i_57_n_0 ),
        .O(\word_reg[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \word_reg[3]_i_28 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hEABF2A80)) 
    \word_reg[3]_i_29 
       (.I0(\word_reg[3]_i_58_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[3]_i_59_n_0 ),
        .O(\word_reg[3]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \word_reg[3]_i_30 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[3]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \word_reg[3]_i_31 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[3]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hEABF2A80)) 
    \word_reg[3]_i_32 
       (.I0(\word_reg[3]_i_60_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[3]_i_61_n_0 ),
        .O(\word_reg[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA800000002A)) 
    \word_reg[3]_i_33 
       (.I0(\word_reg[20]_i_32_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[3]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[3]_i_34 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[3]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h111F)) 
    \word_reg[3]_i_35 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[3]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \word_reg[3]_i_36 
       (.I0(\word_reg[3]_i_63_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\word_reg[1]_i_21_n_0 ),
        .I3(\word_reg[3]_i_64_n_0 ),
        .I4(\word_reg[19]_i_11_n_0 ),
        .O(\word_reg[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hABFFABFFA03FFFFF)) 
    \word_reg[3]_i_38 
       (.I0(\word_reg[3]_i_67_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[21]_i_11_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FFFFFFFF)) 
    \word_reg[3]_i_39 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(\word_reg[9]_i_78_n_0 ),
        .I2(\word_reg[8]_i_81_n_0 ),
        .I3(\word_reg[3]_i_68_n_0 ),
        .I4(\word_reg[12]_i_17_n_0 ),
        .I5(\word_reg[20]_i_14_n_0 ),
        .O(\word_reg[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF01)) 
    \word_reg[3]_i_4 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\word_reg[3]_i_9_n_0 ),
        .I3(\word_reg[3]_i_10_n_0 ),
        .I4(\word_reg[3]_i_11_n_0 ),
        .I5(\word_reg[3]_i_12_n_0 ),
        .O(\word_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF1FDF1FDFFFF0000)) 
    \word_reg[3]_i_40 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\word_reg[11]_i_84_n_0 ),
        .I4(\word_reg[3]_i_69_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEFE0EF)) 
    \word_reg[3]_i_41 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[1]_i_8_n_0 ),
        .I5(\word_reg[17]_i_62_n_0 ),
        .O(\word_reg[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFAAFFBBFFFFFF)) 
    \word_reg[3]_i_42 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[1]_i_23_n_0 ),
        .I4(VLI_size_d1[3]),
        .I5(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[3]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \word_reg[3]_i_43 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\word_reg[0]_i_22_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h000F015F015F015F)) 
    \word_reg[3]_i_44 
       (.I0(num_fifo_wrs[1]),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[4] ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[3]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h44774747)) 
    \word_reg[3]_i_45 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\word_reg[3]_i_70_n_0 ),
        .I3(\word_reg[11]_i_119_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[3]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D0CFC)) 
    \word_reg[3]_i_46 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\word_reg[2]_i_43_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[1]_i_65_n_0 ),
        .I4(num_fifo_wrs[1]),
        .O(\word_reg[3]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h00100111)) 
    \word_reg[3]_i_47 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[0]_i_22_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40500050)) 
    \word_reg[3]_i_48 
       (.I0(\word_reg[5]_i_65_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[6]_i_42_n_0 ),
        .I3(\word_reg[6]_i_29_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[3]_i_71_n_0 ),
        .O(\word_reg[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FF0F7F007F)) 
    \word_reg[3]_i_49 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[7]_i_61_n_0 ),
        .I5(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000888AAAAA888A)) 
    \word_reg[3]_i_5 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg[3]_i_13_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[3]_i_14_n_0 ),
        .I4(HFW_running),
        .I5(\word_reg[3]_i_15_n_0 ),
        .O(\word_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF23322FF2233)) 
    \word_reg[3]_i_50 
       (.I0(\word_reg[13]_i_61_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[20]_i_9_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[7]_i_34_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A0202AA8A8A8A)) 
    \word_reg[3]_i_51 
       (.I0(\word_reg[3]_i_72_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[14]_i_44_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F444FF)) 
    \word_reg[3]_i_52 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[5]_i_98_n_0 ),
        .I2(\word_reg[3]_i_73_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[3]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hF1F100FF)) 
    \word_reg[3]_i_53 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .I3(\word_reg[5]_i_84_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0DD55F0F0D050)) 
    \word_reg[3]_i_54 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[3]_i_74_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B100)) 
    \word_reg[3]_i_55 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[3]_i_33_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF404F404F)) 
    \word_reg[3]_i_56 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\word_reg[4]_i_55_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[6]_i_62_n_0 ),
        .I4(\word_reg[5]_i_86_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[3]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hEEE8)) 
    \word_reg[3]_i_57 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \word_reg[3]_i_58 
       (.I0(VLC[10]),
        .I1(VLC[11]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[8]),
        .I5(VLC[9]),
        .O(\word_reg[3]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \word_reg[3]_i_59 
       (.I0(VLC[14]),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[12]),
        .O(\word_reg[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \word_reg[3]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[3]_i_16_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(HFW_running),
        .I4(\word_reg[3]_i_17_n_0 ),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \word_reg[3]_i_60 
       (.I0(VLC[2]),
        .I1(VLC[3]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[0]),
        .I5(VLC[1]),
        .O(\word_reg[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \word_reg[3]_i_61 
       (.I0(VLC[6]),
        .I1(VLC[7]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(VLC[4]),
        .I5(VLC[5]),
        .O(\word_reg[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h57757AA7F77F7FF7)) 
    \word_reg[3]_i_62 
       (.I0(\word_reg[3]_i_28_n_0 ),
        .I1(\word_reg[3]_i_75_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[18]_i_27_n_0 ),
        .I4(\word_reg[3]_i_31_n_0 ),
        .I5(\word_reg[3]_i_76_n_0 ),
        .O(\word_reg[3]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \word_reg[3]_i_63 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\word_reg[16]_i_42_n_0 ),
        .I2(\word_reg[12]_i_40_n_0 ),
        .I3(\word_reg[15]_i_25_n_0 ),
        .O(\word_reg[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hE232E232E2328030)) 
    \word_reg[3]_i_64 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(VLI_size_d1[1]),
        .O(\word_reg[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h2222220202020202)) 
    \word_reg[3]_i_65 
       (.I0(\word_reg[3]_i_77_n_0 ),
        .I1(\word_reg[3]_i_78_n_0 ),
        .I2(\word_reg[9]_i_39_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\word_reg[9]_i_79_n_0 ),
        .O(\word_reg[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h3323331300033313)) 
    \word_reg[3]_i_66 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[3]_i_79_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[3]_i_80_n_0 ),
        .O(\word_reg[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hACAFAFAFF0FF0000)) 
    \word_reg[3]_i_67 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF04FF04)) 
    \word_reg[3]_i_68 
       (.I0(\word_reg[3]_i_81_n_0 ),
        .I1(\word_reg[9]_i_114_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\word_reg[3]_i_82_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[4]_i_45_n_0 ),
        .O(\word_reg[3]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hDF5F0FFF)) 
    \word_reg[3]_i_69 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2F2F2FFF2)) 
    \word_reg[3]_i_7 
       (.I0(\word_reg[3]_i_18_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\word_reg[3]_i_19_n_0 ),
        .I3(\word_reg_reg[3]_i_20_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[3]_i_21_n_0 ),
        .O(\word_reg[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[3]_i_70 
       (.I0(\word_reg[6]_i_79_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[2]_i_63_n_0 ),
        .O(\word_reg[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \word_reg[3]_i_71 
       (.I0(\word_reg[13]_i_92_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[13]_i_61_n_0 ),
        .O(\word_reg[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE0F1FFFFFFFF)) 
    \word_reg[3]_i_72 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[5]_i_41_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[3]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h00000155)) 
    \word_reg[3]_i_73 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(num_fifo_wrs[1]),
        .O(\word_reg[3]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h03070305)) 
    \word_reg[3]_i_74 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[3]_i_33_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[3]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hFEAB02A8)) 
    \word_reg[3]_i_75 
       (.I0(\word_reg[22]_i_18_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[22]_i_20_n_0 ),
        .O(\word_reg[3]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFEAB02A8)) 
    \word_reg[3]_i_76 
       (.I0(\word_reg[22]_i_16_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[22]_i_17_n_0 ),
        .O(\word_reg[3]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFD1FFFF)) 
    \word_reg[3]_i_77 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[12]_i_40_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h000020200FFF2F2F)) 
    \word_reg[3]_i_78 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[3]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h088828AA)) 
    \word_reg[3]_i_79 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA0000FFEAFFEA)) 
    \word_reg[3]_i_8 
       (.I0(\word_reg[3]_i_22_n_0 ),
        .I1(\word_reg[3]_i_23_n_0 ),
        .I2(\word_reg[3]_i_24_n_0 ),
        .I3(\word_reg[3]_i_25_n_0 ),
        .I4(\word_reg[3]_i_26_n_0 ),
        .I5(\word_reg[3]_i_27_n_0 ),
        .O(\word_reg[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8BCCBBFF)) 
    \word_reg[3]_i_80 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[3]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \word_reg[3]_i_81 
       (.I0(\word_reg[14]_i_65_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\word_reg[12]_i_40_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA080008000800)) 
    \word_reg[3]_i_82 
       (.I0(\word_reg[14]_i_71_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[11]_i_75_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h7757AA7A77F7FF7F)) 
    \word_reg[3]_i_9 
       (.I0(\word_reg[3]_i_28_n_0 ),
        .I1(\word_reg[3]_i_29_n_0 ),
        .I2(\word_reg[3]_i_30_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[3]_i_31_n_0 ),
        .I5(\word_reg[3]_i_32_n_0 ),
        .O(\word_reg[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[4]_i_1 
       (.I0(\word_reg[4]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[4]_i_3_n_0 ),
        .I3(\word_reg[4]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[4] ),
        .O(\word_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010011111111)) 
    \word_reg[4]_i_10 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[6]_i_44_n_0 ),
        .I5(\word_reg[4]_i_30_n_0 ),
        .O(\word_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAA0008)) 
    \word_reg[4]_i_11 
       (.I0(\word_reg[4]_i_31_n_0 ),
        .I1(\word_reg[4]_i_32_n_0 ),
        .I2(\word_reg[4]_i_33_n_0 ),
        .I3(\word_reg[4]_i_34_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[4]_i_35_n_0 ),
        .O(\word_reg[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0AF00C0C0A00)) 
    \word_reg[4]_i_13 
       (.I0(\word_reg[4]_i_37_n_0 ),
        .I1(\word_reg[12]_i_39_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[4]_i_38_n_0 ),
        .O(\word_reg[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFFFAFCF)) 
    \word_reg[4]_i_14 
       (.I0(\word_reg[4]_i_39_n_0 ),
        .I1(\word_reg[4]_i_40_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[5]_i_16_n_0 ),
        .I5(\word_reg[4]_i_41_n_0 ),
        .O(\word_reg[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \word_reg[4]_i_15 
       (.I0(\word_reg[4]_i_42_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\word_reg[4]_i_43_n_0 ),
        .I4(\word_reg[9]_i_78_n_0 ),
        .I5(\word_reg[8]_i_81_n_0 ),
        .O(\word_reg[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \word_reg[4]_i_16 
       (.I0(\word_reg[4]_i_44_n_0 ),
        .I1(\word_reg[9]_i_79_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\word_reg[4]_i_45_n_0 ),
        .I4(\word_reg[4]_i_46_n_0 ),
        .I5(\word_reg[4]_i_47_n_0 ),
        .O(\word_reg[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA800A8)) 
    \word_reg[4]_i_17 
       (.I0(\word_reg[11]_i_84_n_0 ),
        .I1(\word_reg[4]_i_48_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[15]_i_28_n_0 ),
        .I5(\word_reg[7]_i_50_n_0 ),
        .O(\word_reg[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001F001)) 
    \word_reg[4]_i_18 
       (.I0(\word_reg[3]_i_41_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[6]_i_102_n_0 ),
        .I5(\word_reg[4]_i_49_n_0 ),
        .O(\word_reg[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h55554044)) 
    \word_reg[4]_i_19 
       (.I0(\word_reg[20]_i_30_n_0 ),
        .I1(\word_reg[5]_i_48_n_0 ),
        .I2(\word_reg[2]_i_19_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \word_reg[4]_i_2 
       (.I0(\word_reg[4]_i_5_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[4]_i_6_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[4]_i_7_n_0 ),
        .I5(\word_reg[4]_i_8_n_0 ),
        .O(\word_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00B8)) 
    \word_reg[4]_i_20 
       (.I0(\word_reg[6]_i_92_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_80_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[5]_i_50_n_0 ),
        .I5(\word_reg[13]_i_69_n_0 ),
        .O(\word_reg[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h20202020200000A0)) 
    \word_reg[4]_i_21 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(num_fifo_wrs[0]),
        .I2(\word_reg[5]_i_18_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000555555D5)) 
    \word_reg[4]_i_22 
       (.I0(\word_reg[4]_i_50_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\word_reg[1]_i_20_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[14]_i_27_n_0 ),
        .O(\word_reg[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000EEE)) 
    \word_reg[4]_i_23 
       (.I0(\word_reg[1]_i_8_n_0 ),
        .I1(\word_reg[4]_i_43_n_0 ),
        .I2(\word_reg[7]_i_43_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[11]_i_77_n_0 ),
        .I5(\word_reg[20]_i_30_n_0 ),
        .O(\word_reg[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFDFDFDFFF)) 
    \word_reg[4]_i_24 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2220333022200000)) 
    \word_reg[4]_i_25 
       (.I0(\word_reg[4]_i_51_n_0 ),
        .I1(\word_reg[8]_i_9_n_0 ),
        .I2(\word_reg[8]_i_65_n_0 ),
        .I3(\word_reg[18]_i_31_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\word_reg[4]_i_52_n_0 ),
        .O(\word_reg[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \word_reg[4]_i_26 
       (.I0(\word_reg[4]_i_53_n_0 ),
        .I1(\word_reg[4]_i_54_n_0 ),
        .I2(\word_reg[4]_i_55_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[4]_i_56_n_0 ),
        .I5(\word_reg[4]_i_57_n_0 ),
        .O(\word_reg[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F110000)) 
    \word_reg[4]_i_27 
       (.I0(\word_reg[3]_i_11_n_0 ),
        .I1(\word_reg[4]_i_58_n_0 ),
        .I2(\word_reg[6]_i_44_n_0 ),
        .I3(\word_reg[3]_i_34_n_0 ),
        .I4(\word_reg[4]_i_59_n_0 ),
        .I5(\word_reg[4]_i_60_n_0 ),
        .O(\word_reg[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0404045504040404)) 
    \word_reg[4]_i_28 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\word_reg[6]_i_80_n_0 ),
        .I2(\word_reg[4]_i_61_n_0 ),
        .I3(\word_reg[6]_i_40_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[3]_i_34_n_0 ),
        .O(\word_reg[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h55445544F54FFFFF)) 
    \word_reg[4]_i_29 
       (.I0(\word_reg[4]_i_62_n_0 ),
        .I1(\word_reg[5]_i_85_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[18]_i_30_n_0 ),
        .I5(\word_reg[4]_i_63_n_0 ),
        .O(\word_reg[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFFFFEEEF0000)) 
    \word_reg[4]_i_3 
       (.I0(\word_reg[4]_i_9_n_0 ),
        .I1(\word_reg[4]_i_10_n_0 ),
        .I2(\word_reg[4]_i_11_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[4]_i_5_n_0 ),
        .O(\word_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088AA80AA)) 
    \word_reg[4]_i_30 
       (.I0(\word_reg[4]_i_64_n_0 ),
        .I1(\word_reg[4]_i_65_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[4]_i_66_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .I5(\word_reg[4]_i_67_n_0 ),
        .O(\word_reg[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FFF8FFF8888)) 
    \word_reg[4]_i_31 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[3]_i_35_n_0 ),
        .I3(\word_reg[3]_i_34_n_0 ),
        .I4(\word_reg[4]_i_68_n_0 ),
        .I5(\word_reg[3]_i_11_n_0 ),
        .O(\word_reg[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00474747FFFFFFFF)) 
    \word_reg[4]_i_32 
       (.I0(\word_reg[4]_i_69_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[4]_i_70_n_0 ),
        .I3(\word_reg[8]_i_81_n_0 ),
        .I4(\word_reg[5]_i_84_n_0 ),
        .I5(\word_reg[17]_i_13_n_0 ),
        .O(\word_reg[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \word_reg[4]_i_33 
       (.I0(\word_reg[4]_i_71_n_0 ),
        .I1(\word_reg[4]_i_72_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[13]_i_114_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[4]_i_73_n_0 ),
        .O(\word_reg[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \word_reg[4]_i_34 
       (.I0(\word_reg[4]_i_74_n_0 ),
        .I1(\word_reg[4]_i_75_n_0 ),
        .I2(\word_reg[14]_i_85_n_0 ),
        .I3(\word_reg[18]_i_27_n_0 ),
        .I4(\word_reg[4]_i_76_n_0 ),
        .I5(\word_reg[6]_i_42_n_0 ),
        .O(\word_reg[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAABFFFFFAABF)) 
    \word_reg[4]_i_35 
       (.I0(\word_reg[4]_i_77_n_0 ),
        .I1(\word_reg[6]_i_29_n_0 ),
        .I2(\word_reg[8]_i_83_n_0 ),
        .I3(\word_reg[4]_i_78_n_0 ),
        .I4(\word_reg[6]_i_42_n_0 ),
        .I5(\word_reg[4]_i_79_n_0 ),
        .O(\word_reg[4]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[4]_i_37 
       (.I0(g0_b10__19_n_0),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(g0_b8__19_n_0),
        .O(\word_reg[4]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[4]_i_38 
       (.I0(g0_b22_n_0),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(g3_b14_n_0),
        .O(\word_reg[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA0AFAFAFAFAFBFBF)) 
    \word_reg[4]_i_39 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[9]_i_78_n_0 ),
        .I4(VLI_size_d1[0]),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \word_reg[4]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[4]_i_12_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(HFW_running),
        .I4(\word_reg[4]_i_13_n_0 ),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \word_reg[4]_i_40 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000150000)) 
    \word_reg[4]_i_41 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[4]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[4]_i_42 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[4]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \word_reg[4]_i_43 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h02020202020F0202)) 
    \word_reg[4]_i_44 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[12]_i_40_n_0 ),
        .O(\word_reg[4]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[4]_i_45 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[5]_i_44_n_0 ),
        .O(\word_reg[4]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00009010)) 
    \word_reg[4]_i_46 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(VLI_size_d1[3]),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[11]_i_86_n_0 ),
        .O(\word_reg[4]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0500405004554455)) 
    \word_reg[4]_i_47 
       (.I0(\word_reg[3]_i_63_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(VLI_size_d1[3]),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[4]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[4]_i_48 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[17]_i_61_n_0 ),
        .O(\word_reg[4]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    \word_reg[4]_i_49 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[4]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[4]_i_5 
       (.I0(\word_reg_reg_n_0_[4] ),
        .I1(num_fifo_wrs[0]),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    \word_reg[4]_i_50 
       (.I0(\word_reg[4]_i_80_n_0 ),
        .I1(num_fifo_wrs[0]),
        .I2(\word_reg[11]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[4]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000000008888F0FF)) 
    \word_reg[4]_i_51 
       (.I0(\word_reg[6]_i_114_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .I3(\word_reg[13]_i_38_n_0 ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\word_reg[4]_i_81_n_0 ),
        .O(\word_reg[4]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2000000)) 
    \word_reg[4]_i_52 
       (.I0(\word_reg[4]_i_82_n_0 ),
        .I1(\word_reg[20]_i_24_n_0 ),
        .I2(\word_reg[4]_i_83_n_0 ),
        .I3(\word_reg[6]_i_79_n_0 ),
        .I4(\word_reg[13]_i_127_n_0 ),
        .I5(\word_reg[4]_i_84_n_0 ),
        .O(\word_reg[4]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hB0B0BFB0)) 
    \word_reg[4]_i_53 
       (.I0(\word_reg[13]_i_103_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[4]_i_85_n_0 ),
        .I4(\word_reg[4]_i_86_n_0 ),
        .O(\word_reg[4]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h8BFF8B038BF08B00)) 
    \word_reg[4]_i_54 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[4]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[4]_i_55 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .O(\word_reg[4]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007500)) 
    \word_reg[4]_i_56 
       (.I0(\word_reg[6]_i_40_n_0 ),
        .I1(\word_reg[6]_i_35_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[8]_i_112_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[4]_i_87_n_0 ),
        .O(\word_reg[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8A8A800A8)) 
    \word_reg[4]_i_57 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\word_reg[6]_i_35_n_0 ),
        .I3(\word_reg[9]_i_101_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[10]_i_88_n_0 ),
        .O(\word_reg[4]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[4]_i_58 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\word_reg[6]_i_79_n_0 ),
        .O(\word_reg[4]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[4]_i_59 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h557F557F003FFFFF)) 
    \word_reg[4]_i_6 
       (.I0(\word_reg[4]_i_14_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[4]_i_15_n_0 ),
        .I4(\word_reg[4]_i_16_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45455505)) 
    \word_reg[4]_i_60 
       (.I0(\word_reg[4]_i_88_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[18]_i_30_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[4]_i_89_n_0 ),
        .O(\word_reg[4]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEEE)) 
    \word_reg[4]_i_61 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[0]_i_22_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[6]_i_79_n_0 ),
        .O(\word_reg[4]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFF5FFFFF7F7F7F7F)) 
    \word_reg[4]_i_62 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[4]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \word_reg[4]_i_63 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[4]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFDFDFDFD)) 
    \word_reg[4]_i_64 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[4]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[4]_i_65 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[4]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[4]_i_66 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[4]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[4]_i_67 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[4]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[4]_i_68 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\word_reg[5]_i_41_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[4]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h0000045455550454)) 
    \word_reg[4]_i_69 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[3]_i_33_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[4]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFEFEEEEEEEE)) 
    \word_reg[4]_i_7 
       (.I0(\word_reg[4]_i_17_n_0 ),
        .I1(\word_reg[4]_i_18_n_0 ),
        .I2(\word_reg[4]_i_19_n_0 ),
        .I3(\word_reg[4]_i_20_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[4]_i_70 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[4]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA08AAAAAAAA)) 
    \word_reg[4]_i_71 
       (.I0(\word_reg[3]_i_30_n_0 ),
        .I1(\word_reg[21]_i_8_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[14]_i_85_n_0 ),
        .I4(\word_reg[4]_i_90_n_0 ),
        .I5(\word_reg[4]_i_74_n_0 ),
        .O(\word_reg[4]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h20002000A8882000)) 
    \word_reg[4]_i_72 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(num_fifo_wrs[0]),
        .I2(\word_reg[20]_i_9_n_0 ),
        .I3(\word_reg[5]_i_84_n_0 ),
        .I4(\word_reg[12]_i_28_n_0 ),
        .I5(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[4]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h02020202CEC2CECF)) 
    \word_reg[4]_i_73 
       (.I0(\word_reg[4]_i_91_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[4]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFFF0)) 
    \word_reg[4]_i_74 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[4]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h00200A2A00200020)) 
    \word_reg[4]_i_75 
       (.I0(\word_reg[8]_i_38_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[8]_i_82_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[3]_i_33_n_0 ),
        .O(\word_reg[4]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hBF15AF05FFFFFF00)) 
    \word_reg[4]_i_76 
       (.I0(num_fifo_wrs[0]),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[3]_i_33_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[4]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \word_reg[4]_i_77 
       (.I0(\word_reg[14]_i_51_n_0 ),
        .I1(\word_reg[3]_i_30_n_0 ),
        .I2(\word_reg[4]_i_55_n_0 ),
        .I3(\word_reg[8]_i_76_n_0 ),
        .I4(\word_reg[4]_i_92_n_0 ),
        .I5(\word_reg[10]_i_67_n_0 ),
        .O(\word_reg[4]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFFBB03BBFFFFFFFF)) 
    \word_reg[4]_i_78 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[4]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFBF8FB0)) 
    \word_reg[4]_i_79 
       (.I0(\word_reg[4]_i_93_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[4]_i_94_n_0 ),
        .I5(\word_reg[4]_i_95_n_0 ),
        .O(\word_reg[4]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEEFFFFFEEEF)) 
    \word_reg[4]_i_8 
       (.I0(\word_reg[4]_i_21_n_0 ),
        .I1(\word_reg[4]_i_22_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[4]_i_23_n_0 ),
        .I4(VLI_size_d1[0]),
        .I5(\word_reg[4]_i_24_n_0 ),
        .O(\word_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD3FFFFFFF)) 
    \word_reg[4]_i_80 
       (.I0(\word_reg[6]_i_92_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\word_reg[1]_i_23_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(num_fifo_wrs[0]),
        .O(\word_reg[4]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'h00400444)) 
    \word_reg[4]_i_81 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[0]_i_22_n_0 ),
        .I4(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[4]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFD0FFFFFFFF)) 
    \word_reg[4]_i_82 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[4]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[4]_i_83 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\word_reg[0]_i_22_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[4]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[4]_i_84 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[4]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \word_reg[4]_i_85 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[0]_i_22_n_0 ),
        .O(\word_reg[4]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h444444C0)) 
    \word_reg[4]_i_86 
       (.I0(\word_reg[6]_i_79_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[4]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100110011)) 
    \word_reg[4]_i_87 
       (.I0(\word_reg[18]_i_31_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[4]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[4]_i_88 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(num_fifo_wrs[1]),
        .O(\word_reg[4]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00000000110F1100)) 
    \word_reg[4]_i_89 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[20]_i_9_n_0 ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[17]_i_55_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[4]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAA20)) 
    \word_reg[4]_i_9 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\word_reg[4]_i_25_n_0 ),
        .I2(\word_reg[4]_i_26_n_0 ),
        .I3(\word_reg[4]_i_27_n_0 ),
        .I4(\word_reg[4]_i_28_n_0 ),
        .I5(\word_reg[4]_i_29_n_0 ),
        .O(\word_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    \word_reg[4]_i_90 
       (.I0(\word_reg[8]_i_82_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\word_reg[3]_i_33_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[4]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[4]_i_91 
       (.I0(num_fifo_wrs[0]),
        .I1(\word_reg[8]_i_82_n_0 ),
        .O(\word_reg[4]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[4]_i_92 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[3]_i_62_n_0 ),
        .O(\word_reg[4]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \word_reg[4]_i_93 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\word_reg[5]_i_41_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[4]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \word_reg[4]_i_94 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\word_reg[5]_i_41_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[4]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h0F550F550F440044)) 
    \word_reg[4]_i_95 
       (.I0(\word_reg[5]_i_41_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[14]_i_92_n_0 ),
        .O(\word_reg[4]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[5]_i_1 
       (.I0(\word_reg[5]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[5]_i_3_n_0 ),
        .I3(\word_reg[5]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[5] ),
        .O(\word_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEEEEEEE)) 
    \word_reg[5]_i_10 
       (.I0(\word_reg[5]_i_34_n_0 ),
        .I1(\word_reg[5]_i_35_n_0 ),
        .I2(\word_reg[5]_i_36_n_0 ),
        .I3(\word_reg[5]_i_37_n_0 ),
        .I4(\word_reg[5]_i_38_n_0 ),
        .I5(\word_reg[5]_i_39_n_0 ),
        .O(\word_reg[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \word_reg[5]_i_100 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[5]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h10FC1030)) 
    \word_reg[5]_i_101 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[14]_i_44_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[5]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h1111000F000FFFFF)) 
    \word_reg[5]_i_102 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[6]_i_35_n_0 ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[5]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hFF4FFF4FFF4F4444)) 
    \word_reg[5]_i_11 
       (.I0(\word_reg[13]_i_65_n_0 ),
        .I1(\word_reg[13]_i_64_n_0 ),
        .I2(\word_reg[5]_i_40_n_0 ),
        .I3(\word_reg[5]_i_41_n_0 ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[5]_i_42_n_0 ),
        .O(\word_reg[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08AA0800)) 
    \word_reg[5]_i_14 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[13]_i_66_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[5]_i_43_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \word_reg[5]_i_15 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \word_reg[5]_i_16 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[5]_i_17 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[5]_i_44_n_0 ),
        .O(\word_reg[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[5]_i_18 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF02)) 
    \word_reg[5]_i_19 
       (.I0(\word_reg[0]_i_14_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\word_reg[5]_i_45_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[5]_i_46_n_0 ),
        .O(\word_reg[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \word_reg[5]_i_2 
       (.I0(\word_reg[5]_i_5_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[5]_i_6_n_0 ),
        .I3(\word_reg[5]_i_7_n_0 ),
        .I4(\bit_ptr_reg[0]_rep_n_0 ),
        .I5(\word_reg[5]_i_8_n_0 ),
        .O(\word_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55757777)) 
    \word_reg[5]_i_20 
       (.I0(\word_reg[5]_i_47_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[2]_i_19_n_0 ),
        .I4(\word_reg[5]_i_48_n_0 ),
        .I5(\word_reg[20]_i_30_n_0 ),
        .O(\word_reg[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFDFFFDDDDDFDD)) 
    \word_reg[5]_i_21 
       (.I0(\word_reg[5]_i_49_n_0 ),
        .I1(\word_reg[5]_i_50_n_0 ),
        .I2(\word_reg[5]_i_51_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[5]_i_52_n_0 ),
        .O(\word_reg[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h1500151515151515)) 
    \word_reg[5]_i_22 
       (.I0(\word_reg[5]_i_53_n_0 ),
        .I1(\word_reg[10]_i_50_n_0 ),
        .I2(\word_reg[5]_i_54_n_0 ),
        .I3(\word_reg[11]_i_24_n_0 ),
        .I4(\word_reg[7]_i_26_n_0 ),
        .I5(\word_reg[1]_i_22_n_0 ),
        .O(\word_reg[5]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[5]_i_23 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[4]_i_20_n_0 ),
        .O(\word_reg[5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \word_reg[5]_i_24 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[6]_i_92_n_0 ),
        .O(\word_reg[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFC88888FFC8)) 
    \word_reg[5]_i_25 
       (.I0(\word_reg[20]_i_28_n_0 ),
        .I1(\word_reg[5]_i_55_n_0 ),
        .I2(\word_reg[6]_i_95_n_0 ),
        .I3(\word_reg[5]_i_56_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[5]_i_57_n_0 ),
        .O(\word_reg[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000EAEA0000FA00)) 
    \word_reg[5]_i_26 
       (.I0(\word_reg[5]_i_58_n_0 ),
        .I1(\word_reg[7]_i_47_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[4]_i_15_n_0 ),
        .I4(\word_reg[19]_i_11_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBB8B88880B0B0808)) 
    \word_reg[5]_i_27 
       (.I0(\word_reg[7]_i_47_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[9]_i_95_n_0 ),
        .I3(\word_reg[5]_i_16_n_0 ),
        .I4(\word_reg[5]_i_59_n_0 ),
        .I5(\word_reg[7]_i_54_n_0 ),
        .O(\word_reg[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDC0FFFF31)) 
    \word_reg[5]_i_28 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[5]_i_60_n_0 ),
        .O(\word_reg[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hE200E2E2E2E2E2E2)) 
    \word_reg[5]_i_29 
       (.I0(\word_reg[5]_i_61_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[5]_i_62_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[8]_i_25_n_0 ),
        .O(\word_reg[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FF0000)) 
    \word_reg[5]_i_3 
       (.I0(\word_reg[5]_i_9_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(\word_reg[5]_i_10_n_0 ),
        .I3(\word_reg[5]_i_11_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[5]_i_5_n_0 ),
        .O(\word_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \word_reg[5]_i_30 
       (.I0(\word_reg[5]_i_63_n_0 ),
        .I1(\word_reg[5]_i_64_n_0 ),
        .I2(\word_reg[7]_i_26_n_0 ),
        .I3(\word_reg[6]_i_29_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\word_reg[5]_i_65_n_0 ),
        .O(\word_reg[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444F4444444)) 
    \word_reg[5]_i_31 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[5]_i_66_n_0 ),
        .I2(\word_reg[18]_i_27_n_0 ),
        .I3(\word_reg[5]_i_67_n_0 ),
        .I4(\word_reg[5]_i_68_n_0 ),
        .I5(\word_reg[5]_i_69_n_0 ),
        .O(\word_reg[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    \word_reg[5]_i_32 
       (.I0(\word_reg[5]_i_70_n_0 ),
        .I1(\word_reg[5]_i_71_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\word_reg[5]_i_62_n_0 ),
        .I5(\word_reg[5]_i_72_n_0 ),
        .O(\word_reg[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0155555501550155)) 
    \word_reg[5]_i_33 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\word_reg[5]_i_73_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[5]_i_74_n_0 ),
        .I4(\word_reg[5]_i_75_n_0 ),
        .I5(\word_reg[13]_i_92_n_0 ),
        .O(\word_reg[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F4F0FFF0F4F0)) 
    \word_reg[5]_i_34 
       (.I0(\word_reg[18]_i_30_n_0 ),
        .I1(\word_reg[5]_i_76_n_0 ),
        .I2(\word_reg[5]_i_77_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[5]_i_78_n_0 ),
        .O(\word_reg[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h5510551055105515)) 
    \word_reg[5]_i_35 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[5]_i_79_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[5]_i_80_n_0 ),
        .I4(\word_reg[5]_i_81_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0D0FFD0)) 
    \word_reg[5]_i_36 
       (.I0(\word_reg[5]_i_82_n_0 ),
        .I1(\word_reg[3]_i_24_n_0 ),
        .I2(\word_reg[13]_i_65_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[5]_i_41_n_0 ),
        .I5(\word_reg[5]_i_83_n_0 ),
        .O(\word_reg[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h22E22EEE00000000)) 
    \word_reg[5]_i_37 
       (.I0(\word_reg[5]_i_84_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(\word_reg[15]_i_17_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0000EE0E0E0EE)) 
    \word_reg[5]_i_38 
       (.I0(\word_reg[5]_i_85_n_0 ),
        .I1(\word_reg[8]_i_25_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE4FFFFFFFF)) 
    \word_reg[5]_i_39 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[5]_i_86_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[5]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[5]_i_12_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[5]_i_13_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[5]_i_14_n_0 ),
        .O(\word_reg[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \word_reg[5]_i_40 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFEFFFFFFFF)) 
    \word_reg[5]_i_41 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\word_reg[22]_i_15_n_0 ),
        .O(\word_reg[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8880)) 
    \word_reg[5]_i_42 
       (.I0(\word_reg[5]_i_87_n_0 ),
        .I1(\word_reg[11]_i_50_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \word_reg[5]_i_43 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(g0_b7__19_n_0),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[5]_i_88_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\word_reg[13]_i_67_n_0 ),
        .O(\word_reg[5]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \word_reg[5]_i_44 
       (.I0(VLI_size_d1[0]),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[20]_i_44_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[5]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[5]_i_45 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[16]_i_42_n_0 ),
        .O(\word_reg[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0040555500400040)) 
    \word_reg[5]_i_46 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[9]_i_78_n_0 ),
        .I2(\word_reg[0]_i_14_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\word_reg[12]_i_40_n_0 ),
        .I5(\word_reg[10]_i_50_n_0 ),
        .O(\word_reg[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hA030FFFFAA3FFFFF)) 
    \word_reg[5]_i_47 
       (.I0(\word_reg[6]_i_103_n_0 ),
        .I1(\word_reg[4]_i_48_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[13]_i_119_n_0 ),
        .O(\word_reg[5]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h5F5F5C5F)) 
    \word_reg[5]_i_48 
       (.I0(\word_reg[7]_i_43_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[5]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[5]_i_49 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[13]_i_69_n_0 ),
        .O(\word_reg[5]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[5]_i_5 
       (.I0(\word_reg_reg_n_0_[5] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00440344)) 
    \word_reg[5]_i_50 
       (.I0(\word_reg[8]_i_119_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[5]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \word_reg[5]_i_51 
       (.I0(\word_reg[15]_i_54_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[5]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[5]_i_52 
       (.I0(\word_reg[15]_i_28_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_80_n_0 ),
        .O(\word_reg[5]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h40FF40FFFFFF40FF)) 
    \word_reg[5]_i_53 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[17]_i_62_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[6]_i_102_n_0 ),
        .O(\word_reg[5]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[5]_i_54 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[17]_i_61_n_0 ),
        .O(\word_reg[5]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[5]_i_55 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[5]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h2A20200020202000)) 
    \word_reg[5]_i_56 
       (.I0(\word_reg[9]_i_39_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[5]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    \word_reg[5]_i_57 
       (.I0(\word_reg[15]_i_27_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[5]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A22)) 
    \word_reg[5]_i_58 
       (.I0(\word_reg[14]_i_66_n_0 ),
        .I1(\word_reg[5]_i_89_n_0 ),
        .I2(\word_reg[9]_i_37_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(VLI_size_d1[1]),
        .I5(\word_reg[17]_i_47_n_0 ),
        .O(\word_reg[5]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \word_reg[5]_i_59 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[5]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFABABAB)) 
    \word_reg[5]_i_6 
       (.I0(\word_reg[9]_i_35_n_0 ),
        .I1(\word_reg[5]_i_15_n_0 ),
        .I2(\word_reg[5]_i_16_n_0 ),
        .I3(\word_reg[5]_i_17_n_0 ),
        .I4(\word_reg[5]_i_18_n_0 ),
        .I5(\word_reg[5]_i_19_n_0 ),
        .O(\word_reg[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[5]_i_60 
       (.I0(\word_reg[3]_i_63_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[1]_i_21_n_0 ),
        .O(\word_reg[5]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h8888BB8BBBBBBBBB)) 
    \word_reg[5]_i_61 
       (.I0(\word_reg[5]_i_90_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[8]_i_38_n_0 ),
        .I3(\word_reg[7]_i_61_n_0 ),
        .I4(\word_reg[11]_i_105_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[5]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFF22F3AAFFAAFFAA)) 
    \word_reg[5]_i_62 
       (.I0(\word_reg[6]_i_44_n_0 ),
        .I1(\word_reg[15]_i_43_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[11]_i_51_n_0 ),
        .O(\word_reg[5]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAA30FFFFAAFFFFFF)) 
    \word_reg[5]_i_63 
       (.I0(\word_reg[5]_i_91_n_0 ),
        .I1(\word_reg[6]_i_79_n_0 ),
        .I2(\word_reg[8]_i_116_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[5]_i_92_n_0 ),
        .O(\word_reg[5]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF00DF00DF00)) 
    \word_reg[5]_i_64 
       (.I0(\word_reg[9]_i_74_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .I2(\word_reg[20]_i_9_n_0 ),
        .I3(\word_reg[0]_i_14_n_0 ),
        .I4(\word_reg[5]_i_93_n_0 ),
        .I5(\word_reg[12]_i_28_n_0 ),
        .O(\word_reg[5]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[5]_i_65 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\word_reg[0]_i_22_n_0 ),
        .O(\word_reg[5]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \word_reg[5]_i_66 
       (.I0(num_fifo_wrs[1]),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[5]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h00000007)) 
    \word_reg[5]_i_67 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(num_fifo_wrs[1]),
        .O(\word_reg[5]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h04150404)) 
    \word_reg[5]_i_68 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[0]_i_22_n_0 ),
        .I3(\word_reg[7]_i_61_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[5]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h53005505)) 
    \word_reg[5]_i_69 
       (.I0(\word_reg[6]_i_79_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[5]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFAFEFAFEAAAEAAFE)) 
    \word_reg[5]_i_7 
       (.I0(\word_reg[5]_i_20_n_0 ),
        .I1(\word_reg[5]_i_21_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[5]_i_22_n_0 ),
        .I4(\word_reg[5]_i_23_n_0 ),
        .I5(\word_reg[5]_i_24_n_0 ),
        .O(\word_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1FFF1F1)) 
    \word_reg[5]_i_70 
       (.I0(\word_reg[5]_i_94_n_0 ),
        .I1(\word_reg[12]_i_67_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[5]_i_95_n_0 ),
        .I4(\word_reg[3]_i_34_n_0 ),
        .I5(\word_reg[5]_i_96_n_0 ),
        .O(\word_reg[5]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0A2200220A220A2A)) 
    \word_reg[5]_i_71 
       (.I0(\word_reg[8]_i_37_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[14]_i_92_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[5]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000535300FF0000)) 
    \word_reg[5]_i_72 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[4]_i_58_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg_n_0_[2] ),
        .O(\word_reg[5]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FEFE)) 
    \word_reg[5]_i_73 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[6]_i_40_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[5]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBF00)) 
    \word_reg[5]_i_74 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[13]_i_92_n_0 ),
        .I3(\word_reg[5]_i_90_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[5]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h2222333322223330)) 
    \word_reg[5]_i_75 
       (.I0(\word_reg[7]_i_72_n_0 ),
        .I1(\word_reg[5]_i_97_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[5]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0CFC0DFD0CFCFFFF)) 
    \word_reg[5]_i_76 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[5]_i_84_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[5]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \word_reg[5]_i_77 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\word_reg[5]_i_98_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[8]_i_25_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[5]_i_99_n_0 ),
        .O(\word_reg[5]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1313100013131)) 
    \word_reg[5]_i_78 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[11]_i_61_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[5]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h01FF00FE01FFFFFF)) 
    \word_reg[5]_i_79 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[5]_i_100_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[5]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFBFBFBABFB)) 
    \word_reg[5]_i_8 
       (.I0(\word_reg[5]_i_25_n_0 ),
        .I1(\word_reg[5]_i_26_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[5]_i_27_n_0 ),
        .I4(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I5(\word_reg[5]_i_28_n_0 ),
        .O(\word_reg[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \word_reg[5]_i_80 
       (.I0(\word_reg[13]_i_92_n_0 ),
        .I1(\word_reg[9]_i_106_n_0 ),
        .I2(\word_reg[12]_i_61_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[21]_i_24_n_0 ),
        .I5(\word_reg[5]_i_100_n_0 ),
        .O(\word_reg[5]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFBAAAB)) 
    \word_reg[5]_i_81 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\word_reg[5]_i_41_n_0 ),
        .I5(\word_reg[5]_i_101_n_0 ),
        .O(\word_reg[5]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[5]_i_82 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[3]_i_62_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[5]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFFFF1FFF0FFF)) 
    \word_reg[5]_i_83 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[5]_i_102_n_0 ),
        .I3(\word_reg[6]_i_29_n_0 ),
        .I4(\word_reg[18]_i_30_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[5]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[5]_i_84 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\word_reg[8]_i_82_n_0 ),
        .O(\word_reg[5]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h00330032)) 
    \word_reg[5]_i_85 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[5]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAFFCA00CAFF)) 
    \word_reg[5]_i_86 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\word_reg[3]_i_62_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[5]_i_41_n_0 ),
        .O(\word_reg[5]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h0000D0DDD0DDD0DD)) 
    \word_reg[5]_i_87 
       (.I0(\word_reg[6]_i_42_n_0 ),
        .I1(\word_reg[8]_i_39_n_0 ),
        .I2(\word_reg[20]_i_9_n_0 ),
        .I3(\word_reg[0]_i_6_n_0 ),
        .I4(\word_reg[3]_i_35_n_0 ),
        .I5(\word_reg[7]_i_33_n_0 ),
        .O(\word_reg[5]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[5]_i_88 
       (.I0(g0_b11__19_n_0),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(g0_b9__19_n_0),
        .O(\word_reg[5]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[5]_i_89 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[13]_i_121_n_0 ),
        .O(\word_reg[5]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \word_reg[5]_i_9 
       (.I0(\word_reg[5]_i_29_n_0 ),
        .I1(\word_reg[17]_i_37_n_0 ),
        .I2(\word_reg[5]_i_30_n_0 ),
        .I3(\word_reg[5]_i_31_n_0 ),
        .I4(\word_reg[5]_i_32_n_0 ),
        .I5(\word_reg[5]_i_33_n_0 ),
        .O(\word_reg[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAF8AAA8FFFFFFFF)) 
    \word_reg[5]_i_90 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[0]_i_22_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .I5(\word_reg[6]_i_42_n_0 ),
        .O(\word_reg[5]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h3333555030000000)) 
    \word_reg[5]_i_91 
       (.I0(\word_reg[11]_i_109_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\word_reg[18]_i_31_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[5]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hBBBBBFFF)) 
    \word_reg[5]_i_92 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[5]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[5]_i_93 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[5]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \word_reg[5]_i_94 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[5]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[5]_i_95 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .O(\word_reg[5]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h0000020200220202)) 
    \word_reg[5]_i_96 
       (.I0(\word_reg[21]_i_8_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[0]_i_22_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[7]_i_61_n_0 ),
        .O(\word_reg[5]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h05050505111111FF)) 
    \word_reg[5]_i_97 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\word_reg[15]_i_19_n_0 ),
        .I3(\word_reg[11]_i_109_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[5]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \word_reg[5]_i_98 
       (.I0(num_fifo_wrs[1]),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[5]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h0333000000001317)) 
    \word_reg[5]_i_99 
       (.I0(num_fifo_wrs[1]),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[5]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    \word_reg[6]_i_1 
       (.I0(\word_reg[6]_i_2_n_0 ),
        .I1(\word_reg[6]_i_3_n_0 ),
        .I2(\word_reg[6]_i_4_n_0 ),
        .I3(\word_reg[6]_i_5_n_0 ),
        .I4(\word_reg[6]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[6] ),
        .O(\word_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDCDCDCDCDCDCFCD)) 
    \word_reg[6]_i_10 
       (.I0(\word_reg[6]_i_32_n_0 ),
        .I1(\word_reg[6]_i_33_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[6]_i_34_n_0 ),
        .I5(\word_reg[6]_i_35_n_0 ),
        .O(\word_reg[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h005C0F5C005C005C)) 
    \word_reg[6]_i_100 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(VLI_size_d1[1]),
        .I5(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[6]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    \word_reg[6]_i_101 
       (.I0(\word_reg[6]_i_92_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[6]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hAFCF0FFF)) 
    \word_reg[6]_i_102 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h037F7F7F7F7F7F7F)) 
    \word_reg[6]_i_103 
       (.I0(\word_reg[6]_i_92_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_23_n_0 ),
        .O(\word_reg[6]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[6]_i_104 
       (.I0(\word_reg[1]_i_17_n_0 ),
        .I1(\word_reg[5]_i_17_n_0 ),
        .O(\word_reg[6]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \word_reg[6]_i_105 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[6]_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \word_reg[6]_i_106 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hCFCACFCACAC8CACA)) 
    \word_reg[6]_i_107 
       (.I0(\word_reg[1]_i_17_n_0 ),
        .I1(\word_reg[7]_i_25_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[20]_i_31_n_0 ),
        .I5(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \word_reg[6]_i_108 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[6]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF077700FF0077)) 
    \word_reg[6]_i_109 
       (.I0(\word_reg[10]_i_50_n_0 ),
        .I1(\word_reg[8]_i_16_n_0 ),
        .I2(\word_reg[6]_i_121_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\word_reg[18]_i_67_n_0 ),
        .I5(\word_reg[13]_i_121_n_0 ),
        .O(\word_reg[6]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888BBB8)) 
    \word_reg[6]_i_11 
       (.I0(\word_reg[6]_i_36_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[6]_i_37_n_0 ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\word_reg[6]_i_38_n_0 ),
        .I5(\word_reg[6]_i_39_n_0 ),
        .O(\word_reg[6]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \word_reg[6]_i_110 
       (.I0(\word_reg[9]_i_78_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[6]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[6]_i_111 
       (.I0(g0_b12__19_n_0),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(g0_b10__19_n_0),
        .O(\word_reg[6]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h01010101F1010101)) 
    \word_reg[6]_i_112 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[3]_i_62_n_0 ),
        .O(\word_reg[6]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[6]_i_113 
       (.I0(\word_reg[15]_i_43_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[6]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \word_reg[6]_i_114 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[6]_i_79_n_0 ),
        .O(\word_reg[6]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \word_reg[6]_i_115 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[6]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \word_reg[6]_i_116 
       (.I0(\word_reg[11]_i_109_n_0 ),
        .I1(\word_reg[6]_i_79_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[6]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h57575757FF57FFFF)) 
    \word_reg[6]_i_117 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[13]_i_130_n_0 ),
        .O(\word_reg[6]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h000005050FFF0101)) 
    \word_reg[6]_i_118 
       (.I0(num_fifo_wrs[1]),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[6]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h0404000C0C0C0C0C)) 
    \word_reg[6]_i_119 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(\word_reg[8]_i_82_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[6]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFF00000)) 
    \word_reg[6]_i_12 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[6]_i_40_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\word_reg[6]_i_41_n_0 ),
        .O(\word_reg[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hFEFEFCFF)) 
    \word_reg[6]_i_120 
       (.I0(\word_reg[5]_i_41_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[6]_i_120_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \word_reg[6]_i_121 
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \word_reg[6]_i_13 
       (.I0(\word_reg[0]_i_6_n_0 ),
        .I1(\word_reg[18]_i_31_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(\word_reg[6]_i_42_n_0 ),
        .I5(\word_reg[6]_i_43_n_0 ),
        .O(\word_reg[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDFDFDDDDDDDD)) 
    \word_reg[6]_i_14 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg[21]_i_12_n_0 ),
        .I2(\word_reg[18]_i_30_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[18]_i_31_n_0 ),
        .I5(\word_reg[0]_i_6_n_0 ),
        .O(\word_reg[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4474000000000000)) 
    \word_reg[6]_i_15 
       (.I0(\word_reg[6]_i_44_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[6]_i_45_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\word_reg[19]_i_16_n_0 ),
        .I5(\word_reg[13]_i_65_n_0 ),
        .O(\word_reg[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D000D0D0D)) 
    \word_reg[6]_i_16 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[6]_i_46_n_0 ),
        .I2(\word_reg[6]_i_47_n_0 ),
        .I3(\word_reg[6]_i_48_n_0 ),
        .I4(VLI_size_d1[0]),
        .I5(VLI_size_d1[1]),
        .O(\word_reg[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFFFFFAB)) 
    \word_reg[6]_i_17 
       (.I0(\word_reg[6]_i_49_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\word_reg[6]_i_50_n_0 ),
        .I3(\word_reg[6]_i_51_n_0 ),
        .I4(\word_reg[6]_i_52_n_0 ),
        .I5(\word_reg[6]_i_53_n_0 ),
        .O(\word_reg[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000555555F7)) 
    \word_reg[6]_i_18 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\word_reg[7]_i_21_n_0 ),
        .I3(\word_reg[6]_i_54_n_0 ),
        .I4(\word_reg[6]_i_55_n_0 ),
        .I5(\word_reg[6]_i_56_n_0 ),
        .O(\word_reg[6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    \word_reg[6]_i_19 
       (.I0(\word_reg_reg_n_0_[6] ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(num_fifo_wrs[1]),
        .I3(HFW_running),
        .I4(\state_reg_n_0_[1] ),
        .O(\word_reg[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFFB)) 
    \word_reg[6]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg_reg_n_0_[6] ),
        .I2(\bit_ptr_reg[3]_rep_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08AA0800)) 
    \word_reg[6]_i_21 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[14]_i_63_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(num_fifo_wrs[1]),
        .I4(\word_reg[6]_i_59_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h5858580808085808)) 
    \word_reg[6]_i_22 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[6]_i_60_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[6]_i_61_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\word_reg[6]_i_62_n_0 ),
        .O(\word_reg[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003AFA)) 
    \word_reg[6]_i_23 
       (.I0(\word_reg[6]_i_63_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[6]_i_64_n_0 ),
        .I4(\word_reg[6]_i_65_n_0 ),
        .I5(\word_reg[6]_i_66_n_0 ),
        .O(\word_reg[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EEE2222)) 
    \word_reg[6]_i_24 
       (.I0(\word_reg[6]_i_67_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[6]_i_68_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[6]_i_69_n_0 ),
        .I5(\word_reg[6]_i_70_n_0 ),
        .O(\word_reg[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000006)) 
    \word_reg[6]_i_26 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[13]_i_52_n_0 ),
        .I5(\word_reg[6]_i_73_n_0 ),
        .O(\word_reg[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h888888A8AA8888A8)) 
    \word_reg[6]_i_27 
       (.I0(\word_reg[9]_i_29_n_0 ),
        .I1(\word_reg[8]_i_68_n_0 ),
        .I2(\word_reg[11]_i_105_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\word_reg[6]_i_74_n_0 ),
        .O(\word_reg[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555C0CCFFFF)) 
    \word_reg[6]_i_28 
       (.I0(\word_reg[6]_i_75_n_0 ),
        .I1(\word_reg[6]_i_69_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\word_reg[18]_i_30_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[6]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \word_reg[6]_i_29 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \word_reg[6]_i_3 
       (.I0(\word_reg[6]_i_7_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\word_reg[6]_i_8_n_0 ),
        .I3(\word_reg[6]_i_9_n_0 ),
        .I4(\word_reg[6]_i_10_n_0 ),
        .I5(\word_reg[6]_i_11_n_0 ),
        .O(\word_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \word_reg[6]_i_30 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \word_reg[6]_i_31 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[7]_i_33_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h8A0AA0A0AAAAAAAA)) 
    \word_reg[6]_i_32 
       (.I0(\word_reg[6]_i_76_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200022220)) 
    \word_reg[6]_i_33 
       (.I0(\word_reg[21]_i_8_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[6]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[6]_i_34 
       (.I0(num_fifo_wrs[1]),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[6]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[6]_i_35 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \word_reg[6]_i_36 
       (.I0(\word_reg[6]_i_77_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[6]_i_78_n_0 ),
        .I3(\word_reg[6]_i_79_n_0 ),
        .I4(\word_reg[6]_i_80_n_0 ),
        .I5(\word_reg[6]_i_81_n_0 ),
        .O(\word_reg[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F001F001F)) 
    \word_reg[6]_i_37 
       (.I0(\word_reg[3]_i_23_n_0 ),
        .I1(\word_reg[13]_i_114_n_0 ),
        .I2(\word_reg[6]_i_82_n_0 ),
        .I3(\word_reg[6]_i_83_n_0 ),
        .I4(\word_reg[6]_i_84_n_0 ),
        .I5(\word_reg[13]_i_116_n_0 ),
        .O(\word_reg[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8000AAAAAAAA)) 
    \word_reg[6]_i_38 
       (.I0(\bit_ptr_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[6]_i_85_n_0 ),
        .I4(\word_reg[6]_i_86_n_0 ),
        .I5(\word_reg[6]_i_87_n_0 ),
        .O(\word_reg[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFABBB)) 
    \word_reg[6]_i_39 
       (.I0(\word_reg[6]_i_88_n_0 ),
        .I1(\word_reg[6]_i_89_n_0 ),
        .I2(\word_reg[8]_i_82_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[6]_i_90_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F2)) 
    \word_reg[6]_i_4 
       (.I0(\word_reg[14]_i_13_n_0 ),
        .I1(\word_reg[6]_i_12_n_0 ),
        .I2(\word_reg[6]_i_13_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[6]_i_14_n_0 ),
        .I5(\word_reg[6]_i_15_n_0 ),
        .O(\word_reg[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[6]_i_40 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[7]_i_61_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[6]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[6]_i_41 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[6]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[6]_i_42 
       (.I0(num_fifo_wrs[1]),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[6]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[6]_i_43 
       (.I0(\word_reg[15]_i_43_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[6]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[6]_i_44 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[11]_i_109_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[6]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[6]_i_45 
       (.I0(num_fifo_wrs[1]),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h1F3F1333003F1333)) 
    \word_reg[6]_i_46 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\word_reg[7]_i_16_n_0 ),
        .I2(\word_reg[9]_i_39_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[8]_i_87_n_0 ),
        .O(\word_reg[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h5755777703000300)) 
    \word_reg[6]_i_47 
       (.I0(\word_reg[6]_i_91_n_0 ),
        .I1(\word_reg[8]_i_87_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h4544444455555555)) 
    \word_reg[6]_i_48 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\word_reg[6]_i_92_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_23_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[6]_i_93_n_0 ),
        .O(\word_reg[6]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    \word_reg[6]_i_49 
       (.I0(\word_reg[17]_i_17_n_0 ),
        .I1(\word_reg[6]_i_94_n_0 ),
        .I2(\word_reg[22]_i_6_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[6]_i_95_n_0 ),
        .O(\word_reg[6]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \word_reg[6]_i_5 
       (.I0(\word_reg[6]_i_16_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\word_reg[6]_i_17_n_0 ),
        .I3(\word_reg[6]_i_18_n_0 ),
        .I4(\word_reg[6]_i_19_n_0 ),
        .O(\word_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F0FE)) 
    \word_reg[6]_i_50 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[6]_i_96_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[6]_i_97_n_0 ),
        .I4(\word_reg[6]_i_98_n_0 ),
        .I5(\word_reg[6]_i_99_n_0 ),
        .O(\word_reg[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h1111100000001000)) 
    \word_reg[6]_i_51 
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[6]_i_100_n_0 ),
        .O(\word_reg[6]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[6]_i_52 
       (.I0(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .O(\word_reg[6]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFE0EFE0E0000FE0E)) 
    \word_reg[6]_i_53 
       (.I0(\word_reg[6]_i_101_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[6]_i_102_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[6]_i_103_n_0 ),
        .O(\word_reg[6]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101FF0101)) 
    \word_reg[6]_i_54 
       (.I0(\word_reg[15]_i_32_n_0 ),
        .I1(\word_reg[8]_i_16_n_0 ),
        .I2(\word_reg[9]_i_36_n_0 ),
        .I3(\word_reg[6]_i_104_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[6]_i_105_n_0 ),
        .O(\word_reg[6]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \word_reg[6]_i_55 
       (.I0(\word_reg[7]_i_47_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(VLI_size_d1[0]),
        .I3(\word_reg[6]_i_106_n_0 ),
        .I4(\word_reg[20]_i_31_n_0 ),
        .I5(\bit_ptr_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h15151515FFFF15FF)) 
    \word_reg[6]_i_56 
       (.I0(\word_reg[6]_i_107_n_0 ),
        .I1(\word_reg[6]_i_108_n_0 ),
        .I2(\word_reg[8]_i_16_n_0 ),
        .I3(\word_reg[6]_i_109_n_0 ),
        .I4(\word_reg[6]_i_110_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \word_reg[6]_i_59 
       (.I0(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I1(g0_b8__19_n_0),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[6]_i_111_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\word_reg[14]_i_64_n_0 ),
        .O(\word_reg[6]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[6]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[6]_i_20_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[8]_i_21_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[6]_i_21_n_0 ),
        .O(\word_reg[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \word_reg[6]_i_60 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\word_reg[5]_i_41_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[5]_i_82_n_0 ),
        .O(\word_reg[6]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \word_reg[6]_i_61 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\word_reg[11]_i_61_n_0 ),
        .O(\word_reg[6]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[6]_i_62 
       (.I0(\word_reg[8]_i_82_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[6]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F0E0C0E0C00)) 
    \word_reg[6]_i_63 
       (.I0(\word_reg[5]_i_82_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[6]_i_112_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[4]_i_68_n_0 ),
        .O(\word_reg[6]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEFEAEAEFEFEFE)) 
    \word_reg[6]_i_64 
       (.I0(\word_reg[14]_i_85_n_0 ),
        .I1(\word_reg[5]_i_84_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[3]_i_9_n_0 ),
        .I5(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[6]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[6]_i_65 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg[4]_rep__2_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[6]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h1000000010050005)) 
    \word_reg[6]_i_66 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[6]_i_62_n_0 ),
        .O(\word_reg[6]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFF2E002E00000000)) 
    \word_reg[6]_i_67 
       (.I0(\word_reg[11]_i_112_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[6]_i_113_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\word_reg[6]_i_114_n_0 ),
        .I5(\word_reg[17]_i_58_n_0 ),
        .O(\word_reg[6]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[6]_i_68 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[6]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFE0EFEF00E000)) 
    \word_reg[6]_i_69 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[14]_i_42_n_0 ),
        .I5(\word_reg[7]_i_61_n_0 ),
        .O(\word_reg[6]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h414141FFFFFF41FF)) 
    \word_reg[6]_i_7 
       (.I0(\word_reg[6]_i_22_n_0 ),
        .I1(\word_reg[13]_i_65_n_0 ),
        .I2(\word_reg[13]_i_64_n_0 ),
        .I3(\word_reg[6]_i_23_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[6]_i_24_n_0 ),
        .O(\word_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005700)) 
    \word_reg[6]_i_70 
       (.I0(\word_reg[6]_i_79_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[6]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFF03EBFFFFFFEBFF)) 
    \word_reg[6]_i_71 
       (.I0(\word_reg[14]_i_122_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[15]_i_46_n_0 ),
        .O(\word_reg[6]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F733F7F7)) 
    \word_reg[6]_i_72 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[8]_i_82_n_0 ),
        .I3(\word_reg[5]_i_41_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[6]_i_115_n_0 ),
        .O(\word_reg[6]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022F20000)) 
    \word_reg[6]_i_73 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[6]_i_79_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[11]_i_109_n_0 ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[6]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[6]_i_74 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[6]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h350035FF35FF35FF)) 
    \word_reg[6]_i_75 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[13]_i_127_n_0 ),
        .I5(\word_reg[6]_i_79_n_0 ),
        .O(\word_reg[6]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFEFEEEEFEF)) 
    \word_reg[6]_i_76 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(num_fifo_wrs[1]),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[6]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \word_reg[6]_i_77 
       (.I0(\word_reg[14]_i_87_n_0 ),
        .I1(\word_reg[18]_i_30_n_0 ),
        .I2(\word_reg[10]_i_79_n_0 ),
        .I3(\word_reg[6]_i_41_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[9]_i_101_n_0 ),
        .O(\word_reg[6]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hF010F010F0F0F000)) 
    \word_reg[6]_i_78 
       (.I0(\word_reg[17]_i_40_n_0 ),
        .I1(\word_reg[6]_i_116_n_0 ),
        .I2(\word_reg[6]_i_117_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_109_n_0 ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[6]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h555DDD5D777FFF7F)) 
    \word_reg[6]_i_79 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[15]_i_41_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[15]_i_42_n_0 ),
        .I5(\word_reg[15]_i_43_n_0 ),
        .O(\word_reg[6]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F757F7F7F7F7)) 
    \word_reg[6]_i_8 
       (.I0(\word_reg_reg[6]_i_25_n_0 ),
        .I1(\word_reg[6]_i_23_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[6]_i_26_n_0 ),
        .I4(\word_reg[6]_i_27_n_0 ),
        .I5(\word_reg[6]_i_28_n_0 ),
        .O(\word_reg[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[6]_i_80 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[6]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \word_reg[6]_i_81 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\word_reg[17]_i_58_n_0 ),
        .O(\word_reg[6]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[6]_i_82 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[6]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEFAAAA)) 
    \word_reg[6]_i_83 
       (.I0(\word_reg[6]_i_118_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[6]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[6]_i_84 
       (.I0(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[6]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \word_reg[6]_i_85 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[6]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FC4444)) 
    \word_reg[6]_i_86 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[15]_i_17_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[6]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFAFAFCFF)) 
    \word_reg[6]_i_87 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\word_reg[18]_i_34_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[6]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0888AAAAAAAA)) 
    \word_reg[6]_i_88 
       (.I0(\word_reg[6]_i_119_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\word_reg[20]_i_9_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[6]_i_120_n_0 ),
        .O(\word_reg[6]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hFF4FFF4FFF4F4F4F)) 
    \word_reg[6]_i_89 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\word_reg[5]_i_41_n_0 ),
        .I2(\word_reg[6]_i_42_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[6]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8AA80AA)) 
    \word_reg[6]_i_9 
       (.I0(\word_reg[7]_i_34_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[6]_i_29_n_0 ),
        .I4(\word_reg[6]_i_30_n_0 ),
        .I5(\word_reg[6]_i_31_n_0 ),
        .O(\word_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0503000005FF0000)) 
    \word_reg[6]_i_90 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\word_reg[3]_i_62_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[20]_i_9_n_0 ),
        .O(\word_reg[6]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \word_reg[6]_i_91 
       (.I0(\word_reg[2]_i_19_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[7]_i_43_n_0 ),
        .O(\word_reg[6]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \word_reg[6]_i_92 
       (.I0(\word_reg[15]_i_54_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[6]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'hDF5F)) 
    \word_reg[6]_i_93 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[6]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h5100400000000000)) 
    \word_reg[6]_i_94 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\word_reg[7]_i_26_n_0 ),
        .I3(\word_reg[22]_i_6_n_0 ),
        .I4(\word_reg[9]_i_95_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[6]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[6]_i_95 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[6]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \word_reg[6]_i_96 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[1]_i_22_n_0 ),
        .O(\word_reg[6]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[6]_i_97 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[6]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \word_reg[6]_i_98 
       (.I0(\word_reg[15]_i_54_n_0 ),
        .I1(\word_reg[9]_i_39_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(VLI_size_d1[1]),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[6]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h0400040004000450)) 
    \word_reg[6]_i_99 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[1]_i_46_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[8]_i_119_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[6]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \word_reg[7]_i_1 
       (.I0(\word_reg[7]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\word_reg[7]_i_3_n_0 ),
        .I3(\word_reg[7]_i_4_n_0 ),
        .I4(\word_reg_reg_n_0_[7] ),
        .O(\word_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E200)) 
    \word_reg[7]_i_10 
       (.I0(\word_reg[7]_i_30_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[7]_i_31_n_0 ),
        .I3(\word_reg[7]_i_32_n_0 ),
        .I4(\word_reg[7]_i_33_n_0 ),
        .I5(\word_reg[7]_i_34_n_0 ),
        .O(\word_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h444444444F444FFF)) 
    \word_reg[7]_i_11 
       (.I0(\word_reg[7]_i_35_n_0 ),
        .I1(\word_reg[7]_i_36_n_0 ),
        .I2(\word_reg[7]_i_37_n_0 ),
        .I3(\word_reg[13]_i_64_n_0 ),
        .I4(\word_reg[7]_i_38_n_0 ),
        .I5(\word_reg[8]_i_9_n_0 ),
        .O(\word_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8BB88)) 
    \word_reg[7]_i_13 
       (.I0(\word_reg[15]_i_15_n_0 ),
        .I1(\bit_ptr_reg[3]_rep_n_0 ),
        .I2(\word_reg[7]_i_39_n_0 ),
        .I3(\word_reg[7]_i_40_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(num_fifo_wrs[1]),
        .O(\word_reg[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5C0D500)) 
    \word_reg[7]_i_14 
       (.I0(\word_reg[7]_i_41_n_0 ),
        .I1(\word_reg[7]_i_42_n_0 ),
        .I2(\word_reg[9]_i_39_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[11]_i_23_n_0 ),
        .I5(\word_reg[6]_i_48_n_0 ),
        .O(\word_reg[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[7]_i_15 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[7]_i_16 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\word_reg[17]_i_61_n_0 ),
        .O(\word_reg[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \word_reg[7]_i_17 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11FF111F)) 
    \word_reg[7]_i_18 
       (.I0(\word_reg[8]_i_87_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[2]_i_19_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[7]_i_43_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hD7FF000000000000)) 
    \word_reg[7]_i_19 
       (.I0(\word_reg[7]_i_44_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\word_reg[7]_i_45_n_0 ),
        .I4(\word_reg[16]_i_13_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    \word_reg[7]_i_2 
       (.I0(\word_reg[7]_i_5_n_0 ),
        .I1(HFW_running),
        .I2(\word_reg[7]_i_6_n_0 ),
        .I3(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I4(\word_reg[7]_i_7_n_0 ),
        .I5(\word_reg[7]_i_8_n_0 ),
        .O(\word_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBBFBB)) 
    \word_reg[7]_i_20 
       (.I0(\word_reg[7]_i_46_n_0 ),
        .I1(\word_reg[7]_i_24_n_0 ),
        .I2(\word_reg[7]_i_47_n_0 ),
        .I3(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(VLI_size_d1[0]),
        .O(\word_reg[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFB0AFFAAFB0AA0A0)) 
    \word_reg[7]_i_21 
       (.I0(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[7]_i_25_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[16]_i_42_n_0 ),
        .O(\word_reg[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFA800A8FFA00000)) 
    \word_reg[7]_i_22 
       (.I0(\word_reg[7]_i_48_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[7]_i_49_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F11FFFF)) 
    \word_reg[7]_i_23 
       (.I0(\word_reg[7]_i_50_n_0 ),
        .I1(\word_reg[7]_i_51_n_0 ),
        .I2(\word_reg[15]_i_26_n_0 ),
        .I3(\word_reg[7]_i_52_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(\word_reg[7]_i_53_n_0 ),
        .O(\word_reg[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0E000E0)) 
    \word_reg[7]_i_24 
       (.I0(\word_reg[8]_i_97_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[7]_i_54_n_0 ),
        .I3(\word_reg[14]_i_65_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[7]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \word_reg[7]_i_25 
       (.I0(\word_reg[15]_i_25_n_0 ),
        .I1(\word_reg[12]_i_40_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[7]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[7]_i_26 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[7]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \word_reg[7]_i_27 
       (.I0(\word_reg[8]_i_39_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[7]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hFFE0FFEE)) 
    \word_reg[7]_i_28 
       (.I0(\word_reg[11]_i_121_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[3]_i_35_n_0 ),
        .O(\word_reg[7]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[7]_i_29 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \word_reg[7]_i_3 
       (.I0(\word_reg[7]_i_9_n_0 ),
        .I1(\word_reg[7]_i_10_n_0 ),
        .I2(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I3(\word_reg[7]_i_11_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[7]_i_5_n_0 ),
        .O(\word_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA800A8A8A8000000)) 
    \word_reg[7]_i_30 
       (.I0(\word_reg[7]_i_55_n_0 ),
        .I1(\word_reg[6]_i_44_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[7]_i_56_n_0 ),
        .I4(\word_reg[17]_i_13_n_0 ),
        .I5(\word_reg[7]_i_57_n_0 ),
        .O(\word_reg[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h2E2222222E002E00)) 
    \word_reg[7]_i_31 
       (.I0(\word_reg[7]_i_58_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[7]_i_59_n_0 ),
        .I3(\word_reg[7]_i_60_n_0 ),
        .I4(\word_reg[11]_i_106_n_0 ),
        .I5(\VLC_size_reg[1]_rep__0_n_0 ),
        .O(\word_reg[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \word_reg[7]_i_32 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[7]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[7]_i_33 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \word_reg[7]_i_34 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h40FF4040404040FF)) 
    \word_reg[7]_i_35 
       (.I0(\word_reg[17]_i_25_n_0 ),
        .I1(\word_reg[6]_i_35_n_0 ),
        .I2(\word_reg[13]_i_92_n_0 ),
        .I3(\word_reg[7]_i_62_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8888B888B8B8B888)) 
    \word_reg[7]_i_36 
       (.I0(\word_reg[7]_i_63_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[7]_i_64_n_0 ),
        .I3(\word_reg[7]_i_65_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[7]_i_66_n_0 ),
        .O(\word_reg[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8888888B)) 
    \word_reg[7]_i_37 
       (.I0(\word_reg[7]_i_67_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[20]_i_18_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__2_n_0 ),
        .I5(\word_reg[7]_i_68_n_0 ),
        .O(\word_reg[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBAAAABBBBFFAF)) 
    \word_reg[7]_i_38 
       (.I0(\word_reg[7]_i_69_n_0 ),
        .I1(\word_reg[7]_i_70_n_0 ),
        .I2(\word_reg[14]_i_45_n_0 ),
        .I3(\word_reg[11]_i_61_n_0 ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[7]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[7]_i_39 
       (.I0(g0_b13__19_n_0),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(g0_b11__19_n_0),
        .O(\word_reg[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0D0D0D0D0)) 
    \word_reg[7]_i_4 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[7]_i_12_n_0 ),
        .I2(\word_reg[22]_i_4_n_0 ),
        .I3(HFW_running),
        .I4(\word_reg[7]_i_13_n_0 ),
        .I5(\word_reg[19]_i_5_n_0 ),
        .O(\word_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[7]_i_40 
       (.I0(g0_b9__19_n_0),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(g0_b7__19_n_0),
        .O(\word_reg[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hD0DFD0DFC0CCCCCC)) 
    \word_reg[7]_i_41 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\word_reg[8]_i_87_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\word_reg[7]_i_16_n_0 ),
        .I4(VLI_size_d1[0]),
        .I5(VLI_size_d1[1]),
        .O(\word_reg[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8CCCC00FF0000)) 
    \word_reg[7]_i_42 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[8]_i_98_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[7]_i_43 
       (.I0(\word_reg[1]_i_46_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[7]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[7]_i_44 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(VLI_size_d1[3]),
        .O(\word_reg[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFD0D0C0CFC0CF)) 
    \word_reg[7]_i_45 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\word_reg[7]_i_43_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[1]_i_8_n_0 ),
        .I4(\word_reg[21]_i_11_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h2220202020202020)) 
    \word_reg[7]_i_46 
       (.I0(\word_reg[5]_i_57_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[20]_i_31_n_0 ),
        .O(\word_reg[7]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \word_reg[7]_i_47 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\word_reg[16]_i_42_n_0 ),
        .I2(\word_reg[7]_i_25_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[7]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[7]_i_48 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[9]_i_78_n_0 ),
        .O(\word_reg[7]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hDD0D)) 
    \word_reg[7]_i_49 
       (.I0(\word_reg[22]_i_6_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[7]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \word_reg[7]_i_5 
       (.I0(\word_reg_reg_n_0_[7] ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(num_fifo_wrs[1]),
        .O(\word_reg[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \word_reg[7]_i_50 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[7]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[7]_i_51 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[7]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[7]_i_52 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .O(\word_reg[7]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h00007511)) 
    \word_reg[7]_i_53 
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\word_reg[7]_i_49_n_0 ),
        .O(\word_reg[7]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[7]_i_54 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8BBB)) 
    \word_reg[7]_i_55 
       (.I0(\word_reg[7]_i_71_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[4]_i_58_n_0 ),
        .O(\word_reg[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0EEEEE0E0E)) 
    \word_reg[7]_i_56 
       (.I0(\word_reg[7]_i_72_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\word_reg[8]_i_38_n_0 ),
        .I3(\word_reg[11]_i_109_n_0 ),
        .I4(\word_reg[6]_i_79_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFAF3FAFFFA03FAFF)) 
    \word_reg[7]_i_57 
       (.I0(\word_reg[7]_i_73_n_0 ),
        .I1(\word_reg[2]_i_43_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[6]_i_29_n_0 ),
        .I5(\word_reg[11]_i_112_n_0 ),
        .O(\word_reg[7]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hAAAFCFCA)) 
    \word_reg[7]_i_58 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h555511115555FF1F)) 
    \word_reg[7]_i_59 
       (.I0(\word_reg[7]_i_74_n_0 ),
        .I1(\word_reg[2]_i_55_n_0 ),
        .I2(\word_reg[14]_i_117_n_0 ),
        .I3(\word_reg[7]_i_75_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .I5(\word_reg[18]_i_31_n_0 ),
        .O(\word_reg[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFEEEA)) 
    \word_reg[7]_i_6 
       (.I0(\word_reg[7]_i_14_n_0 ),
        .I1(\word_reg[7]_i_15_n_0 ),
        .I2(\word_reg[7]_i_16_n_0 ),
        .I3(\word_reg[7]_i_17_n_0 ),
        .I4(\word_reg[7]_i_18_n_0 ),
        .I5(\word_reg[7]_i_19_n_0 ),
        .O(\word_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAFFFCFFFCF)) 
    \word_reg[7]_i_60 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[7]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h57B5F7BF)) 
    \word_reg[7]_i_61 
       (.I0(\word_reg[3]_i_28_n_0 ),
        .I1(\word_reg[7]_i_76_n_0 ),
        .I2(\word_reg[7]_i_77_n_0 ),
        .I3(\word_reg[3]_i_31_n_0 ),
        .I4(\word_reg[7]_i_78_n_0 ),
        .O(\word_reg[7]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hFCCCCCC8)) 
    \word_reg[7]_i_62 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F808FD5D)) 
    \word_reg[7]_i_63 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[9]_i_73_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\word_reg[16]_i_18_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[7]_i_79_n_0 ),
        .O(\word_reg[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8FFCF8)) 
    \word_reg[7]_i_64 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0055001055555555)) 
    \word_reg[7]_i_65 
       (.I0(\word_reg[13]_i_92_n_0 ),
        .I1(\word_reg[15]_i_51_n_0 ),
        .I2(\word_reg[8]_i_82_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[13]_i_38_n_0 ),
        .I5(\word_reg[7]_i_80_n_0 ),
        .O(\word_reg[7]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h000EE0EE)) 
    \word_reg[7]_i_66 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .O(\word_reg[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h1DFF1D001DFF1DFF)) 
    \word_reg[7]_i_67 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[8]_i_115_n_0 ),
        .I5(\word_reg[14]_i_45_n_0 ),
        .O(\word_reg[7]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h35FF3500)) 
    \word_reg[7]_i_68 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\word_reg[3]_i_9_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[5]_i_84_n_0 ),
        .O(\word_reg[7]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h00044044)) 
    \word_reg[7]_i_69 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[20]_i_18_n_0 ),
        .I4(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBAAAAFBAA)) 
    \word_reg[7]_i_7 
       (.I0(\word_reg[7]_i_20_n_0 ),
        .I1(\word_reg[7]_i_21_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg[15]_i_26_n_0 ),
        .I4(\word_reg[7]_i_22_n_0 ),
        .I5(\word_reg[7]_i_23_n_0 ),
        .O(\word_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \word_reg[7]_i_70 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\word_reg[15]_i_17_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[8]_i_113_n_0 ),
        .I5(\word_reg[5]_i_84_n_0 ),
        .O(\word_reg[7]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAABBBBBBF3F3F3FF)) 
    \word_reg[7]_i_71 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\word_reg[11]_i_109_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[7]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFACA)) 
    \word_reg[7]_i_72 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[7]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'hF5DF)) 
    \word_reg[7]_i_73 
       (.I0(\word_reg[15]_i_43_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[7]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hAABBF0FF)) 
    \word_reg[7]_i_74 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[7]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[7]_i_75 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[7]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \word_reg[7]_i_76 
       (.I0(\word_reg[21]_i_21_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\word_reg[21]_i_20_n_0 ),
        .O(\word_reg[7]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \word_reg[7]_i_77 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[7]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \word_reg[7]_i_78 
       (.I0(\word_reg[21]_i_25_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\VLC_size_reg[1]_rep_n_0 ),
        .I3(\word_reg[21]_i_23_n_0 ),
        .O(\word_reg[7]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h0404040455040404)) 
    \word_reg[7]_i_79 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111111F)) 
    \word_reg[7]_i_8 
       (.I0(\word_reg[7]_i_24_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[7]_i_25_n_0 ),
        .I5(\word_reg[8]_i_54_n_0 ),
        .O(\word_reg[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h7775)) 
    \word_reg[7]_i_80 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[15]_i_17_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[7]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \word_reg[7]_i_9 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[7]_i_26_n_0 ),
        .I2(\word_reg[7]_i_27_n_0 ),
        .I3(\word_reg[7]_i_28_n_0 ),
        .I4(\word_reg[11]_i_50_n_0 ),
        .I5(\word_reg[7]_i_29_n_0 ),
        .O(\word_reg[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    \word_reg[8]_i_1 
       (.I0(\word_reg[8]_i_2_n_0 ),
        .I1(\word_reg[8]_i_3_n_0 ),
        .I2(\word_reg[8]_i_4_n_0 ),
        .I3(\word_reg[8]_i_5_n_0 ),
        .I4(\word_reg[8]_i_6_n_0 ),
        .I5(\word_reg_reg_n_0_[8] ),
        .O(\word_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A202A2A2A2)) 
    \word_reg[8]_i_10 
       (.I0(\word_reg[8]_i_31_n_0 ),
        .I1(\word_reg[8]_i_32_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hC0004444)) 
    \word_reg[8]_i_100 
       (.I0(\word_reg[1]_i_17_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[20]_i_31_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[8]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h08000C0000000000)) 
    \word_reg[8]_i_101 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[15]_i_35_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[8]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hC5C4C4C4CFFFCCCC)) 
    \word_reg[8]_i_102 
       (.I0(\word_reg[9]_i_78_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[8]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \word_reg[8]_i_103 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[8]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_104 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[8]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h0011001F)) 
    \word_reg[8]_i_105 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[8]_i_119_n_0 ),
        .I2(\word_reg[1]_i_8_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[8]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFEFE0CFC0EFE0)) 
    \word_reg[8]_i_106 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\word_reg[11]_i_75_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[7]_i_16_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I5(\word_reg[21]_i_11_n_0 ),
        .O(\word_reg[8]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \word_reg[8]_i_107 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[8]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[8]_i_108 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[8]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hFFFC00A8)) 
    \word_reg[8]_i_109 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[8]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h3033203330332000)) 
    \word_reg[8]_i_11 
       (.I0(\word_reg[8]_i_33_n_0 ),
        .I1(\word_reg[8]_i_34_n_0 ),
        .I2(\word_reg[8]_i_35_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[8]_i_36_n_0 ),
        .O(\word_reg[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \word_reg[8]_i_110 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\word_reg[7]_i_61_n_0 ),
        .I3(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[8]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_111 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[11]_i_109_n_0 ),
        .O(\word_reg[8]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_112 
       (.I0(\VLC_size_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .O(\word_reg[8]_i_112_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[8]_i_113 
       (.I0(\VLC_size_reg[4]_rep__2_n_0 ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[8]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h00880088008F0088)) 
    \word_reg[8]_i_114 
       (.I0(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I1(\word_reg[13]_i_35_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\word_reg[18]_i_29_n_0 ),
        .I4(\word_reg[3]_i_30_n_0 ),
        .I5(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[8]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_115 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[3]_i_62_n_0 ),
        .O(\word_reg[8]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \word_reg[8]_i_116 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[8]_i_116_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hBFEA802A)) 
    \word_reg[8]_i_117 
       (.I0(\word_reg[3]_i_58_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[3]_i_59_n_0 ),
        .O(\word_reg[8]_i_117_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hBFEA802A)) 
    \word_reg[8]_i_118 
       (.I0(\word_reg[3]_i_60_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[3]_i_61_n_0 ),
        .O(\word_reg[8]_i_118_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \word_reg[8]_i_119 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[1]_i_23_n_0 ),
        .O(\word_reg[8]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \word_reg[8]_i_12 
       (.I0(\word_reg[9]_i_32_n_0 ),
        .I1(\word_reg[19]_i_16_n_0 ),
        .I2(\word_reg[8]_i_37_n_0 ),
        .I3(\word_reg[8]_i_38_n_0 ),
        .I4(\word_reg[8]_i_39_n_0 ),
        .I5(\word_reg[8]_i_40_n_0 ),
        .O(\word_reg[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h45554000FFFFFFFF)) 
    \word_reg[8]_i_13 
       (.I0(\word_reg[8]_i_41_n_0 ),
        .I1(\word_reg[8]_i_42_n_0 ),
        .I2(\VLC_size_reg_n_0_[1] ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[8]_i_43_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \word_reg[8]_i_14 
       (.I0(\word_reg[8]_i_44_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I2(\word_reg[6]_i_12_n_0 ),
        .I3(\word_reg[19]_i_16_n_0 ),
        .I4(\word_reg[8]_i_45_n_0 ),
        .I5(\word_reg[8]_i_46_n_0 ),
        .O(\word_reg[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[8]_i_16 
       (.I0(VLI_size_d1[0]),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .O(\word_reg[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \word_reg[8]_i_17 
       (.I0(\word_reg[8]_i_49_n_0 ),
        .I1(\bit_ptr_reg[0]_rep_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[8]_i_50_n_0 ),
        .I4(\word_reg[8]_i_51_n_0 ),
        .I5(\word_reg[8]_i_52_n_0 ),
        .O(\word_reg[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFEFF)) 
    \word_reg[8]_i_18 
       (.I0(\word_reg[8]_i_53_n_0 ),
        .I1(\word_reg[8]_i_54_n_0 ),
        .I2(\word_reg[11]_i_31_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[8]_i_55_n_0 ),
        .I5(\word_reg[8]_i_56_n_0 ),
        .O(\word_reg[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8A8A8A8)) 
    \word_reg[8]_i_19 
       (.I0(VLI_size_d1[0]),
        .I1(\word_reg[8]_i_57_n_0 ),
        .I2(\word_reg[8]_i_58_n_0 ),
        .I3(\word_reg[9]_i_43_n_0 ),
        .I4(\word_reg[8]_i_59_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBABF)) 
    \word_reg[8]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg_reg_n_0_[0] ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg_reg_n_0_[8] ),
        .I4(num_fifo_wrs[1]),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \word_reg[8]_i_20 
       (.I0(\word_reg_reg_n_0_[0] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[8] ),
        .I3(num_fifo_wrs[1]),
        .I4(HFW_running),
        .I5(\state_reg_n_0_[1] ),
        .O(\word_reg[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A0)) 
    \word_reg[8]_i_22 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[16]_i_33_n_0 ),
        .I2(\word_reg[8]_i_60_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(HFW_running),
        .O(\word_reg[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFB0000FB0000)) 
    \word_reg[8]_i_23 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\word_reg[8]_i_61_n_0 ),
        .I5(\word_reg[8]_i_27_n_0 ),
        .O(\word_reg[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2202020222002200)) 
    \word_reg[8]_i_24 
       (.I0(\word_reg[8]_i_62_n_0 ),
        .I1(\word_reg[8]_i_63_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[17]_i_58_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[8]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \word_reg[8]_i_25 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB8CCFC88B8CCFCBB)) 
    \word_reg[8]_i_26 
       (.I0(\word_reg[11]_i_114_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[8]_i_64_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[8]_i_65_n_0 ),
        .O(\word_reg[8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \word_reg[8]_i_27 
       (.I0(\word_reg[11]_i_112_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    \word_reg[8]_i_28 
       (.I0(\word_reg[8]_i_66_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[8]_i_65_n_0 ),
        .I5(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    \word_reg[8]_i_29 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\word_reg[11]_i_100_n_0 ),
        .I2(\word_reg[8]_i_67_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[8]_i_68_n_0 ),
        .I5(\VLC_size_reg_n_0_[2] ),
        .O(\word_reg[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF470000)) 
    \word_reg[8]_i_3 
       (.I0(\word_reg[8]_i_7_n_0 ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\word_reg[8]_i_8_n_0 ),
        .I3(\word_reg[8]_i_9_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[8]_i_10_n_0 ),
        .O(\word_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF400F400F4FFF400)) 
    \word_reg[8]_i_31 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[13]_i_38_n_0 ),
        .I2(\word_reg[17]_i_59_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[8]_i_71_n_0 ),
        .I5(\word_reg[8]_i_72_n_0 ),
        .O(\word_reg[8]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \word_reg[8]_i_32 
       (.I0(\word_reg[8]_i_73_n_0 ),
        .I1(\word_reg[8]_i_74_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000D5DD)) 
    \word_reg[8]_i_33 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\word_reg[8]_i_75_n_0 ),
        .I2(\word_reg[8]_i_76_n_0 ),
        .I3(\word_reg[20]_i_37_n_0 ),
        .I4(\word_reg[8]_i_77_n_0 ),
        .I5(\word_reg[8]_i_78_n_0 ),
        .O(\word_reg[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000200020002)) 
    \word_reg[8]_i_34 
       (.I0(\word_reg[20]_i_17_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\word_reg[17]_i_13_n_0 ),
        .I4(\word_reg[8]_i_37_n_0 ),
        .I5(\word_reg[3]_i_35_n_0 ),
        .O(\word_reg[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFAAFF20FFAA)) 
    \word_reg[8]_i_35 
       (.I0(\word_reg[8]_i_79_n_0 ),
        .I1(\word_reg[8]_i_80_n_0 ),
        .I2(\word_reg[20]_i_24_n_0 ),
        .I3(\word_reg[14]_i_44_n_0 ),
        .I4(\word_reg[8]_i_81_n_0 ),
        .I5(\word_reg[20]_i_17_n_0 ),
        .O(\word_reg[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FF0F280028)) 
    \word_reg[8]_i_36 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[8]_i_82_n_0 ),
        .I5(\word_reg[15]_i_17_n_0 ),
        .O(\word_reg[8]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[8]_i_37 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[8]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[8]_i_38 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[8]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \word_reg[8]_i_39 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[8]_i_82_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF13111313)) 
    \word_reg[8]_i_4 
       (.I0(\word_reg[8]_i_11_n_0 ),
        .I1(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg[8]_i_12_n_0 ),
        .I4(\word_reg[8]_i_13_n_0 ),
        .I5(\word_reg[8]_i_14_n_0 ),
        .O(\word_reg[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h00000075)) 
    \word_reg[8]_i_40 
       (.I0(\VLC_size_reg[2]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg[4]_rep_n_0 ),
        .I4(\word_reg[11]_i_50_n_0 ),
        .O(\word_reg[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h3530350035003000)) 
    \word_reg[8]_i_41 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3303AAAFAA8F)) 
    \word_reg[8]_i_42 
       (.I0(\word_reg[3]_i_9_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg[4]_rep__2_n_0 ),
        .I4(\word_reg[20]_i_18_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF5F4F4F4F4)) 
    \word_reg[8]_i_43 
       (.I0(\word_reg[11]_i_61_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\VLC_size_reg[4]_rep__2_n_0 ),
        .O(\word_reg[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFEF0FFF0FFFFFFFF)) 
    \word_reg[8]_i_44 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[22]_i_7_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hF2000000FFFFFFFF)) 
    \word_reg[8]_i_45 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[8]_i_83_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\word_reg[0]_i_7_n_0 ),
        .I4(\word_reg[13]_i_36_n_0 ),
        .I5(\bit_ptr[4]_i_4_n_0 ),
        .O(\word_reg[8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h4544454445444545)) 
    \word_reg[8]_i_46 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\word_reg[8]_i_84_n_0 ),
        .I2(\word_reg[10]_i_29_n_0 ),
        .I3(\word_reg[10]_i_68_n_0 ),
        .I4(\VLC_size_reg[2]_rep_n_0 ),
        .I5(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAFFFFA2AA0000)) 
    \word_reg[8]_i_47 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[14]_i_65_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(\word_reg[8]_i_85_n_0 ),
        .O(\word_reg[8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F5F3F500)) 
    \word_reg[8]_i_48 
       (.I0(\word_reg[8]_i_86_n_0 ),
        .I1(\word_reg[15]_i_55_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\word_reg[8]_i_87_n_0 ),
        .I5(\word_reg[9]_i_83_n_0 ),
        .O(\word_reg[8]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555454545)) 
    \word_reg[8]_i_49 
       (.I0(VLI_size_d1[0]),
        .I1(\word_reg[8]_i_88_n_0 ),
        .I2(\word_reg[8]_i_89_n_0 ),
        .I3(\word_reg[8]_i_90_n_0 ),
        .I4(\word_reg[8]_i_91_n_0 ),
        .I5(\word_reg[8]_i_92_n_0 ),
        .O(\word_reg[8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    \word_reg[8]_i_5 
       (.I0(\word_reg_reg[8]_i_15_n_0 ),
        .I1(\word_reg[8]_i_16_n_0 ),
        .I2(\word_reg[8]_i_17_n_0 ),
        .I3(\word_reg[8]_i_18_n_0 ),
        .I4(\word_reg[8]_i_19_n_0 ),
        .I5(\word_reg[8]_i_20_n_0 ),
        .O(\word_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFECEFA0AFA0AF)) 
    \word_reg[8]_i_50 
       (.I0(\word_reg[11]_i_25_n_0 ),
        .I1(\word_reg[17]_i_62_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[8]_i_93_n_0 ),
        .I4(\word_reg[8]_i_94_n_0 ),
        .I5(\word_reg[1]_i_20_n_0 ),
        .O(\word_reg[8]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \word_reg[8]_i_51 
       (.I0(\word_reg[17]_i_17_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I2(\word_reg[14]_i_33_n_0 ),
        .I3(\word_reg[9]_i_39_n_0 ),
        .I4(\word_reg[22]_i_6_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__3_n_0 ),
        .O(\word_reg[8]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0300010000000100)) 
    \word_reg[8]_i_52 
       (.I0(\word_reg[8]_i_85_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .I2(VLI_size_d1[0]),
        .I3(VLI_size_d1[1]),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[8]_i_95_n_0 ),
        .O(\word_reg[8]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF800000AA)) 
    \word_reg[8]_i_53 
       (.I0(\word_reg[8]_i_96_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[0]_rep__0_n_0 ),
        .O(\word_reg[8]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h10101011)) 
    \word_reg[8]_i_54 
       (.I0(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[5]_i_17_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[16]_i_42_n_0 ),
        .O(\word_reg[8]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFFAAAAAAAA)) 
    \word_reg[8]_i_55 
       (.I0(\word_reg[8]_i_97_n_0 ),
        .I1(\word_reg[18]_i_67_n_0 ),
        .I2(\word_reg[9]_i_39_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I5(VLI_size_d1[1]),
        .O(\word_reg[8]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF5C0000)) 
    \word_reg[8]_i_56 
       (.I0(\word_reg[21]_i_11_n_0 ),
        .I1(\word_reg[8]_i_98_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\word_reg[9]_i_94_n_0 ),
        .I4(\bit_ptr_reg[0]_rep__0_n_0 ),
        .I5(\word_reg[8]_i_99_n_0 ),
        .O(\word_reg[8]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \word_reg[8]_i_57 
       (.I0(\word_reg[14]_i_71_n_0 ),
        .I1(\word_reg[8]_i_85_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[8]_i_100_n_0 ),
        .I4(\word_reg[7]_i_25_n_0 ),
        .I5(\word_reg[1]_i_20_n_0 ),
        .O(\word_reg[8]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hABFFABABAAAAAAAA)) 
    \word_reg[8]_i_58 
       (.I0(\word_reg[8]_i_101_n_0 ),
        .I1(\word_reg[8]_i_102_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\word_reg[14]_i_33_n_0 ),
        .I4(\word_reg[8]_i_103_n_0 ),
        .I5(\word_reg[8]_i_104_n_0 ),
        .O(\word_reg[8]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAABAB)) 
    \word_reg[8]_i_59 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[8]_i_105_n_0 ),
        .I2(\word_reg[13]_i_69_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[8]_i_106_n_0 ),
        .I5(\word_reg[9]_i_83_n_0 ),
        .O(\word_reg[8]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[8]_i_6 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[8]_i_21_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[10]_i_15_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[8]_i_22_n_0 ),
        .O(\word_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[8]_i_60 
       (.I0(g0_b14_n_0),
        .I1(g0_b12__19_n_0),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(g0_b10__19_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g0_b8__19_n_0),
        .O(\word_reg[8]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hA044AA55A0440000)) 
    \word_reg[8]_i_61 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[7]_i_61_n_0 ),
        .O(\word_reg[8]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h50FF50FFFFFF30FF)) 
    \word_reg[8]_i_62 
       (.I0(\word_reg[16]_i_53_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\word_reg[8]_i_107_n_0 ),
        .I3(\word_reg[11]_i_130_n_0 ),
        .I4(\word_reg[7]_i_61_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[8]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000040404)) 
    \word_reg[8]_i_63 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[8]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \word_reg[8]_i_64 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .O(\word_reg[8]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[8]_i_65 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[8]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hCAFF)) 
    \word_reg[8]_i_66 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[8]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[8]_i_67 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[8]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_68 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\word_reg[7]_i_61_n_0 ),
        .O(\word_reg[8]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FEFFFE)) 
    \word_reg[8]_i_69 
       (.I0(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\word_reg[8]_i_64_n_0 ),
        .I5(\word_reg[8]_i_68_n_0 ),
        .O(\word_reg[8]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h888888880000CC0C)) 
    \word_reg[8]_i_7 
       (.I0(\word_reg[8]_i_23_n_0 ),
        .I1(\word_reg[8]_i_24_n_0 ),
        .I2(\word_reg[8]_i_25_n_0 ),
        .I3(\word_reg[21]_i_15_n_0 ),
        .I4(\word_reg[8]_i_26_n_0 ),
        .I5(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8B88CFCC8B880000)) 
    \word_reg[8]_i_70 
       (.I0(\word_reg[11]_i_119_n_0 ),
        .I1(\VLC_size_reg_n_0_[2] ),
        .I2(\word_reg[11]_i_113_n_0 ),
        .I3(\word_reg[8]_i_108_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[11]_i_112_n_0 ),
        .O(\word_reg[8]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0303B080)) 
    \word_reg[8]_i_71 
       (.I0(\word_reg[7]_i_61_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[11]_i_109_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[8]_i_109_n_0 ),
        .O(\word_reg[8]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00EEFFEEF0EE)) 
    \word_reg[8]_i_72 
       (.I0(\word_reg[8]_i_110_n_0 ),
        .I1(\word_reg[13]_i_32_n_0 ),
        .I2(\word_reg[8]_i_111_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I4(\word_reg[8]_i_112_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[8]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hD0D303FF)) 
    \word_reg[8]_i_73 
       (.I0(\word_reg[15]_i_16_n_0 ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[8]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hF0F4F5F4F0F4F0F4)) 
    \word_reg[8]_i_74 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\VLC_size_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I5(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[8]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \word_reg[8]_i_75 
       (.I0(\word_reg[3]_i_62_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[8]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hFCFCA800)) 
    \word_reg[8]_i_76 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[18]_i_29_n_0 ),
        .O(\word_reg[8]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF08FF88FF08)) 
    \word_reg[8]_i_77 
       (.I0(\word_reg[18]_i_27_n_0 ),
        .I1(\word_reg[6]_i_29_n_0 ),
        .I2(\word_reg[8]_i_113_n_0 ),
        .I3(\word_reg[8]_i_114_n_0 ),
        .I4(\word_reg[8]_i_115_n_0 ),
        .I5(\word_reg[8]_i_116_n_0 ),
        .O(\word_reg[8]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h2200000000000A0A)) 
    \word_reg[8]_i_78 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .I3(\VLC_size_reg[2]_rep_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I5(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[8]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFC)) 
    \word_reg[8]_i_79 
       (.I0(\VLC_size_reg_n_0_[2] ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\VLC_size_reg[1]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[0] ),
        .O(\word_reg[8]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \word_reg[8]_i_8 
       (.I0(\word_reg[8]_i_27_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I2(\word_reg[8]_i_28_n_0 ),
        .I3(\word_reg[8]_i_29_n_0 ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg_reg[8]_i_30_n_0 ),
        .O(\word_reg[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFFFEF0FE)) 
    \word_reg[8]_i_80 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\VLC_size_reg[1]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\VLC_size_reg[4]_rep__0_n_0 ),
        .O(\word_reg[8]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_81 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[8]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h57557A77F7FF7F77)) 
    \word_reg[8]_i_82 
       (.I0(\word_reg[3]_i_28_n_0 ),
        .I1(\word_reg[8]_i_117_n_0 ),
        .I2(\word_reg[3]_i_30_n_0 ),
        .I3(\word_reg[22]_i_19_n_0 ),
        .I4(\word_reg[3]_i_31_n_0 ),
        .I5(\word_reg[8]_i_118_n_0 ),
        .O(\word_reg[8]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[8]_i_83 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[8]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h1F1111111F1F1F1F)) 
    \word_reg[8]_i_84 
       (.I0(\word_reg[10]_i_57_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\word_reg[11]_i_131_n_0 ),
        .I3(\VLC_size_reg_n_0_[0] ),
        .I4(\word_reg[0]_i_7_n_0 ),
        .I5(\word_reg[18]_i_31_n_0 ),
        .O(\word_reg[8]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hEE4E0000)) 
    \word_reg[8]_i_85 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\word_reg[16]_i_42_n_0 ),
        .I2(\word_reg[20]_i_31_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[7]_i_25_n_0 ),
        .O(\word_reg[8]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_86 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[8]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \word_reg[8]_i_87 
       (.I0(\word_reg[17]_i_62_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[8]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    \word_reg[8]_i_88 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\bit_ptr_reg_n_0_[0] ),
        .I4(\word_reg[17]_i_43_n_0 ),
        .I5(\word_reg[18]_i_43_n_0 ),
        .O(\word_reg[8]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h2FEF20E02FEF2FEF)) 
    \word_reg[8]_i_89 
       (.I0(\word_reg[10]_i_51_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[17]_i_64_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\word_reg[9]_i_115_n_0 ),
        .O(\word_reg[8]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCDCC4DCC4CCC0)) 
    \word_reg[8]_i_9 
       (.I0(\word_reg[13]_i_65_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg_n_0_[2] ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_90 
       (.I0(\word_reg[9]_i_78_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[8]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[8]_i_91 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\bit_ptr_reg_n_0_[0] ),
        .O(\word_reg[8]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h0001111100010001)) 
    \word_reg[8]_i_92 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__3_n_0 ),
        .I3(\word_reg[1]_i_8_n_0 ),
        .I4(\bit_ptr_reg_n_0_[0] ),
        .I5(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[8]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[8]_i_93 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(\word_reg[7]_i_16_n_0 ),
        .O(\word_reg[8]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[8]_i_94 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[8]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h00C01111)) 
    \word_reg[8]_i_95 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_65_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[8]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[8]_i_96 
       (.I0(\word_reg[20]_i_31_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[8]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \word_reg[8]_i_97 
       (.I0(\word_reg[9]_i_78_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[18]_i_67_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[8]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \word_reg[8]_i_98 
       (.I0(VLI_size_d1[1]),
        .I1(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I2(\word_reg[2]_i_41_n_0 ),
        .O(\word_reg[8]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \word_reg[8]_i_99 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[11]_i_23_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .O(\word_reg[8]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \word_reg[9]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\word_reg[9]_i_2_n_0 ),
        .I2(\word_reg[9]_i_3_n_0 ),
        .I3(\word_reg[9]_i_4_n_0 ),
        .I4(\word_reg[9]_i_5_n_0 ),
        .I5(\word_reg_reg_n_0_[9] ),
        .O(\word_reg[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \word_reg[9]_i_10 
       (.I0(\word_reg_reg_n_0_[1] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[9] ),
        .I3(num_fifo_wrs[1]),
        .O(\word_reg[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \word_reg[9]_i_100 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg[2]_rep__0_n_0 ),
        .O(\word_reg[9]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[9]_i_101 
       (.I0(\word_reg[7]_i_61_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[9]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAAAAEEEEFFAF)) 
    \word_reg[9]_i_102 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[7]_i_61_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[9]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hDDDDDFFF)) 
    \word_reg[9]_i_103 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[21]_i_15_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[9]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hF0EE)) 
    \word_reg[9]_i_104 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\word_reg[15]_i_16_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[9]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_reg[9]_i_105 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .O(\word_reg[9]_i_105_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[9]_i_106 
       (.I0(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[9]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEF0EEFFE0F0E0)) 
    \word_reg[9]_i_107 
       (.I0(\VLC_size_reg[4]_rep__1_n_0 ),
        .I1(\word_reg[14]_i_42_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I4(\word_reg[11]_i_38_n_0 ),
        .I5(\word_reg[7]_i_61_n_0 ),
        .O(\word_reg[9]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h00140000)) 
    \word_reg[9]_i_108 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\word_reg[15]_i_16_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[9]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000444044)) 
    \word_reg[9]_i_109 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[11]_i_137_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[15]_i_19_n_0 ),
        .O(\word_reg[9]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
    \word_reg[9]_i_11 
       (.I0(VLI_size_d1[1]),
        .I1(\word_reg[9]_i_33_n_0 ),
        .I2(\word_reg[9]_i_34_n_0 ),
        .I3(\word_reg[9]_i_35_n_0 ),
        .I4(\word_reg[9]_i_36_n_0 ),
        .I5(\word_reg[9]_i_37_n_0 ),
        .O(\word_reg[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[9]_i_110 
       (.I0(\word_reg[18]_i_29_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[9]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h0040004044440040)) 
    \word_reg[9]_i_111 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[3]_i_62_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[14]_i_44_n_0 ),
        .O(\word_reg[9]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h00A00101)) 
    \word_reg[9]_i_112 
       (.I0(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[22]_i_7_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[9]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h0550144014401000)) 
    \word_reg[9]_i_113 
       (.I0(\VLC_size_reg[4]_rep_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\VLC_size_reg_n_0_[1] ),
        .O(\word_reg[9]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[9]_i_114 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[9]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \word_reg[9]_i_115 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I2(\word_reg[21]_i_16_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[9]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FCFCFFF555555)) 
    \word_reg[9]_i_116 
       (.I0(\word_reg[15]_i_37_n_0 ),
        .I1(\word_reg[20]_i_31_n_0 ),
        .I2(\word_reg[9]_i_79_n_0 ),
        .I3(\word_reg[14]_i_65_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[9]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h04000000F4000000)) 
    \word_reg[9]_i_117 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[14]_i_65_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[7]_i_54_n_0 ),
        .O(\word_reg[9]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hCAC0000000000000)) 
    \word_reg[9]_i_12 
       (.I0(\word_reg[9]_i_38_n_0 ),
        .I1(\word_reg[21]_i_11_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[9]_i_39_n_0 ),
        .O(\word_reg[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \word_reg[9]_i_13 
       (.I0(\word_reg[9]_i_40_n_0 ),
        .I1(VLI_size_d1[0]),
        .I2(\word_reg[9]_i_41_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\word_reg[9]_i_42_n_0 ),
        .I5(\word_reg[9]_i_43_n_0 ),
        .O(\word_reg[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF020002)) 
    \word_reg[9]_i_14 
       (.I0(\word_reg[9]_i_44_n_0 ),
        .I1(\word_reg[19]_i_11_n_0 ),
        .I2(\word_reg[9]_i_45_n_0 ),
        .I3(VLI_size_d1[0]),
        .I4(\word_reg[9]_i_46_n_0 ),
        .I5(\word_reg[9]_i_47_n_0 ),
        .O(\word_reg[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A0)) 
    \word_reg[9]_i_17 
       (.I0(\word_reg[19]_i_5_n_0 ),
        .I1(\word_reg[17]_i_50_n_0 ),
        .I2(\word_reg[9]_i_48_n_0 ),
        .I3(\bit_ptr_reg[3]_rep_n_0 ),
        .I4(num_fifo_wrs[1]),
        .I5(HFW_running),
        .O(\word_reg[9]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \word_reg[9]_i_18 
       (.I0(\word_reg[12]_i_66_n_0 ),
        .I1(\VLC_size_reg_n_0_[4] ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[2] ),
        .I4(\word_reg[9]_i_49_n_0 ),
        .O(\word_reg[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000F1FFFFFFFF)) 
    \word_reg[9]_i_19 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[10]_i_68_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\VLC_size_reg_n_0_[4] ),
        .I5(\word_reg[9]_i_50_n_0 ),
        .O(\word_reg[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0DFFFFFF0DFF0000)) 
    \word_reg[9]_i_2 
       (.I0(\word_reg[9]_i_6_n_0 ),
        .I1(\word_reg[9]_i_7_n_0 ),
        .I2(\word_reg[9]_i_8_n_0 ),
        .I3(\word_reg[9]_i_9_n_0 ),
        .I4(\bit_ptr[4]_i_4_n_0 ),
        .I5(\word_reg[9]_i_10_n_0 ),
        .O(\word_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800800000)) 
    \word_reg[9]_i_20 
       (.I0(\word_reg[9]_i_51_n_0 ),
        .I1(\VLC_size_reg[2]_rep_n_0 ),
        .I2(\word_reg[6]_i_35_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\word_reg[8]_i_37_n_0 ),
        .I5(\word_reg[9]_i_52_n_0 ),
        .O(\word_reg[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5505FFC5)) 
    \word_reg[9]_i_21 
       (.I0(\word_reg_reg[9]_i_53_n_0 ),
        .I1(\word_reg[9]_i_54_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg_n_0_[4] ),
        .I4(\word_reg[8]_i_38_n_0 ),
        .I5(\word_reg[18]_i_31_n_0 ),
        .O(\word_reg[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFD0DFD0D0000FD0D)) 
    \word_reg[9]_i_22 
       (.I0(\word_reg[9]_i_55_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[1]_rep_n_0 ),
        .I3(\word_reg[10]_i_70_n_0 ),
        .I4(\word_reg[13]_i_61_n_0 ),
        .I5(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAAAAAA8)) 
    \word_reg[9]_i_23 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\word_reg[9]_i_56_n_0 ),
        .I2(\word_reg[9]_i_57_n_0 ),
        .I3(\word_reg[9]_i_58_n_0 ),
        .I4(\word_reg[0]_i_14_n_0 ),
        .I5(\word_reg[11]_i_106_n_0 ),
        .O(\word_reg[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200000)) 
    \word_reg[9]_i_24 
       (.I0(\word_reg[13]_i_35_n_0 ),
        .I1(\word_reg[15]_i_19_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I3(\word_reg[9]_i_59_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[9]_i_60_n_0 ),
        .O(\word_reg[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404440)) 
    \word_reg[9]_i_25 
       (.I0(\VLC_size_reg_n_0_[1] ),
        .I1(\VLC_size_reg_n_0_[0] ),
        .I2(\word_reg[9]_i_19_n_0 ),
        .I3(\word_reg[9]_i_61_n_0 ),
        .I4(\word_reg[9]_i_62_n_0 ),
        .I5(\word_reg[8]_i_38_n_0 ),
        .O(\word_reg[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4440444044404444)) 
    \word_reg[9]_i_26 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\VLC_size_reg_n_0_[1] ),
        .I2(\word_reg[9]_i_56_n_0 ),
        .I3(\word_reg[9]_i_63_n_0 ),
        .I4(\word_reg[9]_i_64_n_0 ),
        .I5(\word_reg[9]_i_65_n_0 ),
        .O(\word_reg[9]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAAABBBBB)) 
    \word_reg[9]_i_27 
       (.I0(\VLC_size_reg[1]_rep__0_n_0 ),
        .I1(\word_reg[9]_i_66_n_0 ),
        .I2(\word_reg[11]_i_124_n_0 ),
        .I3(\word_reg[11]_i_61_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFDFCFCFCFDFF)) 
    \word_reg[9]_i_28 
       (.I0(\word_reg[9]_i_67_n_0 ),
        .I1(\word_reg[9]_i_68_n_0 ),
        .I2(\word_reg[9]_i_69_n_0 ),
        .I3(\VLC_size_reg_n_0_[1] ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[9]_i_70_n_0 ),
        .O(\word_reg[9]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[9]_i_29 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[1]_rep_n_0 ),
        .O(\word_reg[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \word_reg[9]_i_3 
       (.I0(\word_reg_reg_n_0_[1] ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg_reg_n_0_[9] ),
        .I3(num_fifo_wrs[1]),
        .I4(HFW_running),
        .I5(\state_reg_n_0_[1] ),
        .O(\word_reg[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DFDDFFFFDFDD)) 
    \word_reg[9]_i_30 
       (.I0(\word_reg[9]_i_71_n_0 ),
        .I1(\word_reg[9]_i_72_n_0 ),
        .I2(\word_reg[9]_i_73_n_0 ),
        .I3(\word_reg[9]_i_74_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[9]_i_75_n_0 ),
        .O(\word_reg[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A000A30)) 
    \word_reg[9]_i_31 
       (.I0(\word_reg[3]_i_35_n_0 ),
        .I1(\word_reg[6]_i_35_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[9]_i_76_n_0 ),
        .I5(\word_reg[9]_i_77_n_0 ),
        .O(\word_reg[9]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hFCAC)) 
    \word_reg[9]_i_32 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[20]_i_18_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\word_reg[3]_i_9_n_0 ),
        .O(\word_reg[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \word_reg[9]_i_33 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg[9]_i_78_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[14]_i_65_n_0 ),
        .O(\word_reg[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000F0F00010001)) 
    \word_reg[9]_i_34 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[9]_i_79_n_0 ),
        .I5(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[9]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h10111010)) 
    \word_reg[9]_i_35 
       (.I0(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\word_reg[13]_i_27_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\word_reg[22]_i_6_n_0 ),
        .O(\word_reg[9]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[9]_i_36 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .O(\word_reg[9]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \word_reg[9]_i_37 
       (.I0(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I1(\word_reg[12]_i_40_n_0 ),
        .O(\word_reg[9]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[9]_i_38 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[9]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_reg[9]_i_39 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEFFFEF)) 
    \word_reg[9]_i_4 
       (.I0(\word_reg[9]_i_11_n_0 ),
        .I1(\word_reg[9]_i_12_n_0 ),
        .I2(\word_reg[9]_i_13_n_0 ),
        .I3(\bit_ptr_reg[0]_rep_n_0 ),
        .I4(\word_reg[9]_i_14_n_0 ),
        .I5(HFW_running),
        .O(\word_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010111000)) 
    \word_reg[9]_i_40 
       (.I0(\word_reg[9]_i_80_n_0 ),
        .I1(\word_reg[9]_i_81_n_0 ),
        .I2(\word_reg[9]_i_42_n_0 ),
        .I3(VLI_size_d1[1]),
        .I4(\word_reg[9]_i_82_n_0 ),
        .I5(\word_reg[9]_i_83_n_0 ),
        .O(\word_reg[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    \word_reg[9]_i_41 
       (.I0(\word_reg[9]_i_82_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\word_reg[9]_i_84_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I5(\word_reg[9]_i_85_n_0 ),
        .O(\word_reg[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EEEEEEE)) 
    \word_reg[9]_i_42 
       (.I0(\word_reg[9]_i_86_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\word_reg[10]_i_50_n_0 ),
        .I3(\word_reg[21]_i_11_n_0 ),
        .I4(\word_reg[9]_i_39_n_0 ),
        .I5(\word_reg[9]_i_87_n_0 ),
        .O(\word_reg[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \word_reg[9]_i_43 
       (.I0(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\word_reg[17]_i_61_n_0 ),
        .I4(\word_reg[20]_i_30_n_0 ),
        .I5(\word_reg[9]_i_81_n_0 ),
        .O(\word_reg[9]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \word_reg[9]_i_44 
       (.I0(\word_reg[9]_i_88_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\word_reg[9]_i_89_n_0 ),
        .I3(\word_reg[17]_i_47_n_0 ),
        .I4(\word_reg[9]_i_90_n_0 ),
        .O(\word_reg[9]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \word_reg[9]_i_45 
       (.I0(\word_reg[18]_i_67_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[9]_i_33_n_0 ),
        .O(\word_reg[9]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h2F202020)) 
    \word_reg[9]_i_46 
       (.I0(\word_reg[9]_i_91_n_0 ),
        .I1(\word_reg[9]_i_92_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[10]_i_25_n_0 ),
        .I4(\word_reg[10]_i_48_n_0 ),
        .O(\word_reg[9]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAABBBBBBBB)) 
    \word_reg[9]_i_47 
       (.I0(\word_reg[9]_i_93_n_0 ),
        .I1(\word_reg[9]_i_94_n_0 ),
        .I2(VLI_size_d1[1]),
        .I3(\word_reg[9]_i_95_n_0 ),
        .I4(\word_reg[18]_i_67_n_0 ),
        .I5(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[9]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \word_reg[9]_i_48 
       (.I0(g1_b13_n_0),
        .I1(g0_b13__19_n_0),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(g0_b11__19_n_0),
        .I4(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I5(g0_b9__19_n_0),
        .O(\word_reg[9]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000003000007070)) 
    \word_reg[9]_i_49 
       (.I0(\word_reg[7]_i_61_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\word_reg[8]_i_37_n_0 ),
        .I3(\word_reg[14]_i_42_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[9]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \word_reg[9]_i_5 
       (.I0(\bit_ptr[4]_i_4_n_0 ),
        .I1(\word_reg0_inferred__0/word_reg[9]_i_15_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__2_n_0 ),
        .I3(\word_reg0_inferred__0/word_reg[9]_i_16_n_0 ),
        .I4(\word_reg[22]_i_4_n_0 ),
        .I5(\word_reg[9]_i_17_n_0 ),
        .O(\word_reg[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \word_reg[9]_i_50 
       (.I0(\word_reg[17]_i_58_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[9]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABFFABAB)) 
    \word_reg[9]_i_51 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep__1_n_0 ),
        .I2(\word_reg[14]_i_42_n_0 ),
        .I3(\word_reg[7]_i_61_n_0 ),
        .I4(\word_reg[8]_i_38_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__1_n_0 ),
        .O(\word_reg[9]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h04FF04FFFFFF04FF)) 
    \word_reg[9]_i_52 
       (.I0(\word_reg[11]_i_109_n_0 ),
        .I1(\word_reg[19]_i_9_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\word_reg[3]_i_34_n_0 ),
        .I5(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[9]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[9]_i_54 
       (.I0(\word_reg[21]_i_15_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[9]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h010101FF)) 
    \word_reg[9]_i_55 
       (.I0(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\word_reg[6]_i_40_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .O(\word_reg[9]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400000040)) 
    \word_reg[9]_i_56 
       (.I0(\word_reg[9]_i_98_n_0 ),
        .I1(\word_reg[9]_i_99_n_0 ),
        .I2(\word_reg[9]_i_100_n_0 ),
        .I3(\word_reg[9]_i_101_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\word_reg[7]_i_33_n_0 ),
        .O(\word_reg[9]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0002)) 
    \word_reg[9]_i_57 
       (.I0(\word_reg[9]_i_51_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\word_reg[15]_i_19_n_0 ),
        .I4(\word_reg[9]_i_52_n_0 ),
        .I5(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[9]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h5555000055570000)) 
    \word_reg[9]_i_58 
       (.I0(\word_reg[17]_i_58_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\word_reg[11]_i_109_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[9]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h4444444044404400)) 
    \word_reg[9]_i_59 
       (.I0(\word_reg[11]_i_119_n_0 ),
        .I1(\word_reg[9]_i_74_n_0 ),
        .I2(\VLC_size_reg_n_0_[2] ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[1]_rep_n_0 ),
        .I5(\word_reg[11]_i_115_n_0 ),
        .O(\word_reg[9]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBAAABAAAAAAAA)) 
    \word_reg[9]_i_6 
       (.I0(\VLC_size_reg_n_0_[0] ),
        .I1(\word_reg[9]_i_18_n_0 ),
        .I2(\word_reg[9]_i_19_n_0 ),
        .I3(\word_reg[9]_i_20_n_0 ),
        .I4(\VLC_size_reg_n_0_[1] ),
        .I5(\word_reg[9]_i_21_n_0 ),
        .O(\word_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5054FF54)) 
    \word_reg[9]_i_60 
       (.I0(\word_reg[9]_i_102_n_0 ),
        .I1(\VLC_size_reg[4]_rep__2_n_0 ),
        .I2(\word_reg[10]_i_78_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\word_reg[9]_i_103_n_0 ),
        .I5(\bit_ptr_reg[0]_rep_n_0 ),
        .O(\word_reg[9]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055553F33)) 
    \word_reg[9]_i_61 
       (.I0(\word_reg[9]_i_104_n_0 ),
        .I1(\word_reg[9]_i_105_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\word_reg[9]_i_106_n_0 ),
        .I4(\bit_ptr_reg[1]_rep_n_0 ),
        .I5(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[9]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCEEFCFFFCEE30)) 
    \word_reg[9]_i_62 
       (.I0(\word_reg[11]_i_38_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[7]_i_61_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I4(\VLC_size_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[11]_i_109_n_0 ),
        .O(\word_reg[9]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \word_reg[9]_i_63 
       (.I0(\VLC_size_reg_n_0_[4] ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I3(\word_reg[6]_i_44_n_0 ),
        .O(\word_reg[9]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E0EE)) 
    \word_reg[9]_i_64 
       (.I0(\word_reg[9]_i_107_n_0 ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\word_reg[21]_i_15_n_0 ),
        .I3(\word_reg[3]_i_34_n_0 ),
        .I4(\word_reg[9]_i_108_n_0 ),
        .I5(\word_reg[9]_i_109_n_0 ),
        .O(\word_reg[9]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFFAAEEAAFFAAFFA)) 
    \word_reg[9]_i_65 
       (.I0(\VLC_size_reg[2]_rep_n_0 ),
        .I1(\VLC_size_reg[4]_rep__0_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .I5(\bit_ptr_reg[1]_rep_n_0 ),
        .O(\word_reg[9]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h00004444CCFC4444)) 
    \word_reg[9]_i_66 
       (.I0(\word_reg[20]_i_18_n_0 ),
        .I1(\word_reg[8]_i_25_n_0 ),
        .I2(\word_reg[7]_i_29_n_0 ),
        .I3(\VLC_size_reg[4]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\word_reg[22]_i_7_n_0 ),
        .O(\word_reg[9]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B8FFB8FF)) 
    \word_reg[9]_i_67 
       (.I0(\word_reg[9]_i_73_n_0 ),
        .I1(\VLC_size_reg[2]_rep__0_n_0 ),
        .I2(\word_reg[9]_i_110_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[3]_i_62_n_0 ),
        .I5(\VLC_size_reg_n_0_[4] ),
        .O(\word_reg[9]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \word_reg[9]_i_68 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\bit_ptr_reg[1]_rep_n_0 ),
        .I2(\VLC_size_reg_n_0_[4] ),
        .I3(\word_reg[17]_i_25_n_0 ),
        .O(\word_reg[9]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAAAAA)) 
    \word_reg[9]_i_69 
       (.I0(\word_reg[9]_i_111_n_0 ),
        .I1(\word_reg[22]_i_7_n_0 ),
        .I2(\word_reg[7]_i_33_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\VLC_size_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[8]_i_9_n_0 ),
        .O(\word_reg[9]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \word_reg[9]_i_7 
       (.I0(\word_reg[9]_i_22_n_0 ),
        .I1(\word_reg[9]_i_23_n_0 ),
        .I2(\VLC_size_reg_n_0_[0] ),
        .I3(\word_reg[9]_i_24_n_0 ),
        .I4(\word_reg[9]_i_25_n_0 ),
        .I5(\word_reg[9]_i_26_n_0 ),
        .O(\word_reg[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5DDDDFFFFFF00)) 
    \word_reg[9]_i_70 
       (.I0(\VLC_size_reg_n_0_[3] ),
        .I1(\word_reg[18]_i_29_n_0 ),
        .I2(\word_reg[14]_i_44_n_0 ),
        .I3(\word_reg[5]_i_82_n_0 ),
        .I4(\bit_ptr_reg[2]_rep_n_0 ),
        .I5(\VLC_size_reg[2]_rep_n_0 ),
        .O(\word_reg[9]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h11110111)) 
    \word_reg[9]_i_71 
       (.I0(\word_reg[9]_i_112_n_0 ),
        .I1(\word_reg[9]_i_113_n_0 ),
        .I2(\VLC_size_reg[4]_rep_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__2_n_0 ),
        .I4(\word_reg[18]_i_49_n_0 ),
        .O(\word_reg[9]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h8C8C04048C8CFF04)) 
    \word_reg[9]_i_72 
       (.I0(\word_reg[13]_i_92_n_0 ),
        .I1(\word_reg[9]_i_114_n_0 ),
        .I2(\word_reg[18]_i_29_n_0 ),
        .I3(\word_reg[12]_i_52_n_0 ),
        .I4(\VLC_size_reg_n_0_[3] ),
        .I5(\word_reg[7]_i_33_n_0 ),
        .O(\word_reg[9]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \word_reg[9]_i_73 
       (.I0(\word_reg[14]_i_44_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[3]_i_62_n_0 ),
        .O(\word_reg[9]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[9]_i_74 
       (.I0(\VLC_size_reg[4]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__2_n_0 ),
        .O(\word_reg[9]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h88C088C0BBF3BBC3)) 
    \word_reg[9]_i_75 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__1_n_0 ),
        .I2(\VLC_size_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[4]_rep__1_n_0 ),
        .I4(\word_reg[6]_i_35_n_0 ),
        .I5(\word_reg[7]_i_66_n_0 ),
        .O(\word_reg[9]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \word_reg[9]_i_76 
       (.I0(\word_reg[22]_i_7_n_0 ),
        .I1(\word_reg[14]_i_44_n_0 ),
        .I2(\VLC_size_reg_n_0_[3] ),
        .O(\word_reg[9]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \word_reg[9]_i_77 
       (.I0(\word_reg[15]_i_17_n_0 ),
        .I1(\VLC_size_reg_n_0_[3] ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .O(\word_reg[9]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \word_reg[9]_i_78 
       (.I0(\word_reg[22]_i_12_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[1]_rep_n_0 ),
        .I3(VLI_size_d1[0]),
        .I4(\VLI_size_d1_reg[3]_rep_n_0 ),
        .O(\word_reg[9]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \word_reg[9]_i_79 
       (.I0(\word_reg[16]_i_42_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[9]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h08080008AAAAAAAA)) 
    \word_reg[9]_i_8 
       (.I0(\bit_ptr_reg[0]_rep_n_0 ),
        .I1(\word_reg[9]_i_27_n_0 ),
        .I2(\word_reg[9]_i_28_n_0 ),
        .I3(\word_reg[9]_i_29_n_0 ),
        .I4(\word_reg[11]_i_55_n_0 ),
        .I5(\word_reg[9]_i_30_n_0 ),
        .O(\word_reg[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \word_reg[9]_i_80 
       (.I0(\word_reg[17]_i_43_n_0 ),
        .I1(\word_reg[9]_i_38_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I5(\word_reg[20]_i_30_n_0 ),
        .O(\word_reg[9]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h10101011)) 
    \word_reg[9]_i_81 
       (.I0(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\word_reg[9]_i_115_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[1]_i_8_n_0 ),
        .O(\word_reg[9]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h1011101010111111)) 
    \word_reg[9]_i_82 
       (.I0(\word_reg[8]_i_105_n_0 ),
        .I1(\word_reg[13]_i_69_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\word_reg[11]_i_82_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I5(\word_reg[15]_i_55_n_0 ),
        .O(\word_reg[9]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hA0A000B0)) 
    \word_reg[9]_i_83 
       (.I0(\word_reg[11]_i_75_n_0 ),
        .I1(\word_reg[17]_i_61_n_0 ),
        .I2(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I3(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__0_n_0 ),
        .O(\word_reg[9]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h00FF7FFF)) 
    \word_reg[9]_i_84 
       (.I0(\word_reg[11]_i_23_n_0 ),
        .I1(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[11]_i_75_n_0 ),
        .O(\word_reg[9]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \word_reg[9]_i_85 
       (.I0(\word_reg[17]_i_61_n_0 ),
        .I1(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .O(\word_reg[9]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h03FFEFFF0000FFFF)) 
    \word_reg[9]_i_86 
       (.I0(\word_reg[1]_i_8_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\bit_ptr_reg[2]_rep__2_n_0 ),
        .I3(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I4(\word_reg[7]_i_16_n_0 ),
        .I5(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[9]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hF8F0F8F088F08800)) 
    \word_reg[9]_i_87 
       (.I0(\bit_ptr_reg[2]_rep_n_0 ),
        .I1(\word_reg[17]_i_62_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I4(\word_reg[11]_i_82_n_0 ),
        .I5(\word_reg[11]_i_81_n_0 ),
        .O(\word_reg[9]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A300A3A3A3)) 
    \word_reg[9]_i_88 
       (.I0(\word_reg[11]_i_89_n_0 ),
        .I1(\word_reg[8]_i_95_n_0 ),
        .I2(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[7]_i_54_n_0 ),
        .O(\word_reg[9]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h01010F01)) 
    \word_reg[9]_i_89 
       (.I0(\word_reg[12]_i_40_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I2(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I3(\word_reg[14]_i_65_n_0 ),
        .I4(\bit_ptr_reg[1]_rep__1_n_0 ),
        .O(\word_reg[9]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55545FF4)) 
    \word_reg[9]_i_9 
       (.I0(\word_reg[9]_i_31_n_0 ),
        .I1(\word_reg[9]_i_32_n_0 ),
        .I2(\bit_ptr_reg[2]_rep_n_0 ),
        .I3(\VLC_size_reg[2]_rep__0_n_0 ),
        .I4(\word_reg[13]_i_65_n_0 ),
        .I5(\VLC_size_reg_n_0_[4] ),
        .O(\word_reg[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B8CCB800)) 
    \word_reg[9]_i_90 
       (.I0(\word_reg[9]_i_79_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[11]_i_86_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__1_n_0 ),
        .I4(\word_reg[15]_i_37_n_0 ),
        .I5(\word_reg[17]_i_67_n_0 ),
        .O(\word_reg[9]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFEBABAFEFEFEFEFE)) 
    \word_reg[9]_i_91 
       (.I0(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I1(VLI_size_d1[3]),
        .I2(\word_reg[17]_i_67_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I5(\word_reg[9]_i_116_n_0 ),
        .O(\word_reg[9]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hF4F0F4F0F4F0F4FF)) 
    \word_reg[9]_i_92 
       (.I0(\word_reg[12]_i_48_n_0 ),
        .I1(\VLI_size_d1_reg[2]_rep__1_n_0 ),
        .I2(\word_reg[9]_i_117_n_0 ),
        .I3(\bit_ptr_reg[1]_rep_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__3_n_0 ),
        .I5(\word_reg[8]_i_97_n_0 ),
        .O(\word_reg[9]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \word_reg[9]_i_93 
       (.I0(\word_reg[13]_i_27_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__0_n_0 ),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\VLI_size_d1_reg[2]_rep_n_0 ),
        .O(\word_reg[9]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hFF1FFFFF)) 
    \word_reg[9]_i_94 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(VLI_size_d1[1]),
        .I2(\VLI_size_d1_reg[3]_rep_n_0 ),
        .I3(\bit_ptr_reg[1]_rep__0_n_0 ),
        .I4(\bit_ptr_reg[3]_rep__0_n_0 ),
        .O(\word_reg[9]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_reg[9]_i_95 
       (.I0(\VLI_size_d1_reg[2]_rep_n_0 ),
        .I1(\bit_ptr_reg[2]_rep__0_n_0 ),
        .O(\word_reg[9]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'h330F5555)) 
    \word_reg[9]_i_96 
       (.I0(\word_reg[14]_i_42_n_0 ),
        .I1(\word_reg[11]_i_38_n_0 ),
        .I2(\word_reg[7]_i_61_n_0 ),
        .I3(\bit_ptr_reg[2]_rep_n_0 ),
        .I4(\VLC_size_reg[4]_rep__1_n_0 ),
        .O(\word_reg[9]_i_96_n_0 ));
  LUT5 #(
    .INIT(32'h0535C5F5)) 
    \word_reg[9]_i_97 
       (.I0(\word_reg[15]_i_19_n_0 ),
        .I1(\bit_ptr_reg[2]_rep_n_0 ),
        .I2(\VLC_size_reg[4]_rep__0_n_0 ),
        .I3(\word_reg[11]_i_109_n_0 ),
        .I4(\word_reg[15]_i_16_n_0 ),
        .O(\word_reg[9]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h00D80000)) 
    \word_reg[9]_i_98 
       (.I0(\bit_ptr_reg[1]_rep_n_0 ),
        .I1(\word_reg[15]_i_16_n_0 ),
        .I2(\word_reg[11]_i_38_n_0 ),
        .I3(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I4(\bit_ptr_reg[2]_rep__2_n_0 ),
        .O(\word_reg[9]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h5757575F)) 
    \word_reg[9]_i_99 
       (.I0(\bit_ptr_reg[2]_rep__0_n_0 ),
        .I1(\bit_ptr_reg[3]_rep__1_n_0 ),
        .I2(\VLC_size_reg[4]_rep__1_n_0 ),
        .I3(\VLC_size_reg_n_0_[3] ),
        .I4(\word_reg[21]_i_15_n_0 ),
        .O(\word_reg[9]_i_99_n_0 ));
  FDCE \word_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[0]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[0] ));
  MUXF7 \word_reg_reg[0]_i_12 
       (.I0(\word_reg[0]_i_19_n_0 ),
        .I1(\word_reg[0]_i_20_n_0 ),
        .O(\word_reg_reg[0]_i_12_n_0 ),
        .S(\bit_ptr_reg[1]_rep__1_n_0 ));
  FDCE \word_reg_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[10]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[10] ));
  FDCE \word_reg_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[11]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[11] ));
  MUXF7 \word_reg_reg[11]_i_54 
       (.I0(\word_reg[11]_i_122_n_0 ),
        .I1(\word_reg[11]_i_123_n_0 ),
        .O(\word_reg_reg[11]_i_54_n_0 ),
        .S(\bit_ptr_reg[1]_rep_n_0 ));
  FDCE \word_reg_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[12]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[12] ));
  FDCE \word_reg_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[13]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[13] ));
  MUXF7 \word_reg_reg[13]_i_9 
       (.I0(\word_reg[13]_i_29_n_0 ),
        .I1(\word_reg[13]_i_30_n_0 ),
        .O(\word_reg_reg[13]_i_9_n_0 ),
        .S(VLI_size_d1[1]));
  FDCE \word_reg_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[14]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[14] ));
  MUXF7 \word_reg_reg[14]_i_52 
       (.I0(\word_reg[14]_i_97_n_0 ),
        .I1(\word_reg[14]_i_98_n_0 ),
        .O(\word_reg_reg[14]_i_52_n_0 ),
        .S(\bit_ptr_reg[1]_rep_n_0 ));
  MUXF7 \word_reg_reg[14]_i_58 
       (.I0(\word_reg[14]_i_104_n_0 ),
        .I1(\word_reg[14]_i_105_n_0 ),
        .O(\word_reg_reg[14]_i_58_n_0 ),
        .S(\bit_ptr_reg[2]_rep__3_n_0 ));
  FDCE \word_reg_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[15]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[15] ));
  FDCE \word_reg_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[16]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[16] ));
  FDCE \word_reg_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[17]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[17] ));
  FDCE \word_reg_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[18]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[18] ));
  FDCE \word_reg_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[19]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[19] ));
  FDCE \word_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[1]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[1] ));
  MUXF7 \word_reg_reg[1]_i_15 
       (.I0(\word_reg[1]_i_40_n_0 ),
        .I1(\word_reg[1]_i_41_n_0 ),
        .O(\word_reg_reg[1]_i_15_n_0 ),
        .S(\bit_ptr_reg[2]_rep__3_n_0 ));
  FDCE \word_reg_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[20]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[20] ));
  FDCE \word_reg_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[21]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[21] ));
  FDCE \word_reg_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[22]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[22] ));
  FDCE \word_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[2]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[2] ));
  MUXF7 \word_reg_reg[2]_i_14 
       (.I0(\word_reg[2]_i_34_n_0 ),
        .I1(\word_reg[2]_i_35_n_0 ),
        .O(\word_reg_reg[2]_i_14_n_0 ),
        .S(\bit_ptr_reg[1]_rep__2_n_0 ));
  FDCE \word_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[3]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[3] ));
  MUXF7 \word_reg_reg[3]_i_20 
       (.I0(\word_reg[3]_i_45_n_0 ),
        .I1(\word_reg[3]_i_46_n_0 ),
        .O(\word_reg_reg[3]_i_20_n_0 ),
        .S(\word_reg[3]_i_44_n_0 ));
  MUXF7 \word_reg_reg[3]_i_3 
       (.I0(\word_reg[3]_i_7_n_0 ),
        .I1(\word_reg[3]_i_8_n_0 ),
        .O(\word_reg_reg[3]_i_3_n_0 ),
        .S(\bit_ptr_reg[0]_rep__0_n_0 ));
  MUXF7 \word_reg_reg[3]_i_37 
       (.I0(\word_reg[3]_i_65_n_0 ),
        .I1(\word_reg[3]_i_66_n_0 ),
        .O(\word_reg_reg[3]_i_37_n_0 ),
        .S(\bit_ptr_reg[1]_rep__2_n_0 ));
  FDCE \word_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[4]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[4] ));
  FDCE \word_reg_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[5]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[5] ));
  FDCE \word_reg_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[6]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[6] ));
  MUXF7 \word_reg_reg[6]_i_25 
       (.I0(\word_reg[6]_i_71_n_0 ),
        .I1(\word_reg[6]_i_72_n_0 ),
        .O(\word_reg_reg[6]_i_25_n_0 ),
        .S(\VLC_size_reg[4]_rep_n_0 ));
  FDCE \word_reg_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[7]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[7] ));
  FDCE \word_reg_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[8]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[8] ));
  MUXF7 \word_reg_reg[8]_i_15 
       (.I0(\word_reg[8]_i_47_n_0 ),
        .I1(\word_reg[8]_i_48_n_0 ),
        .O(\word_reg_reg[8]_i_15_n_0 ),
        .S(\bit_ptr_reg[0]_rep__0_n_0 ));
  MUXF7 \word_reg_reg[8]_i_30 
       (.I0(\word_reg[8]_i_69_n_0 ),
        .I1(\word_reg[8]_i_70_n_0 ),
        .O(\word_reg_reg[8]_i_30_n_0 ),
        .S(\bit_ptr_reg[1]_rep__3_n_0 ));
  FDCE \word_reg_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\word_reg[9]_i_1_n_0 ),
        .Q(\word_reg_reg_n_0_[9] ));
  MUXF7 \word_reg_reg[9]_i_53 
       (.I0(\word_reg[9]_i_96_n_0 ),
        .I1(\word_reg[9]_i_97_n_0 ),
        .O(\word_reg_reg[9]_i_53_n_0 ),
        .S(\bit_ptr_reg[1]_rep_n_0 ));
endmodule

module design_1_JpegEnc_0_0_JFIFGen
   (\hr_waddr_reg[7]_0 ,
    jfif_ready,
    jfif_ram_wren,
    size_wr,
    \hr_waddr_reg[1]_0 ,
    \rd_cnt_reg[3]_0 ,
    \ram_byte_reg[7]_0 ,
    \ram_wraddr_reg[23]_0 ,
    CLK,
    \qaddr_reg[6] ,
    \qaddr_reg[6]_0 ,
    \qaddr_reg[6]_1 ,
    \qaddr_reg[4] ,
    RST,
    jfif_eoi,
    jfif_start,
    Q,
    ram_wraddr0,
    qwren,
    img_size_wr,
    E,
    D,
    size_wr_reg_0);
  output [0:0]\hr_waddr_reg[7]_0 ;
  output jfif_ready;
  output jfif_ram_wren;
  output size_wr;
  output [1:0]\hr_waddr_reg[1]_0 ;
  output \rd_cnt_reg[3]_0 ;
  output [7:0]\ram_byte_reg[7]_0 ;
  output [23:0]\ram_wraddr_reg[23]_0 ;
  input CLK;
  input [2:0]\qaddr_reg[6] ;
  input [0:0]\qaddr_reg[6]_0 ;
  input [2:0]\qaddr_reg[6]_1 ;
  input [2:0]\qaddr_reg[4] ;
  input RST;
  input jfif_eoi;
  input jfif_start;
  input [23:0]Q;
  input [22:0]ram_wraddr0;
  input qwren;
  input img_size_wr;
  input [0:0]E;
  input [7:0]D;
  input [0:0]size_wr_reg_0;

  wire CLK;
  wire [7:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire RST;
  wire U_Header_RAM_n_0;
  wire U_Header_RAM_n_1;
  wire U_Header_RAM_n_2;
  wire U_Header_RAM_n_3;
  wire U_Header_RAM_n_4;
  wire U_Header_RAM_n_5;
  wire U_Header_RAM_n_6;
  wire U_Header_RAM_n_7;
  wire [7:0]d;
  wire \eoi_cnt[0]_i_1_n_0 ;
  wire \eoi_cnt[1]_i_1_n_0 ;
  wire \eoi_cnt_reg_n_0_[0] ;
  wire \eoi_cnt_reg_n_0_[1] ;
  wire eoi_wr_i_1_n_0;
  wire eoi_wr_reg_n_0;
  wire hr_data;
  wire [6:0]hr_waddr;
  wire hr_waddr0__4_n_0;
  wire hr_waddr0__4_n_1;
  wire hr_waddr0__4_n_2;
  wire hr_waddr0__4_n_3;
  wire hr_waddr0__5_n_2;
  wire hr_waddr0__5_n_3;
  wire \hr_waddr[0]_i_1_n_0 ;
  wire \hr_waddr[1]_i_1_n_0 ;
  wire \hr_waddr[2]_i_1_n_0 ;
  wire \hr_waddr[3]_i_1_n_0 ;
  wire \hr_waddr[4]_i_1_n_0 ;
  wire \hr_waddr[5]_i_1_n_0 ;
  wire \hr_waddr[6]_i_1_n_0 ;
  wire [1:0]\hr_waddr_reg[1]_0 ;
  wire [0:0]\hr_waddr_reg[7]_0 ;
  wire hr_we;
  wire img_size_wr;
  wire jfif_eoi;
  wire jfif_ram_wren;
  wire jfif_ready;
  wire jfif_start;
  wire [2:0]\qaddr_reg[4] ;
  wire [2:0]\qaddr_reg[6] ;
  wire [0:0]\qaddr_reg[6]_0 ;
  wire [2:0]\qaddr_reg[6]_1 ;
  wire qwren;
  wire [7:0]\ram_byte_reg[7]_0 ;
  wire [22:0]ram_wraddr0;
  wire \ram_wraddr[0]_i_1_n_0 ;
  wire \ram_wraddr[10]_i_1_n_0 ;
  wire \ram_wraddr[11]_i_1_n_0 ;
  wire \ram_wraddr[12]_i_1_n_0 ;
  wire \ram_wraddr[13]_i_1_n_0 ;
  wire \ram_wraddr[14]_i_1_n_0 ;
  wire \ram_wraddr[15]_i_1_n_0 ;
  wire \ram_wraddr[16]_i_1_n_0 ;
  wire \ram_wraddr[17]_i_1_n_0 ;
  wire \ram_wraddr[18]_i_1_n_0 ;
  wire \ram_wraddr[19]_i_1_n_0 ;
  wire \ram_wraddr[1]_i_1_n_0 ;
  wire \ram_wraddr[20]_i_1_n_0 ;
  wire \ram_wraddr[21]_i_1_n_0 ;
  wire \ram_wraddr[22]_i_1_n_0 ;
  wire \ram_wraddr[23]_i_1_n_0 ;
  wire \ram_wraddr[2]_i_1_n_0 ;
  wire \ram_wraddr[3]_i_1_n_0 ;
  wire \ram_wraddr[4]_i_1_n_0 ;
  wire \ram_wraddr[5]_i_1_n_0 ;
  wire \ram_wraddr[6]_i_1_n_0 ;
  wire \ram_wraddr[7]_i_1_n_0 ;
  wire \ram_wraddr[8]_i_1_n_0 ;
  wire \ram_wraddr[9]_i_1_n_0 ;
  wire [23:0]\ram_wraddr_reg[23]_0 ;
  wire ram_wren_i_1__0_n_0;
  wire \rd_cnt[0]_i_1__2_n_0 ;
  wire \rd_cnt[0]_i_2_n_0 ;
  wire \rd_cnt[1]_i_1__2_n_0 ;
  wire \rd_cnt[2]_i_1__2_n_0 ;
  wire \rd_cnt[3]_i_1__2_n_0 ;
  wire \rd_cnt[4]_i_1__2_n_0 ;
  wire \rd_cnt[5]_i_1__2_n_0 ;
  wire \rd_cnt[6]_i_1_n_0 ;
  wire \rd_cnt[6]_i_2_n_0 ;
  wire \rd_cnt[7]_i_1_n_0 ;
  wire \rd_cnt[8]_i_1_n_0 ;
  wire \rd_cnt[9]_i_2_n_0 ;
  wire \rd_cnt[9]_i_4_n_0 ;
  wire \rd_cnt[9]_i_5_n_0 ;
  wire [9:0]rd_cnt_d1;
  wire \rd_cnt_reg[3]_0 ;
  wire \rd_cnt_reg_n_0_[0] ;
  wire \rd_cnt_reg_n_0_[1] ;
  wire \rd_cnt_reg_n_0_[2] ;
  wire \rd_cnt_reg_n_0_[3] ;
  wire \rd_cnt_reg_n_0_[4] ;
  wire \rd_cnt_reg_n_0_[5] ;
  wire \rd_cnt_reg_n_0_[6] ;
  wire \rd_cnt_reg_n_0_[7] ;
  wire \rd_cnt_reg_n_0_[8] ;
  wire \rd_cnt_reg_n_0_[9] ;
  wire rd_en_d1;
  wire rd_en_i_1__4_n_0;
  wire rd_en_reg_n_0;
  wire ready_i_1_n_0;
  wire ready_i_2_n_0;
  wire size_wr;
  wire [2:2]size_wr_cnt;
  wire \size_wr_cnt[0]_i_1_n_0 ;
  wire \size_wr_cnt[1]_i_1_n_0 ;
  wire \size_wr_cnt[2]_i_1_n_0 ;
  wire size_wr_i_1_n_0;
  wire [0:0]size_wr_reg_0;
  wire [7:0]waddr;
  wire we;
  wire [2:2]NLW_hr_waddr0__5_CO_UNCONNECTED;
  wire [3:3]NLW_hr_waddr0__5_O_UNCONNECTED;

  design_1_JpegEnc_0_0_HeaderRam U_Header_RAM
       (.CLK(CLK),
        .D({U_Header_RAM_n_0,U_Header_RAM_n_1,U_Header_RAM_n_2,U_Header_RAM_n_3,U_Header_RAM_n_4,U_Header_RAM_n_5,U_Header_RAM_n_6,U_Header_RAM_n_7}),
        .Q(waddr),
        .\eoi_cnt_reg[0] (\eoi_cnt_reg_n_0_[0] ),
        .\eoi_cnt_reg[1] (\eoi_cnt_reg_n_0_[1] ),
        .eoi_wr_reg(eoi_wr_reg_n_0),
        .\hr_data_reg[7] (d),
        .\rd_cnt_reg[9] ({\rd_cnt_reg_n_0_[9] ,\rd_cnt_reg_n_0_[8] ,\rd_cnt_reg_n_0_[7] ,\rd_cnt_reg_n_0_[6] ,\rd_cnt_reg_n_0_[5] ,\rd_cnt_reg_n_0_[4] ,\rd_cnt_reg_n_0_[3] ,\rd_cnt_reg_n_0_[2] ,\rd_cnt_reg_n_0_[1] ,\rd_cnt_reg_n_0_[0] }),
        .we(we));
  LUT5 #(
    .INIT(32'h003F5500)) 
    \eoi_cnt[0]_i_1 
       (.I0(\eoi_cnt_reg_n_0_[1] ),
        .I1(jfif_eoi),
        .I2(jfif_start),
        .I3(eoi_wr_reg_n_0),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\eoi_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT5 #(
    .INIT(32'h003FAA00)) 
    \eoi_cnt[1]_i_1 
       (.I0(\eoi_cnt_reg_n_0_[0] ),
        .I1(jfif_eoi),
        .I2(jfif_start),
        .I3(eoi_wr_reg_n_0),
        .I4(\eoi_cnt_reg_n_0_[1] ),
        .O(\eoi_cnt[1]_i_1_n_0 ));
  FDCE \eoi_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\eoi_cnt[0]_i_1_n_0 ),
        .Q(\eoi_cnt_reg_n_0_[0] ));
  FDCE \eoi_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\eoi_cnt[1]_i_1_n_0 ),
        .Q(\eoi_cnt_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT5 #(
    .INIT(32'hF0FF8888)) 
    eoi_wr_i_1
       (.I0(jfif_eoi),
        .I1(jfif_start),
        .I2(\eoi_cnt_reg_n_0_[0] ),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(eoi_wr_reg_n_0),
        .O(eoi_wr_i_1_n_0));
  FDCE eoi_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(eoi_wr_i_1_n_0),
        .Q(eoi_wr_reg_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    \hr_data[7]_i_1 
       (.I0(size_wr_cnt),
        .I1(size_wr),
        .I2(qwren),
        .O(hr_data));
  FDCE \hr_data_reg[0] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[0]),
        .Q(d[0]));
  FDCE \hr_data_reg[1] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[1]),
        .Q(d[1]));
  FDCE \hr_data_reg[2] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[2]),
        .Q(d[2]));
  FDCE \hr_data_reg[3] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[3]),
        .Q(d[3]));
  FDCE \hr_data_reg[4] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[4]),
        .Q(d[4]));
  FDCE \hr_data_reg[5] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[5]),
        .Q(d[5]));
  FDCE \hr_data_reg[6] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[6]),
        .Q(d[6]));
  FDCE \hr_data_reg[7] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(D[7]),
        .Q(d[7]));
  CARRY4 hr_waddr0__4
       (.CI(1'b0),
        .CO({hr_waddr0__4_n_0,hr_waddr0__4_n_1,hr_waddr0__4_n_2,hr_waddr0__4_n_3}),
        .CYINIT(1'b0),
        .DI({\qaddr_reg[6] [2],\qaddr_reg[6]_0 ,1'b0,\qaddr_reg[6] [0]}),
        .O(hr_waddr[3:0]),
        .S({\qaddr_reg[6]_1 [2:1],\qaddr_reg[6] [1],\qaddr_reg[6]_1 [0]}));
  CARRY4 hr_waddr0__5
       (.CI(hr_waddr0__4_n_0),
        .CO({\hr_waddr_reg[7]_0 ,NLW_hr_waddr0__5_CO_UNCONNECTED[2],hr_waddr0__5_n_2,hr_waddr0__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\qaddr_reg[6] [2],1'b1,1'b0}),
        .O({NLW_hr_waddr0__5_O_UNCONNECTED[3],hr_waddr[6:4]}),
        .S({1'b1,\qaddr_reg[4] }));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \hr_waddr[0]_i_1 
       (.I0(\hr_waddr_reg[1]_0 [0]),
        .I1(size_wr),
        .I2(hr_waddr[0]),
        .O(\hr_waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \hr_waddr[1]_i_1 
       (.I0(\hr_waddr_reg[1]_0 [0]),
        .I1(\hr_waddr_reg[1]_0 [1]),
        .I2(size_wr),
        .I3(hr_waddr[1]),
        .O(\hr_waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \hr_waddr[2]_i_1 
       (.I0(\hr_waddr_reg[1]_0 [0]),
        .I1(\hr_waddr_reg[1]_0 [1]),
        .I2(size_wr),
        .I3(hr_waddr[2]),
        .O(\hr_waddr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \hr_waddr[3]_i_1 
       (.I0(size_wr),
        .I1(hr_waddr[3]),
        .O(\hr_waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \hr_waddr[4]_i_1 
       (.I0(size_wr),
        .I1(hr_waddr[4]),
        .O(\hr_waddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hr_waddr[5]_i_1 
       (.I0(hr_waddr[5]),
        .I1(size_wr),
        .O(\hr_waddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hr_waddr[6]_i_1 
       (.I0(hr_waddr[6]),
        .I1(size_wr),
        .O(\hr_waddr[6]_i_1_n_0 ));
  FDCE \hr_waddr_reg[0] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[0]_i_1_n_0 ),
        .Q(waddr[0]));
  FDCE \hr_waddr_reg[1] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[1]_i_1_n_0 ),
        .Q(waddr[1]));
  FDCE \hr_waddr_reg[2] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[2]_i_1_n_0 ),
        .Q(waddr[2]));
  FDCE \hr_waddr_reg[3] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[3]_i_1_n_0 ),
        .Q(waddr[3]));
  FDCE \hr_waddr_reg[4] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[4]_i_1_n_0 ),
        .Q(waddr[4]));
  FDCE \hr_waddr_reg[5] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[5]_i_1_n_0 ),
        .Q(waddr[5]));
  FDCE \hr_waddr_reg[6] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(\hr_waddr[6]_i_1_n_0 ),
        .Q(waddr[6]));
  FDCE \hr_waddr_reg[7] 
       (.C(CLK),
        .CE(hr_data),
        .CLR(RST),
        .D(size_wr_reg_0),
        .Q(waddr[7]));
  LUT5 #(
    .INIT(32'hFCFFAAAA)) 
    hr_we_i_1
       (.I0(qwren),
        .I1(\hr_waddr_reg[1]_0 [1]),
        .I2(\hr_waddr_reg[1]_0 [0]),
        .I3(size_wr_cnt),
        .I4(size_wr),
        .O(hr_we));
  FDCE hr_we_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(hr_we),
        .Q(we));
  FDCE \ram_byte_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_7),
        .Q(\ram_byte_reg[7]_0 [0]));
  FDCE \ram_byte_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_6),
        .Q(\ram_byte_reg[7]_0 [1]));
  FDCE \ram_byte_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_5),
        .Q(\ram_byte_reg[7]_0 [2]));
  FDCE \ram_byte_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_4),
        .Q(\ram_byte_reg[7]_0 [3]));
  FDCE \ram_byte_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_3),
        .Q(\ram_byte_reg[7]_0 [4]));
  FDCE \ram_byte_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_2),
        .Q(\ram_byte_reg[7]_0 [5]));
  FDCE \ram_byte_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_1),
        .Q(\ram_byte_reg[7]_0 [6]));
  FDCE \ram_byte_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_Header_RAM_n_0),
        .Q(\ram_byte_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \ram_wraddr[0]_i_1 
       (.I0(rd_cnt_d1[0]),
        .I1(\eoi_cnt_reg_n_0_[1] ),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(Q[0]),
        .O(\ram_wraddr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[10]_i_1 
       (.I0(ram_wraddr0[9]),
        .I1(Q[10]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[11]_i_1 
       (.I0(ram_wraddr0[10]),
        .I1(Q[11]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[12]_i_1 
       (.I0(ram_wraddr0[11]),
        .I1(Q[12]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[13]_i_1 
       (.I0(ram_wraddr0[12]),
        .I1(Q[13]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[14]_i_1 
       (.I0(ram_wraddr0[13]),
        .I1(Q[14]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[15]_i_1 
       (.I0(ram_wraddr0[14]),
        .I1(Q[15]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[16]_i_1 
       (.I0(ram_wraddr0[15]),
        .I1(Q[16]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[17]_i_1 
       (.I0(ram_wraddr0[16]),
        .I1(Q[17]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[18]_i_1 
       (.I0(ram_wraddr0[17]),
        .I1(Q[18]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[19]_i_1 
       (.I0(ram_wraddr0[18]),
        .I1(Q[19]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[1]_i_1 
       (.I0(rd_cnt_d1[1]),
        .I1(Q[1]),
        .I2(ram_wraddr0[0]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[20]_i_1 
       (.I0(ram_wraddr0[19]),
        .I1(Q[20]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[21]_i_1 
       (.I0(ram_wraddr0[20]),
        .I1(Q[21]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[22]_i_1 
       (.I0(ram_wraddr0[21]),
        .I1(Q[22]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A000C0)) 
    \ram_wraddr[23]_i_1 
       (.I0(ram_wraddr0[22]),
        .I1(Q[23]),
        .I2(eoi_wr_reg_n_0),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(\eoi_cnt_reg_n_0_[0] ),
        .O(\ram_wraddr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[2]_i_1 
       (.I0(rd_cnt_d1[2]),
        .I1(Q[2]),
        .I2(ram_wraddr0[1]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[3]_i_1 
       (.I0(rd_cnt_d1[3]),
        .I1(Q[3]),
        .I2(ram_wraddr0[2]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[4]_i_1 
       (.I0(rd_cnt_d1[4]),
        .I1(Q[4]),
        .I2(ram_wraddr0[3]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[5]_i_1 
       (.I0(rd_cnt_d1[5]),
        .I1(Q[5]),
        .I2(ram_wraddr0[4]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[6]_i_1 
       (.I0(rd_cnt_d1[6]),
        .I1(Q[6]),
        .I2(ram_wraddr0[5]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[7]_i_1 
       (.I0(rd_cnt_d1[7]),
        .I1(Q[7]),
        .I2(ram_wraddr0[6]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[8]_i_1 
       (.I0(rd_cnt_d1[8]),
        .I1(Q[8]),
        .I2(ram_wraddr0[7]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCAAAA)) 
    \ram_wraddr[9]_i_1 
       (.I0(rd_cnt_d1[9]),
        .I1(Q[9]),
        .I2(ram_wraddr0[8]),
        .I3(\eoi_cnt_reg_n_0_[0] ),
        .I4(eoi_wr_reg_n_0),
        .I5(\eoi_cnt_reg_n_0_[1] ),
        .O(\ram_wraddr[9]_i_1_n_0 ));
  FDCE \ram_wraddr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[0]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [0]));
  FDCE \ram_wraddr_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[10]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [10]));
  FDCE \ram_wraddr_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[11]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [11]));
  FDCE \ram_wraddr_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[12]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [12]));
  FDCE \ram_wraddr_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[13]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [13]));
  FDCE \ram_wraddr_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[14]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [14]));
  FDCE \ram_wraddr_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[15]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [15]));
  FDCE \ram_wraddr_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[16]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [16]));
  FDCE \ram_wraddr_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[17]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [17]));
  FDCE \ram_wraddr_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[18]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [18]));
  FDCE \ram_wraddr_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[19]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [19]));
  FDCE \ram_wraddr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[1]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [1]));
  FDCE \ram_wraddr_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[20]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [20]));
  FDCE \ram_wraddr_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[21]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [21]));
  FDCE \ram_wraddr_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[22]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [22]));
  FDCE \ram_wraddr_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[23]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [23]));
  FDCE \ram_wraddr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[2]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [2]));
  FDCE \ram_wraddr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[3]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [3]));
  FDCE \ram_wraddr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[4]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [4]));
  FDCE \ram_wraddr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[5]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [5]));
  FDCE \ram_wraddr_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[6]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [6]));
  FDCE \ram_wraddr_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[7]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [7]));
  FDCE \ram_wraddr_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[8]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [8]));
  FDCE \ram_wraddr_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr[9]_i_1_n_0 ),
        .Q(\ram_wraddr_reg[23]_0 [9]));
  LUT4 #(
    .INIT(16'hFFC4)) 
    ram_wren_i_1__0
       (.I0(\eoi_cnt_reg_n_0_[1] ),
        .I1(eoi_wr_reg_n_0),
        .I2(\eoi_cnt_reg_n_0_[0] ),
        .I3(rd_en_d1),
        .O(ram_wren_i_1__0_n_0));
  FDCE ram_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ram_wren_i_1__0_n_0),
        .Q(jfif_ram_wren));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rd_cnt[0]_i_1__2 
       (.I0(\rd_cnt_reg_n_0_[0] ),
        .I1(rd_en_reg_n_0),
        .I2(\rd_cnt[0]_i_2_n_0 ),
        .O(\rd_cnt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \rd_cnt[0]_i_2 
       (.I0(\rd_cnt_reg_n_0_[8] ),
        .I1(\rd_cnt_reg_n_0_[9] ),
        .I2(\rd_cnt_reg_n_0_[4] ),
        .I3(\rd_cnt_reg_n_0_[7] ),
        .I4(\rd_cnt[9]_i_5_n_0 ),
        .O(\rd_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rd_cnt[1]_i_1__2 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[1] ),
        .I2(\rd_cnt_reg_n_0_[0] ),
        .O(\rd_cnt[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \rd_cnt[2]_i_1__2 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[2] ),
        .I2(\rd_cnt_reg_n_0_[1] ),
        .I3(\rd_cnt_reg_n_0_[0] ),
        .O(\rd_cnt[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \rd_cnt[3]_i_1__2 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[3] ),
        .I2(\rd_cnt_reg_n_0_[0] ),
        .I3(\rd_cnt_reg_n_0_[2] ),
        .I4(\rd_cnt_reg_n_0_[1] ),
        .O(\rd_cnt[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \rd_cnt[4]_i_1__2 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[4] ),
        .I2(\rd_cnt_reg_n_0_[0] ),
        .I3(\rd_cnt_reg_n_0_[3] ),
        .I4(\rd_cnt_reg_n_0_[1] ),
        .I5(\rd_cnt_reg_n_0_[2] ),
        .O(\rd_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \rd_cnt[5]_i_1__2 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[5] ),
        .I2(\rd_cnt[9]_i_4_n_0 ),
        .I3(\rd_cnt_reg_n_0_[3] ),
        .I4(\rd_cnt_reg_n_0_[1] ),
        .I5(\rd_cnt_reg_n_0_[2] ),
        .O(\rd_cnt[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888828888888)) 
    \rd_cnt[6]_i_1 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[6] ),
        .I2(\rd_cnt_reg_n_0_[4] ),
        .I3(\rd_cnt_reg_n_0_[0] ),
        .I4(\rd_cnt_reg_n_0_[5] ),
        .I5(\rd_cnt[6]_i_2_n_0 ),
        .O(\rd_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rd_cnt[6]_i_2 
       (.I0(\rd_cnt_reg_n_0_[2] ),
        .I1(\rd_cnt_reg_n_0_[1] ),
        .I2(\rd_cnt_reg_n_0_[3] ),
        .O(\rd_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT5 #(
    .INIT(32'h88882888)) 
    \rd_cnt[7]_i_1 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[7] ),
        .I2(\rd_cnt_reg_n_0_[4] ),
        .I3(\rd_cnt_reg_n_0_[0] ),
        .I4(\rd_cnt[9]_i_5_n_0 ),
        .O(\rd_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888828888888)) 
    \rd_cnt[8]_i_1 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[8] ),
        .I2(\rd_cnt_reg_n_0_[7] ),
        .I3(\rd_cnt_reg_n_0_[0] ),
        .I4(\rd_cnt_reg_n_0_[4] ),
        .I5(\rd_cnt[9]_i_5_n_0 ),
        .O(\rd_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888828888888)) 
    \rd_cnt[9]_i_2 
       (.I0(\rd_cnt_reg[3]_0 ),
        .I1(\rd_cnt_reg_n_0_[9] ),
        .I2(\rd_cnt[9]_i_4_n_0 ),
        .I3(\rd_cnt_reg_n_0_[7] ),
        .I4(\rd_cnt_reg_n_0_[8] ),
        .I5(\rd_cnt[9]_i_5_n_0 ),
        .O(\rd_cnt[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_cnt[9]_i_3 
       (.I0(ready_i_2_n_0),
        .I1(rd_en_reg_n_0),
        .O(\rd_cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_cnt[9]_i_4 
       (.I0(\rd_cnt_reg_n_0_[0] ),
        .I1(\rd_cnt_reg_n_0_[4] ),
        .O(\rd_cnt[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rd_cnt[9]_i_5 
       (.I0(\rd_cnt_reg_n_0_[5] ),
        .I1(\rd_cnt_reg_n_0_[2] ),
        .I2(\rd_cnt_reg_n_0_[1] ),
        .I3(\rd_cnt_reg_n_0_[3] ),
        .I4(\rd_cnt_reg_n_0_[6] ),
        .O(\rd_cnt[9]_i_5_n_0 ));
  FDCE \rd_cnt_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[0] ),
        .Q(rd_cnt_d1[0]));
  FDCE \rd_cnt_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[1] ),
        .Q(rd_cnt_d1[1]));
  FDCE \rd_cnt_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[2] ),
        .Q(rd_cnt_d1[2]));
  FDCE \rd_cnt_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[3] ),
        .Q(rd_cnt_d1[3]));
  FDCE \rd_cnt_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[4] ),
        .Q(rd_cnt_d1[4]));
  FDCE \rd_cnt_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[5] ),
        .Q(rd_cnt_d1[5]));
  FDCE \rd_cnt_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[6] ),
        .Q(rd_cnt_d1[6]));
  FDCE \rd_cnt_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[7] ),
        .Q(rd_cnt_d1[7]));
  FDCE \rd_cnt_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[8] ),
        .Q(rd_cnt_d1[8]));
  FDCE \rd_cnt_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_cnt_reg_n_0_[9] ),
        .Q(rd_cnt_d1[9]));
  FDCE \rd_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[0]_i_1__2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[0] ));
  FDCE \rd_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[1]_i_1__2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[1] ));
  FDCE \rd_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[2]_i_1__2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[2] ));
  FDCE \rd_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[3]_i_1__2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[3] ));
  FDCE \rd_cnt_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[4]_i_1__2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[4] ));
  FDCE \rd_cnt_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[5]_i_1__2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[5] ));
  FDCE \rd_cnt_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[6]_i_1_n_0 ),
        .Q(\rd_cnt_reg_n_0_[6] ));
  FDCE \rd_cnt_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[7]_i_1_n_0 ),
        .Q(\rd_cnt_reg_n_0_[7] ));
  FDCE \rd_cnt_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[8]_i_1_n_0 ),
        .Q(\rd_cnt_reg_n_0_[8] ));
  FDCE \rd_cnt_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[9]_i_2_n_0 ),
        .Q(\rd_cnt_reg_n_0_[9] ));
  FDCE rd_en_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_reg_n_0),
        .Q(rd_en_d1));
  LUT4 #(
    .INIT(16'h8B88)) 
    rd_en_i_1__4
       (.I0(ready_i_2_n_0),
        .I1(rd_en_reg_n_0),
        .I2(jfif_eoi),
        .I3(jfif_start),
        .O(rd_en_i_1__4_n_0));
  FDCE rd_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_i_1__4_n_0),
        .Q(rd_en_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    ready_i_1
       (.I0(ready_i_2_n_0),
        .I1(rd_en_reg_n_0),
        .I2(\eoi_cnt_reg_n_0_[0] ),
        .I3(\eoi_cnt_reg_n_0_[1] ),
        .I4(eoi_wr_reg_n_0),
        .O(ready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ready_i_2
       (.I0(\rd_cnt[9]_i_5_n_0 ),
        .I1(\rd_cnt_reg_n_0_[7] ),
        .I2(\rd_cnt_reg_n_0_[4] ),
        .I3(\rd_cnt_reg_n_0_[9] ),
        .I4(\rd_cnt_reg_n_0_[8] ),
        .I5(\rd_cnt_reg_n_0_[0] ),
        .O(ready_i_2_n_0));
  FDCE ready_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ready_i_1_n_0),
        .Q(jfif_ready));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT5 #(
    .INIT(32'h000FB0B0)) 
    \size_wr_cnt[0]_i_1 
       (.I0(\hr_waddr_reg[1]_0 [1]),
        .I1(size_wr_cnt),
        .I2(size_wr),
        .I3(img_size_wr),
        .I4(\hr_waddr_reg[1]_0 [0]),
        .O(\size_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT4 #(
    .INIT(16'h4788)) 
    \size_wr_cnt[1]_i_1 
       (.I0(\hr_waddr_reg[1]_0 [0]),
        .I1(size_wr),
        .I2(img_size_wr),
        .I3(\hr_waddr_reg[1]_0 [1]),
        .O(\size_wr_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT5 #(
    .INIT(32'h606F8080)) 
    \size_wr_cnt[2]_i_1 
       (.I0(\hr_waddr_reg[1]_0 [0]),
        .I1(\hr_waddr_reg[1]_0 [1]),
        .I2(size_wr),
        .I3(img_size_wr),
        .I4(size_wr_cnt),
        .O(\size_wr_cnt[2]_i_1_n_0 ));
  FDCE \size_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\size_wr_cnt[0]_i_1_n_0 ),
        .Q(\hr_waddr_reg[1]_0 [0]));
  FDCE \size_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\size_wr_cnt[1]_i_1_n_0 ),
        .Q(\hr_waddr_reg[1]_0 [1]));
  FDCE \size_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\size_wr_cnt[2]_i_1_n_0 ),
        .Q(size_wr_cnt));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT5 #(
    .INIT(32'hFDFFFD00)) 
    size_wr_i_1
       (.I0(size_wr_cnt),
        .I1(\hr_waddr_reg[1]_0 [1]),
        .I2(\hr_waddr_reg[1]_0 [0]),
        .I3(size_wr),
        .I4(img_size_wr),
        .O(size_wr_i_1_n_0));
  FDCE size_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(size_wr_i_1_n_0),
        .Q(size_wr));
endmodule

module design_1_JpegEnc_0_0_JpegEnc
   (E,
    iram_fifo_afull,
    O,
    \rd_addr_reg[9] ,
    CO,
    \rd_addr_reg[9]_0 ,
    Q,
    OPB_DBus_out,
    OPB_XferAck,
    \U_FIFO_2/U_RAMF/mem_reg__0 ,
    out,
    \waddr_reg_reg[6] ,
    O411,
    O412,
    \waddr_reg_reg[6]_0 ,
    O413,
    ram_byte,
    ram_wren,
    ram_wraddr,
    \U_FIFO_1/U_RAMF/mem_reg ,
    \waddr_reg_reg[5] ,
    O351,
    O352,
    \waddr_reg_reg[5]_0 ,
    O353,
    CLK,
    RST,
    iram_wren,
    \counter_reg[12]_i_96 ,
    S,
    \image_size_reg_reg[31] ,
    \image_size_reg_reg[31]_0 ,
    fifo1_q,
    fifo2_q,
    OPB_ABus,
    \Cr_reg_reg[21]_i_5 ,
    \Cr_reg_reg[21]_i_6 ,
    \Cb_reg_reg[21]_i_5 ,
    \Cb_reg_reg[21]_i_6 ,
    round_reg_i_2,
    \Y_reg_reg[21]_i_5 ,
    \Y_reg_reg[21]_i_6 ,
    iram_wdata,
    OPB_select,
    OPB_DBus_in,
    OPB_BE,
    OPB_RNW,
    outif_almost_full,
    DOBDO,
    \U_FIFO_2/U_RAMF/mem_reg__0_0 ,
    last_block_reg_i_11,
    \Y_reg_reg[21]_i_7 );
  output [0:0]E;
  output iram_fifo_afull;
  output [0:0]O;
  output [0:0]\rd_addr_reg[9] ;
  output [0:0]CO;
  output [0:0]\rd_addr_reg[9]_0 ;
  output [19:0]Q;
  output [31:0]OPB_DBus_out;
  output OPB_XferAck;
  output [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  output [6:0]out;
  output [0:0]\waddr_reg_reg[6] ;
  output [6:0]O411;
  output [6:0]O412;
  output [0:0]\waddr_reg_reg[6]_0 ;
  output [6:0]O413;
  output [7:0]ram_byte;
  output ram_wren;
  output [23:0]ram_wraddr;
  output [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  output [0:0]\waddr_reg_reg[5] ;
  output [5:0]O351;
  output [5:0]O352;
  output [0:0]\waddr_reg_reg[5]_0 ;
  output [5:0]O353;
  input CLK;
  input RST;
  input iram_wren;
  input \counter_reg[12]_i_96 ;
  input [0:0]S;
  input [0:0]\image_size_reg_reg[31] ;
  input [0:0]\image_size_reg_reg[31]_0 ;
  input [19:0]fifo1_q;
  input [19:0]fifo2_q;
  input [31:0]OPB_ABus;
  input \Cr_reg_reg[21]_i_5 ;
  input \Cr_reg_reg[21]_i_6 ;
  input \Cb_reg_reg[21]_i_5 ;
  input \Cb_reg_reg[21]_i_6 ;
  input round_reg_i_2;
  input \Y_reg_reg[21]_i_5 ;
  input \Y_reg_reg[21]_i_6 ;
  input [23:0]iram_wdata;
  input OPB_select;
  input [31:0]OPB_DBus_in;
  input [3:0]OPB_BE;
  input OPB_RNW;
  input outif_almost_full;
  input [7:0]DOBDO;
  input [7:0]\U_FIFO_2/U_RAMF/mem_reg__0_0 ;
  input last_block_reg_i_11;
  input \Y_reg_reg[21]_i_7 ;

  wire [2:0]B;
  wire CLK;
  wire [0:0]CO;
  wire \Cb_reg_reg[21]_i_5 ;
  wire \Cb_reg_reg[21]_i_6 ;
  wire \Cr_reg_reg[21]_i_5 ;
  wire \Cr_reg_reg[21]_i_6 ;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [8:0]L;
  wire \MULTIPLIER/neqOp ;
  wire \MULTIPLIER/neqOp0_out ;
  wire [0:0]O;
  wire [5:0]O351;
  wire [5:0]O352;
  wire [5:0]O353;
  wire [6:0]O411;
  wire [6:0]O412;
  wire [6:0]O413;
  wire [31:0]OPB_ABus;
  wire [3:0]OPB_BE;
  wire [31:0]OPB_DBus_in;
  wire [31:0]OPB_DBus_out;
  wire OPB_RNW;
  wire OPB_XferAck;
  wire OPB_select;
  wire [19:0]Q;
  wire [15:3]\RSM_reg[x_cnt] ;
  wire RST;
  wire [0:0]S;
  wire U_BUF_FIFO_n_100;
  wire U_BUF_FIFO_n_101;
  wire U_BUF_FIFO_n_102;
  wire U_BUF_FIFO_n_103;
  wire U_BUF_FIFO_n_104;
  wire U_BUF_FIFO_n_105;
  wire U_BUF_FIFO_n_106;
  wire U_BUF_FIFO_n_107;
  wire U_BUF_FIFO_n_108;
  wire U_BUF_FIFO_n_109;
  wire U_BUF_FIFO_n_110;
  wire U_BUF_FIFO_n_111;
  wire U_BUF_FIFO_n_112;
  wire U_BUF_FIFO_n_113;
  wire U_BUF_FIFO_n_114;
  wire U_BUF_FIFO_n_115;
  wire U_BUF_FIFO_n_116;
  wire U_BUF_FIFO_n_117;
  wire U_BUF_FIFO_n_118;
  wire U_BUF_FIFO_n_119;
  wire U_BUF_FIFO_n_125;
  wire U_BUF_FIFO_n_126;
  wire U_BUF_FIFO_n_127;
  wire U_BUF_FIFO_n_128;
  wire U_BUF_FIFO_n_129;
  wire U_BUF_FIFO_n_130;
  wire U_BUF_FIFO_n_131;
  wire U_BUF_FIFO_n_132;
  wire U_BUF_FIFO_n_133;
  wire U_BUF_FIFO_n_134;
  wire U_BUF_FIFO_n_135;
  wire U_BUF_FIFO_n_136;
  wire U_BUF_FIFO_n_137;
  wire U_BUF_FIFO_n_138;
  wire U_BUF_FIFO_n_139;
  wire U_BUF_FIFO_n_140;
  wire U_BUF_FIFO_n_141;
  wire U_BUF_FIFO_n_142;
  wire U_BUF_FIFO_n_143;
  wire U_BUF_FIFO_n_144;
  wire U_BUF_FIFO_n_145;
  wire U_BUF_FIFO_n_146;
  wire U_BUF_FIFO_n_147;
  wire U_BUF_FIFO_n_148;
  wire U_BUF_FIFO_n_149;
  wire U_BUF_FIFO_n_150;
  wire U_BUF_FIFO_n_151;
  wire U_BUF_FIFO_n_152;
  wire U_BUF_FIFO_n_153;
  wire U_BUF_FIFO_n_154;
  wire U_BUF_FIFO_n_155;
  wire U_BUF_FIFO_n_156;
  wire U_BUF_FIFO_n_157;
  wire U_BUF_FIFO_n_158;
  wire U_BUF_FIFO_n_159;
  wire U_BUF_FIFO_n_160;
  wire U_BUF_FIFO_n_161;
  wire U_BUF_FIFO_n_162;
  wire U_BUF_FIFO_n_163;
  wire U_BUF_FIFO_n_164;
  wire U_BUF_FIFO_n_165;
  wire U_BUF_FIFO_n_166;
  wire U_BUF_FIFO_n_167;
  wire U_BUF_FIFO_n_168;
  wire U_BUF_FIFO_n_169;
  wire U_BUF_FIFO_n_170;
  wire U_BUF_FIFO_n_171;
  wire U_BUF_FIFO_n_172;
  wire U_BUF_FIFO_n_173;
  wire U_BUF_FIFO_n_174;
  wire U_BUF_FIFO_n_175;
  wire U_BUF_FIFO_n_176;
  wire U_BUF_FIFO_n_177;
  wire U_BUF_FIFO_n_178;
  wire U_BUF_FIFO_n_179;
  wire U_BUF_FIFO_n_180;
  wire U_BUF_FIFO_n_181;
  wire U_BUF_FIFO_n_182;
  wire U_BUF_FIFO_n_183;
  wire U_BUF_FIFO_n_184;
  wire U_BUF_FIFO_n_185;
  wire U_BUF_FIFO_n_186;
  wire U_BUF_FIFO_n_187;
  wire U_BUF_FIFO_n_188;
  wire U_BUF_FIFO_n_189;
  wire U_BUF_FIFO_n_190;
  wire U_BUF_FIFO_n_191;
  wire U_BUF_FIFO_n_192;
  wire U_BUF_FIFO_n_193;
  wire U_BUF_FIFO_n_194;
  wire U_BUF_FIFO_n_195;
  wire U_BUF_FIFO_n_196;
  wire U_BUF_FIFO_n_197;
  wire U_BUF_FIFO_n_198;
  wire U_BUF_FIFO_n_199;
  wire U_BUF_FIFO_n_200;
  wire U_BUF_FIFO_n_201;
  wire U_BUF_FIFO_n_202;
  wire U_BUF_FIFO_n_41;
  wire U_BUF_FIFO_n_42;
  wire U_BUF_FIFO_n_61;
  wire U_BUF_FIFO_n_62;
  wire U_BUF_FIFO_n_63;
  wire U_BUF_FIFO_n_64;
  wire U_BUF_FIFO_n_65;
  wire U_BUF_FIFO_n_66;
  wire U_BUF_FIFO_n_67;
  wire U_BUF_FIFO_n_68;
  wire U_BUF_FIFO_n_69;
  wire U_BUF_FIFO_n_70;
  wire U_BUF_FIFO_n_71;
  wire U_BUF_FIFO_n_72;
  wire U_BUF_FIFO_n_73;
  wire U_BUF_FIFO_n_74;
  wire U_BUF_FIFO_n_77;
  wire U_BUF_FIFO_n_78;
  wire U_BUF_FIFO_n_79;
  wire U_BUF_FIFO_n_80;
  wire U_BUF_FIFO_n_81;
  wire U_BUF_FIFO_n_82;
  wire U_BUF_FIFO_n_83;
  wire U_BUF_FIFO_n_84;
  wire U_BUF_FIFO_n_85;
  wire U_BUF_FIFO_n_86;
  wire U_BUF_FIFO_n_90;
  wire U_BUF_FIFO_n_91;
  wire U_BUF_FIFO_n_92;
  wire U_BUF_FIFO_n_93;
  wire U_BUF_FIFO_n_94;
  wire U_BUF_FIFO_n_95;
  wire U_BUF_FIFO_n_96;
  wire U_BUF_FIFO_n_97;
  wire U_BUF_FIFO_n_98;
  wire U_BUF_FIFO_n_99;
  wire U_ByteStuffer_n_10;
  wire U_ByteStuffer_n_11;
  wire U_ByteStuffer_n_12;
  wire U_ByteStuffer_n_68;
  wire U_ByteStuffer_n_69;
  wire U_ByteStuffer_n_70;
  wire U_ByteStuffer_n_71;
  wire U_ByteStuffer_n_72;
  wire U_ByteStuffer_n_73;
  wire U_ByteStuffer_n_74;
  wire U_ByteStuffer_n_75;
  wire U_ByteStuffer_n_76;
  wire U_ByteStuffer_n_77;
  wire U_ByteStuffer_n_78;
  wire U_ByteStuffer_n_79;
  wire U_ByteStuffer_n_8;
  wire U_ByteStuffer_n_80;
  wire U_ByteStuffer_n_81;
  wire U_ByteStuffer_n_82;
  wire U_ByteStuffer_n_83;
  wire U_ByteStuffer_n_84;
  wire U_ByteStuffer_n_85;
  wire U_ByteStuffer_n_86;
  wire U_ByteStuffer_n_87;
  wire U_ByteStuffer_n_88;
  wire U_ByteStuffer_n_89;
  wire U_ByteStuffer_n_9;
  wire U_ByteStuffer_n_90;
  wire U_ByteStuffer_n_91;
  wire U_ByteStuffer_n_92;
  wire U_CtrlSM_n_11;
  wire U_CtrlSM_n_12;
  wire U_CtrlSM_n_13;
  wire U_CtrlSM_n_27;
  wire U_CtrlSM_n_28;
  wire U_CtrlSM_n_29;
  wire U_CtrlSM_n_33;
  wire U_CtrlSM_n_34;
  wire U_CtrlSM_n_36;
  wire U_CtrlSM_n_39;
  wire U_CtrlSM_n_40;
  wire U_CtrlSM_n_41;
  wire U_CtrlSM_n_42;
  wire U_CtrlSM_n_43;
  wire U_CtrlSM_n_44;
  wire U_CtrlSM_n_45;
  wire \U_DoubleFifo/fifo1_rd ;
  wire \U_DoubleFifo/fifo2_rd ;
  wire U_FDCT_n_0;
  wire U_FDCT_n_1;
  wire U_FDCT_n_18;
  wire [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0 ;
  wire [7:0]\U_FIFO_2/U_RAMF/mem_reg__0_0 ;
  wire U_HostIF_n_10;
  wire U_HostIF_n_100;
  wire U_HostIF_n_101;
  wire U_HostIF_n_102;
  wire U_HostIF_n_103;
  wire U_HostIF_n_104;
  wire U_HostIF_n_105;
  wire U_HostIF_n_106;
  wire U_HostIF_n_107;
  wire U_HostIF_n_108;
  wire U_HostIF_n_109;
  wire U_HostIF_n_11;
  wire U_HostIF_n_110;
  wire U_HostIF_n_111;
  wire U_HostIF_n_112;
  wire U_HostIF_n_113;
  wire U_HostIF_n_114;
  wire U_HostIF_n_115;
  wire U_HostIF_n_116;
  wire U_HostIF_n_117;
  wire U_HostIF_n_118;
  wire U_HostIF_n_119;
  wire U_HostIF_n_12;
  wire U_HostIF_n_120;
  wire U_HostIF_n_121;
  wire U_HostIF_n_122;
  wire U_HostIF_n_123;
  wire U_HostIF_n_124;
  wire U_HostIF_n_125;
  wire U_HostIF_n_126;
  wire U_HostIF_n_127;
  wire U_HostIF_n_128;
  wire U_HostIF_n_129;
  wire U_HostIF_n_130;
  wire U_HostIF_n_131;
  wire U_HostIF_n_132;
  wire U_HostIF_n_133;
  wire U_HostIF_n_134;
  wire U_HostIF_n_135;
  wire U_HostIF_n_136;
  wire U_HostIF_n_137;
  wire U_HostIF_n_138;
  wire U_HostIF_n_139;
  wire U_HostIF_n_140;
  wire U_HostIF_n_141;
  wire U_HostIF_n_142;
  wire U_HostIF_n_143;
  wire U_HostIF_n_144;
  wire U_HostIF_n_145;
  wire U_HostIF_n_147;
  wire U_HostIF_n_148;
  wire U_HostIF_n_149;
  wire U_HostIF_n_150;
  wire U_HostIF_n_151;
  wire U_HostIF_n_152;
  wire U_HostIF_n_153;
  wire U_HostIF_n_154;
  wire U_HostIF_n_155;
  wire U_HostIF_n_156;
  wire U_HostIF_n_176;
  wire U_HostIF_n_177;
  wire U_HostIF_n_178;
  wire U_HostIF_n_179;
  wire U_HostIF_n_180;
  wire U_HostIF_n_181;
  wire U_HostIF_n_182;
  wire U_HostIF_n_183;
  wire U_HostIF_n_184;
  wire U_HostIF_n_185;
  wire U_HostIF_n_186;
  wire U_HostIF_n_187;
  wire U_HostIF_n_188;
  wire U_HostIF_n_189;
  wire U_HostIF_n_190;
  wire U_HostIF_n_191;
  wire U_HostIF_n_192;
  wire U_HostIF_n_193;
  wire U_HostIF_n_194;
  wire U_HostIF_n_195;
  wire U_HostIF_n_196;
  wire U_HostIF_n_197;
  wire U_HostIF_n_198;
  wire U_HostIF_n_199;
  wire U_HostIF_n_200;
  wire U_HostIF_n_201;
  wire U_HostIF_n_202;
  wire U_HostIF_n_203;
  wire U_HostIF_n_221;
  wire U_HostIF_n_222;
  wire U_HostIF_n_223;
  wire U_HostIF_n_224;
  wire U_HostIF_n_225;
  wire U_HostIF_n_226;
  wire U_HostIF_n_227;
  wire U_HostIF_n_228;
  wire U_HostIF_n_229;
  wire U_HostIF_n_230;
  wire U_HostIF_n_231;
  wire U_HostIF_n_232;
  wire U_HostIF_n_233;
  wire U_HostIF_n_234;
  wire U_HostIF_n_235;
  wire U_HostIF_n_236;
  wire U_HostIF_n_237;
  wire U_HostIF_n_238;
  wire U_HostIF_n_239;
  wire U_HostIF_n_247;
  wire U_HostIF_n_248;
  wire U_HostIF_n_249;
  wire U_HostIF_n_250;
  wire U_HostIF_n_251;
  wire U_HostIF_n_253;
  wire U_HostIF_n_254;
  wire U_HostIF_n_255;
  wire U_HostIF_n_256;
  wire U_HostIF_n_257;
  wire U_HostIF_n_272;
  wire U_HostIF_n_273;
  wire U_HostIF_n_274;
  wire U_HostIF_n_275;
  wire U_HostIF_n_276;
  wire U_HostIF_n_277;
  wire U_HostIF_n_278;
  wire U_HostIF_n_279;
  wire U_HostIF_n_280;
  wire U_HostIF_n_281;
  wire U_HostIF_n_290;
  wire U_HostIF_n_291;
  wire U_HostIF_n_292;
  wire U_HostIF_n_293;
  wire U_HostIF_n_294;
  wire U_HostIF_n_295;
  wire U_HostIF_n_296;
  wire U_HostIF_n_297;
  wire U_HostIF_n_298;
  wire U_HostIF_n_299;
  wire U_HostIF_n_3;
  wire U_HostIF_n_300;
  wire U_HostIF_n_301;
  wire U_HostIF_n_303;
  wire U_HostIF_n_304;
  wire U_HostIF_n_318;
  wire U_HostIF_n_45;
  wire U_HostIF_n_46;
  wire U_HostIF_n_47;
  wire U_HostIF_n_48;
  wire U_HostIF_n_49;
  wire U_HostIF_n_50;
  wire U_HostIF_n_51;
  wire U_HostIF_n_52;
  wire U_HostIF_n_56;
  wire U_HostIF_n_57;
  wire U_HostIF_n_58;
  wire U_HostIF_n_59;
  wire U_HostIF_n_6;
  wire U_HostIF_n_60;
  wire U_HostIF_n_61;
  wire U_HostIF_n_62;
  wire U_HostIF_n_63;
  wire U_HostIF_n_64;
  wire U_HostIF_n_65;
  wire U_HostIF_n_66;
  wire U_HostIF_n_67;
  wire U_HostIF_n_68;
  wire U_HostIF_n_69;
  wire U_HostIF_n_7;
  wire U_HostIF_n_70;
  wire U_HostIF_n_71;
  wire U_HostIF_n_72;
  wire U_HostIF_n_73;
  wire U_HostIF_n_74;
  wire U_HostIF_n_75;
  wire U_HostIF_n_76;
  wire U_HostIF_n_77;
  wire U_HostIF_n_78;
  wire U_HostIF_n_79;
  wire U_HostIF_n_8;
  wire U_HostIF_n_80;
  wire U_HostIF_n_81;
  wire U_HostIF_n_82;
  wire U_HostIF_n_83;
  wire U_HostIF_n_84;
  wire U_HostIF_n_85;
  wire U_HostIF_n_86;
  wire U_HostIF_n_87;
  wire U_HostIF_n_88;
  wire U_HostIF_n_89;
  wire U_HostIF_n_9;
  wire U_HostIF_n_90;
  wire U_HostIF_n_91;
  wire U_HostIF_n_92;
  wire U_HostIF_n_93;
  wire U_HostIF_n_94;
  wire U_HostIF_n_95;
  wire U_HostIF_n_96;
  wire U_HostIF_n_97;
  wire U_HostIF_n_98;
  wire U_HostIF_n_99;
  wire U_Huffman_n_7;
  wire U_JFIFGen_n_6;
  wire U_QUANT_TOP_n_13;
  wire U_QUANT_TOP_n_22;
  wire U_QUANT_TOP_n_23;
  wire U_QUANT_TOP_n_24;
  wire U_QUANT_TOP_n_25;
  wire U_QUANT_TOP_n_26;
  wire U_QUANT_TOP_n_27;
  wire U_QUANT_TOP_n_28;
  wire U_QUANT_TOP_n_29;
  wire U_QUANT_TOP_n_30;
  wire U_QUANT_TOP_n_31;
  wire U_QUANT_TOP_n_32;
  wire U_QUANT_TOP_n_33;
  wire U_QUANT_TOP_n_34;
  wire U_QUANT_TOP_n_35;
  wire U_QUANT_TOP_n_36;
  wire U_QUANT_TOP_n_37;
  wire U_RLE_TOP_n_1;
  wire U_RLE_TOP_n_11;
  wire \U_RleDoubleFifo/empty_reg ;
  wire \U_RleDoubleFifo/sel ;
  wire U_ZZ_TOP_n_11;
  wire U_ZZ_TOP_n_13;
  wire U_ZZ_TOP_n_14;
  wire U_ZZ_TOP_n_15;
  wire U_ZZ_TOP_n_16;
  wire U_ZZ_TOP_n_17;
  wire U_ZZ_TOP_n_18;
  wire U_ZZ_TOP_n_19;
  wire U_ZZ_TOP_n_20;
  wire U_ZZ_TOP_n_21;
  wire U_ZZ_TOP_n_22;
  wire U_ZZ_TOP_n_23;
  wire \U_rle/divalid ;
  wire \Y_reg_reg[21]_i_5 ;
  wire \Y_reg_reg[21]_i_6 ;
  wire \Y_reg_reg[21]_i_7 ;
  wire block_cnt0;
  wire bs_buf_sel;
  wire bs_fifo_empty;
  wire [7:0]bs_packed_byte;
  wire bs_ready;
  wire bs_start;
  wire counter1;
  wire counter21;
  wire \counter_reg[12]_i_96 ;
  wire data0;
  wire [6:6]dbuf_waddr;
  wire [6:6]dbuf_waddr_2;
  wire [6:6]dbuf_waddr_3;
  wire dbuf_we;
  wire dbuf_we_4;
  wire fdct_fifo_hf_full;
  wire [23:0]fdct_fifo_q;
  wire fdct_fifo_rd;
  wire fdct_ready;
  wire fdct_start;
  wire [19:0]fifo1_q;
  wire [19:0]fifo2_q;
  wire fifo_almost_full_i14_out;
  wire [7:7]hr_waddr;
  wire huf_buf_sel;
  wire huf_fifo_empty;
  wire huf_rden;
  wire huf_ready;
  wire [2:1]\huf_sm_settings[cmp_idx] ;
  wire huf_start;
  wire [0:0]\image_size_reg_reg[31] ;
  wire [0:0]\image_size_reg_reg[31]_0 ;
  wire img_size_wr;
  wire [15:0]img_size_x;
  wire [15:0]img_size_y;
  wire input_rd_cnt0;
  wire iram_fifo_afull;
  wire [23:0]iram_wdata;
  wire iram_wren;
  wire jfif_eoi;
  wire [7:0]jfif_ram_byte;
  wire [23:0]jfif_ram_wraddr;
  wire jfif_ram_wren;
  wire jfif_ready;
  wire jfif_start;
  wire jpeg_busy;
  wire jpeg_ready;
  wire last_block_reg_i_11;
  wire [15:3]minusOp;
  wire [15:3]minusOp0_in;
  wire [17:3]minusOp1_in;
  wire [18:18]minusOp3_in;
  wire [15:2]minusOp_1;
  wire [18:0]multOp;
  wire [23:0]num_enc_bytes;
  wire [6:0]out;
  wire out_mux_ctrl;
  wire outif_almost_full;
  wire [7:0]p_0_in;
  wire p_0_in_0;
  wire [15:0]prev_x;
  wire [15:0]prev_y;
  wire [6:0]qaddr;
  wire [7:0]qdata;
  wire qua_buf_sel;
  wire [0:0]qua_data;
  wire [5:0]qua_rdaddr;
  wire qua_ready;
  wire qua_start;
  wire qwren;
  wire [7:0]ram_byte;
  wire [23:0]ram_wraddr;
  wire [23:1]ram_wraddr0;
  wire ram_wren;
  wire [0:0]\rd_addr_reg[9] ;
  wire [0:0]\rd_addr_reg[9]_0 ;
  wire [15:0]rd_counter;
  wire [18:4]rd_counter_total_reg;
  wire rd_mod;
  wire [11:0]rd_mod_reg;
  wire rd_ptr;
  wire rle_buf_sel;
  wire [11:0]rle_data;
  wire [5:0]rle_rdaddr;
  wire rle_ready;
  wire [2:0]\rle_sm_settings[cmp_idx] ;
  wire rle_start;
  wire round_reg_i_2;
  wire signbit;
  wire size_wr;
  wire [1:0]size_wr_cnt;
  wire sof;
  wire [0:0]\waddr_reg_reg[5] ;
  wire [0:0]\waddr_reg_reg[5]_0 ;
  wire [0:0]\waddr_reg_reg[6] ;
  wire [0:0]\waddr_reg_reg[6]_0 ;
  wire wr_addr1;
  wire wr_addr21;
  wire wr_mod;
  wire [11:0]wr_mod_reg;
  wire [9:1]wraddr_reg;
  wire [2:2]y_line_cnt_reg;
  wire zig_ready;
  wire zig_start;
  wire zz_buf_sel;
  wire [11:0]zz_data;
  wire [5:0]zz_rd_addr;

  design_1_JpegEnc_0_0_BUF_FIFO U_BUF_FIFO
       (.CLK(CLK),
        .CO(\MULTIPLIER/neqOp ),
        .D(multOp),
        .DI(U_BUF_FIFO_n_108),
        .E(E),
        .O({U_HostIF_n_177,U_HostIF_n_178,U_HostIF_n_179}),
        .Q({rd_counter[15:3],rd_counter[0]}),
        .RST(RST),
        .S({U_HostIF_n_9,U_HostIF_n_10,U_HostIF_n_11,U_HostIF_n_12}),
        .bf_fifo_rd_s_reg(U_FDCT_n_18),
        .\counter2_reg[0]_0 (U_BUF_FIFO_n_41),
        .\counter2_reg[0]_1 (data0),
        .\counter2_reg[0]_2 (counter21),
        .\counter2_reg[12]_0 ({U_BUF_FIFO_n_185,U_BUF_FIFO_n_186,U_BUF_FIFO_n_187,U_BUF_FIFO_n_188}),
        .\counter2_reg[4]_0 ({U_BUF_FIFO_n_177,U_BUF_FIFO_n_178,U_BUF_FIFO_n_179,U_BUF_FIFO_n_180}),
        .\counter2_reg[8]_0 ({U_BUF_FIFO_n_181,U_BUF_FIFO_n_182,U_BUF_FIFO_n_183,U_BUF_FIFO_n_184}),
        .\counter2_reg[8]_1 ({U_HostIF_n_144,U_HostIF_n_145}),
        .\counter_reg[0]_0 (U_BUF_FIFO_n_42),
        .\counter_reg[0]_1 (wr_addr1),
        .\counter_reg[0]_2 (counter1),
        .\counter_reg[12]_0 ({U_BUF_FIFO_n_162,U_BUF_FIFO_n_163,U_BUF_FIFO_n_164,U_BUF_FIFO_n_165}),
        .\counter_reg[12]_i_96 (\counter_reg[12]_i_96 ),
        .\counter_reg[4]_0 ({U_BUF_FIFO_n_154,U_BUF_FIFO_n_155,U_BUF_FIFO_n_156,U_BUF_FIFO_n_157}),
        .\counter_reg[8]_0 ({U_BUF_FIFO_n_158,U_BUF_FIFO_n_159,U_BUF_FIFO_n_160,U_BUF_FIFO_n_161}),
        .\counter_reg[8]_1 ({U_HostIF_n_118,U_HostIF_n_119}),
        .\cur_cmp_idx_reg[1] (U_FDCT_n_0),
        .\data_in2_reg[11]_0 ({U_BUF_FIFO_n_117,U_BUF_FIFO_n_118,U_BUF_FIFO_n_119}),
        .\data_in_reg[11]_0 ({U_BUF_FIFO_n_114,U_BUF_FIFO_n_115,U_BUF_FIFO_n_116}),
        .\data_temp2_reg[0]_0 ({U_BUF_FIFO_n_135,U_BUF_FIFO_n_136}),
        .\data_temp2_reg[0]_1 (U_BUF_FIFO_n_137),
        .\data_temp2_reg[15]_0 (U_BUF_FIFO_n_94),
        .\data_temp2_reg[1]_0 (U_BUF_FIFO_n_109),
        .\data_temp2_reg[1]_1 ({U_BUF_FIFO_n_112,U_BUF_FIFO_n_113}),
        .\data_temp_reg[15]_0 (U_BUF_FIFO_n_93),
        .\data_temp_reg[1]_0 ({U_BUF_FIFO_n_110,U_BUF_FIFO_n_111}),
        .fdct_fifo_hf_full(fdct_fifo_hf_full),
        .fdct_fifo_hf_full_reg_0(U_BUF_FIFO_n_92),
        .fdct_fifo_hf_full_reg_1(U_BUF_FIFO_n_201),
        .fdct_fifo_rd(fdct_fifo_rd),
        .\image_size_reg_reg[14] (U_HostIF_n_221),
        .\image_size_reg_reg[15] ({U_HostIF_n_45,U_HostIF_n_46}),
        .\image_size_reg_reg[15]_0 (U_HostIF_n_202),
        .\image_size_reg_reg[15]_1 (U_HostIF_n_201),
        .\image_size_reg_reg[18] ({U_HostIF_n_189,U_HostIF_n_190,U_HostIF_n_191}),
        .\image_size_reg_reg[19] ({U_HostIF_n_223,U_HostIF_n_224,U_HostIF_n_225}),
        .\image_size_reg_reg[22] ({U_HostIF_n_180,U_HostIF_n_181,U_HostIF_n_182,U_HostIF_n_183}),
        .\image_size_reg_reg[22]_0 ({U_HostIF_n_192,U_HostIF_n_193,U_HostIF_n_194,U_HostIF_n_195}),
        .\image_size_reg_reg[23] ({U_HostIF_n_226,U_HostIF_n_227,U_HostIF_n_228,U_HostIF_n_229}),
        .\image_size_reg_reg[26] (U_HostIF_n_188),
        .\image_size_reg_reg[26]_0 ({U_HostIF_n_184,U_HostIF_n_185,U_HostIF_n_186,U_HostIF_n_187}),
        .\image_size_reg_reg[26]_1 ({U_HostIF_n_196,U_HostIF_n_197,U_HostIF_n_198,U_HostIF_n_199}),
        .\image_size_reg_reg[26]_2 (U_HostIF_n_200),
        .\image_size_reg_reg[27] ({U_HostIF_n_47,U_HostIF_n_48,U_HostIF_n_49,U_HostIF_n_50}),
        .\image_size_reg_reg[27]_0 ({U_HostIF_n_230,U_HostIF_n_231,U_HostIF_n_232,U_HostIF_n_233}),
        .\image_size_reg_reg[30] ({U_HostIF_n_234,U_HostIF_n_235,U_HostIF_n_236}),
        .\image_size_reg_reg[31] ({U_HostIF_n_51,U_HostIF_n_52}),
        .\image_size_reg_reg[31]_0 (fifo_almost_full_i14_out),
        .\image_size_reg_reg[31]_1 (U_HostIF_n_120),
        .\image_size_reg_reg[31]_2 (wr_addr21),
        .\image_size_reg_reg[31]_3 (\rd_addr_reg[9]_0 ),
        .\image_size_reg_reg[31]_4 (\image_size_reg_reg[31] ),
        .\image_size_reg_reg[31]_5 (\image_size_reg_reg[31]_0 ),
        .\image_size_reg_reg[31]_6 (U_HostIF_n_176),
        .\image_size_reg_reg[31]_7 (minusOp3_in),
        .img_size_x(img_size_x),
        .img_size_y(img_size_y),
        .\input_rd_cnt_reg[5] (U_BUF_FIFO_n_202),
        .iram_fifo_afull(iram_fifo_afull),
        .iram_wdata(iram_wdata),
        .iram_wren(iram_wren),
        .mem_reg(fdct_fifo_q),
        .minusOp1_in(minusOp1_in),
        .\rd_addr2_reg[1]_0 ({U_BUF_FIFO_n_189,U_BUF_FIFO_n_190}),
        .\rd_addr2_reg[5]_0 ({U_BUF_FIFO_n_191,U_BUF_FIFO_n_192,U_BUF_FIFO_n_193,U_BUF_FIFO_n_194}),
        .\rd_addr2_reg[9]_0 ({U_BUF_FIFO_n_195,U_BUF_FIFO_n_196,U_BUF_FIFO_n_197,U_BUF_FIFO_n_198}),
        .\rd_addr2_reg[9]_1 (U_BUF_FIFO_n_199),
        .\rd_addr_reg[1]_0 ({U_BUF_FIFO_n_166,U_BUF_FIFO_n_167}),
        .\rd_addr_reg[5]_0 ({U_BUF_FIFO_n_168,U_BUF_FIFO_n_169,U_BUF_FIFO_n_170,U_BUF_FIFO_n_171}),
        .\rd_addr_reg[9]_0 ({U_BUF_FIFO_n_172,U_BUF_FIFO_n_173,U_BUF_FIFO_n_174,U_BUF_FIFO_n_175}),
        .\rd_addr_reg[9]_1 (U_BUF_FIFO_n_176),
        .\rd_counter_total_reg[19]_0 (rd_counter_total_reg),
        .rd_mod(rd_mod),
        .\rd_mod_reg[11]_0 (rd_mod_reg),
        .rd_ptr(rd_ptr),
        .\rd_ptr_reg[12]_0 ({U_BUF_FIFO_n_95,U_BUF_FIFO_n_96,U_BUF_FIFO_n_97,U_BUF_FIFO_n_98,U_BUF_FIFO_n_99,U_BUF_FIFO_n_100,U_BUF_FIFO_n_101,U_BUF_FIFO_n_102,U_BUF_FIFO_n_103,U_BUF_FIFO_n_104,U_BUF_FIFO_n_105,U_BUF_FIFO_n_106,U_BUF_FIFO_n_107}),
        .sof(sof),
        .sof_reg_rep(U_HostIF_n_222),
        .sof_reg_rep_0(U_HostIF_n_3),
        .sof_reg_rep_1(U_HostIF_n_253),
        .sof_reg_rep_2(U_HostIF_n_256),
        .sof_reg_rep_3(U_HostIF_n_56),
        .sof_reg_rep_4({U_HostIF_n_73,U_HostIF_n_74,U_HostIF_n_75,U_HostIF_n_76,U_HostIF_n_77,U_HostIF_n_78,U_HostIF_n_79,U_HostIF_n_80,U_HostIF_n_81,U_HostIF_n_82,U_HostIF_n_83,U_HostIF_n_84,U_HostIF_n_85,U_HostIF_n_86,U_HostIF_n_87,U_HostIF_n_88}),
        .sof_reg_rep_5({U_HostIF_n_131,U_HostIF_n_132,U_HostIF_n_133,U_HostIF_n_134,U_HostIF_n_135,U_HostIF_n_136,U_HostIF_n_137,U_HostIF_n_138,U_HostIF_n_139,U_HostIF_n_140,U_HostIF_n_141,U_HostIF_n_142,U_HostIF_n_143}),
        .sof_reg_rep_6({U_HostIF_n_147,U_HostIF_n_148,U_HostIF_n_149,U_HostIF_n_150,U_HostIF_n_151,U_HostIF_n_152,U_HostIF_n_153,U_HostIF_n_154,U_HostIF_n_155,U_HostIF_n_156}),
        .sof_reg_rep__0(U_HostIF_n_7),
        .sof_reg_rep__0_0(U_HostIF_n_8),
        .sof_reg_rep__0_1(U_HostIF_n_6),
        .sof_reg_rep__0_2(U_HostIF_n_254),
        .sof_reg_rep__0_3(U_HostIF_n_255),
        .sof_reg_rep__0_4({U_HostIF_n_89,U_HostIF_n_90,U_HostIF_n_91,U_HostIF_n_92,U_HostIF_n_93,U_HostIF_n_94,U_HostIF_n_95,U_HostIF_n_96,U_HostIF_n_97,U_HostIF_n_98,U_HostIF_n_99,U_HostIF_n_100,U_HostIF_n_101,U_HostIF_n_102,U_HostIF_n_103,U_HostIF_n_104}),
        .sof_reg_rep__0_5({U_HostIF_n_57,U_HostIF_n_58,U_HostIF_n_59,U_HostIF_n_60,U_HostIF_n_61,U_HostIF_n_62,U_HostIF_n_63,U_HostIF_n_64,U_HostIF_n_65,U_HostIF_n_66,U_HostIF_n_67,U_HostIF_n_68,U_HostIF_n_69,U_HostIF_n_70,U_HostIF_n_71,U_HostIF_n_72}),
        .sof_reg_rep__0_6({U_HostIF_n_105,U_HostIF_n_106,U_HostIF_n_107,U_HostIF_n_108,U_HostIF_n_109,U_HostIF_n_110,U_HostIF_n_111,U_HostIF_n_112,U_HostIF_n_113,U_HostIF_n_114,U_HostIF_n_115,U_HostIF_n_116,U_HostIF_n_117}),
        .sof_reg_rep__0_7({U_HostIF_n_121,U_HostIF_n_122,U_HostIF_n_123,U_HostIF_n_124,U_HostIF_n_125,U_HostIF_n_126,U_HostIF_n_127,U_HostIF_n_128,U_HostIF_n_129,U_HostIF_n_130}),
        .\threshold_reg[18] (\MULTIPLIER/neqOp0_out ),
        .\threshold_reg[18]_0 (prev_y),
        .\threshold_reg[18]_1 (prev_x),
        .\wr_addr2_reg[0]_0 (U_BUF_FIFO_n_138),
        .\wr_addr2_reg[1]_0 ({U_BUF_FIFO_n_126,U_BUF_FIFO_n_127}),
        .\wr_addr2_reg[2]_0 (U_BUF_FIFO_n_131),
        .\wr_addr2_reg[7]_0 (U_BUF_FIFO_n_128),
        .\wr_addr2_reg[8]_0 ({U_BUF_FIFO_n_129,U_BUF_FIFO_n_130}),
        .\wr_addr_reg[7]_0 (U_BUF_FIFO_n_125),
        .\wr_addr_reg[8]_0 ({L[8:7],L[2:0]}),
        .\wr_addr_reg[9]_0 (U_BUF_FIFO_n_91),
        .\wr_counter_reg[12]_0 ({U_BUF_FIFO_n_147,U_BUF_FIFO_n_148,U_BUF_FIFO_n_149,U_BUF_FIFO_n_150}),
        .\wr_counter_reg[15]_0 ({U_BUF_FIFO_n_61,U_BUF_FIFO_n_62,U_BUF_FIFO_n_63,U_BUF_FIFO_n_64,U_BUF_FIFO_n_65,U_BUF_FIFO_n_66,U_BUF_FIFO_n_67,U_BUF_FIFO_n_68,U_BUF_FIFO_n_69,U_BUF_FIFO_n_70,U_BUF_FIFO_n_71,U_BUF_FIFO_n_72,U_BUF_FIFO_n_73,U_BUF_FIFO_n_74}),
        .\wr_counter_reg[15]_1 (U_BUF_FIFO_n_90),
        .\wr_counter_reg[15]_2 ({U_BUF_FIFO_n_151,U_BUF_FIFO_n_152,U_BUF_FIFO_n_153}),
        .\wr_counter_reg[15]_3 (U_BUF_FIFO_n_200),
        .\wr_counter_reg[4]_0 ({U_BUF_FIFO_n_139,U_BUF_FIFO_n_140,U_BUF_FIFO_n_141,U_BUF_FIFO_n_142}),
        .\wr_counter_reg[8]_0 ({U_BUF_FIFO_n_143,U_BUF_FIFO_n_144,U_BUF_FIFO_n_145,U_BUF_FIFO_n_146}),
        .wr_mod(wr_mod),
        .\wr_mod_reg[11]_0 (wr_mod_reg),
        .\wr_mod_reg[11]_1 (U_HostIF_n_203),
        .\wr_ptr_reg[12]_0 ({U_BUF_FIFO_n_77,U_BUF_FIFO_n_78,U_BUF_FIFO_n_79,U_BUF_FIFO_n_80,U_BUF_FIFO_n_81,U_BUF_FIFO_n_82,U_BUF_FIFO_n_83,U_BUF_FIFO_n_84,U_BUF_FIFO_n_85,U_BUF_FIFO_n_86,B}),
        .\wr_ptr_reg[1]_0 ({U_BUF_FIFO_n_132,U_BUF_FIFO_n_133}),
        .\wr_ptr_reg[1]_1 (U_BUF_FIFO_n_134));
  design_1_JpegEnc_0_0_ByteStuffer U_ByteStuffer
       (.CLK(CLK),
        .CO(U_HostIF_n_297),
        .D({wraddr_reg[9],wraddr_reg[6:5],wraddr_reg[3:1]}),
        .O({U_HostIF_n_293,U_HostIF_n_294,U_HostIF_n_295,U_HostIF_n_296}),
        .Q(num_enc_bytes),
        .RST(RST),
        .S(U_ByteStuffer_n_8),
        .bs_buf_sel(bs_buf_sel),
        .bs_fifo_empty(bs_fifo_empty),
        .bs_ready(bs_ready),
        .bs_start(bs_start),
        .\data_out_reg[7] (bs_packed_byte),
        .fifo1_rd(\U_DoubleFifo/fifo1_rd ),
        .fifo1_rd_reg(U_ByteStuffer_n_12),
        .fifo2_rd(\U_DoubleFifo/fifo2_rd ),
        .fifo2_rd_reg(U_ByteStuffer_n_11),
        .jfif_ram_wren(jfif_ram_wren),
        .out_mux_ctrl(out_mux_ctrl),
        .pb_start_o_reg(U_CtrlSM_n_42),
        .\ram_byte_reg[7]_0 (p_0_in),
        .\ram_byte_reg[7]_1 (jfif_ram_byte),
        .ram_wraddr0(ram_wraddr0),
        .\ram_wraddr_reg[23]_0 ({U_ByteStuffer_n_68,U_ByteStuffer_n_69,U_ByteStuffer_n_70,U_ByteStuffer_n_71,U_ByteStuffer_n_72,U_ByteStuffer_n_73,U_ByteStuffer_n_74,U_ByteStuffer_n_75,U_ByteStuffer_n_76,U_ByteStuffer_n_77,U_ByteStuffer_n_78,U_ByteStuffer_n_79,U_ByteStuffer_n_80,U_ByteStuffer_n_81,U_ByteStuffer_n_82,U_ByteStuffer_n_83,U_ByteStuffer_n_84,U_ByteStuffer_n_85,U_ByteStuffer_n_86,U_ByteStuffer_n_87,U_ByteStuffer_n_88,U_ByteStuffer_n_89,U_ByteStuffer_n_90,U_ByteStuffer_n_91}),
        .\ram_wraddr_reg[23]_1 (jfif_ram_wraddr),
        .ram_wren_reg_0(U_ByteStuffer_n_92),
        .sof(sof),
        .sof_reg(U_HostIF_n_292),
        .\wraddr_reg[7]_0 ({U_ByteStuffer_n_9,U_ByteStuffer_n_10}),
        .\wraddr_reg[7]_1 ({U_HostIF_n_298,U_HostIF_n_299,U_HostIF_n_300,U_HostIF_n_301}));
  design_1_JpegEnc_0_0_CtrlSM U_CtrlSM
       (.ADDRBWRADDR(rle_buf_sel),
        .CLK(CLK),
        .CO(U_HostIF_n_272),
        .DI(U_HostIF_n_257),
        .E(U_CtrlSM_n_27),
        .O(U_HostIF_n_273),
        .Q(\RSM_reg[x_cnt] ),
        .RST(RST),
        .S(U_HostIF_n_247),
        .SR(U_CtrlSM_n_28),
        .\VLC_size_reg[1]_rep__0 (U_CtrlSM_n_36),
        .block_cnt0(block_cnt0),
        .bs_buf_sel(bs_buf_sel),
        .bs_ready(bs_ready),
        .bs_start(bs_start),
        .dbuf_we(dbuf_we_4),
        .dbuf_we_0(dbuf_we),
        .divalid(\U_rle/divalid ),
        .fdct_buf_sel_s_reg(U_CtrlSM_n_41),
        .fdct_buf_sel_s_reg_0(zz_buf_sel),
        .fdct_ready(fdct_ready),
        .fdct_start(fdct_start),
        .huf_buf_sel(huf_buf_sel),
        .huf_buf_sel_s_reg(U_CtrlSM_n_42),
        .huf_ready(huf_ready),
        .\huf_sm_settings[cmp_idx] (\huf_sm_settings[cmp_idx] ),
        .huf_start(huf_start),
        .jfif_eoi(jfif_eoi),
        .jfif_ready(jfif_ready),
        .jfif_start(jfif_start),
        .jpeg_busy(jpeg_busy),
        .jpeg_ready(jpeg_ready),
        .minusOp(minusOp_1),
        .out_mux_ctrl(out_mux_ctrl),
        .outif_almost_full(outif_almost_full),
        .\prev_dc_reg_0_reg[0] (U_CtrlSM_n_29),
        .\prev_dc_reg_1_reg[0] (U_CtrlSM_n_33),
        .\prev_dc_reg_2_reg[0] (U_CtrlSM_n_34),
        .qua_buf_sel_s_reg(U_CtrlSM_n_11),
        .qua_ready(qua_ready),
        .qua_start(qua_start),
        .\rd_cnt_reg[5] (U_CtrlSM_n_40),
        .\rd_cnt_reg[5]_0 (U_CtrlSM_n_44),
        .rd_en_reg(U_JFIFGen_n_6),
        .rd_en_reg_0(U_ZZ_TOP_n_11),
        .rd_en_reg_1(U_QUANT_TOP_n_13),
        .rle_buf_sel_s_reg(U_CtrlSM_n_12),
        .rle_ready(rle_ready),
        .\rle_sm_settings[cmp_idx] (\rle_sm_settings[cmp_idx] ),
        .rle_start(rle_start),
        .sof(sof),
        .table_select_reg(U_CtrlSM_n_13),
        .\wr_cnt_reg[2] (U_RLE_TOP_n_11),
        .\wr_cnt_reg[5] (U_CtrlSM_n_39),
        .\wr_cnt_reg[5]_0 (U_CtrlSM_n_43),
        .zig_buf_sel_s_reg(U_CtrlSM_n_45),
        .zig_buf_sel_s_reg_0(qua_buf_sel),
        .zig_ready(zig_ready),
        .zig_start(zig_start));
  design_1_JpegEnc_0_0_FDCT U_FDCT
       (.ADDRARDADDR(dbuf_waddr_3),
        .ADDRBWRADDR({zz_buf_sel,zz_rd_addr}),
        .CLK(CLK),
        .\Cb_reg_reg[21]_i_5 (\Cb_reg_reg[21]_i_5 ),
        .\Cb_reg_reg[21]_i_6 (\Cb_reg_reg[21]_i_6 ),
        .\Cr_reg_reg[21]_i_5 (\Cr_reg_reg[21]_i_5 ),
        .\Cr_reg_reg[21]_i_6 (\Cr_reg_reg[21]_i_6 ),
        .E(input_rd_cnt0),
        .Q(U_FDCT_n_0),
        .RST(RST),
        .S(U_HostIF_n_303),
        .\Y_reg_reg[21]_i_5 (\Y_reg_reg[21]_i_5 ),
        .\Y_reg_reg[21]_i_6 (\Y_reg_reg[21]_i_6 ),
        .\Y_reg_reg[21]_i_7 (\Y_reg_reg[21]_i_7 ),
        .d(zz_data),
        .fdct_fifo_hf_full(fdct_fifo_hf_full),
        .fdct_fifo_hf_full_reg(U_BUF_FIFO_n_202),
        .\fdct_fifo_q_reg[23] (fdct_fifo_q),
        .fdct_fifo_rd(fdct_fifo_rd),
        .fdct_ready(fdct_ready),
        .fdct_start(fdct_start),
        .init_table_rd_reg(U_FDCT_n_18),
        .init_table_rd_reg_0(U_BUF_FIFO_n_41),
        .\input_rd_cnt_reg[5]_0 (U_FDCT_n_1),
        .minusOp(minusOp),
        .minusOp0_in(minusOp0_in),
        .p_0_in(p_0_in_0),
        .\rd_counter_total_reg[30] (counter21),
        .sof(sof),
        .sof_reg(U_HostIF_n_318),
        .sof_reg_rep(U_HostIF_n_3),
        .\y_line_cnt_reg[2]_0 (U_HostIF_n_304),
        .\y_line_cnt_reg[5]_0 (y_line_cnt_reg));
  design_1_JpegEnc_0_0_HostIF U_HostIF
       (.CLK(CLK),
        .CO(\MULTIPLIER/neqOp ),
        .D(multOp),
        .DI(U_BUF_FIFO_n_108),
        .E(E),
        .\FSM_sequential_main_state_reg[0] (U_HostIF_n_272),
        .O(O),
        .OPB_ABus(OPB_ABus),
        .OPB_BE(OPB_BE),
        .OPB_DBus_in(OPB_DBus_in),
        .OPB_DBus_out(OPB_DBus_out),
        .OPB_RNW(OPB_RNW),
        .OPB_XferAck(OPB_XferAck),
        .OPB_select(OPB_select),
        .Q({img_size_x,img_size_y}),
        .\RSM_reg[x_cnt][15] (\RSM_reg[x_cnt] ),
        .\RSM_reg[x_cnt][3] (U_HostIF_n_273),
        .RST(RST),
        .S({U_HostIF_n_9,U_HostIF_n_10,U_HostIF_n_11,U_HostIF_n_12}),
        .\block_cnt_reg[27] (U_HostIF_n_291),
        .\cmp_idx_reg[1] (input_rd_cnt0),
        .\counter2_reg[0] (U_HostIF_n_221),
        .\counter2_reg[0]_0 ({U_BUF_FIFO_n_177,U_BUF_FIFO_n_178,U_BUF_FIFO_n_179,U_BUF_FIFO_n_180}),
        .\counter2_reg[12] ({U_HostIF_n_131,U_HostIF_n_132,U_HostIF_n_133,U_HostIF_n_134,U_HostIF_n_135,U_HostIF_n_136,U_HostIF_n_137,U_HostIF_n_138,U_HostIF_n_139,U_HostIF_n_140,U_HostIF_n_141,U_HostIF_n_142,U_HostIF_n_143}),
        .\counter2_reg[12]_0 ({U_BUF_FIFO_n_185,U_BUF_FIFO_n_186,U_BUF_FIFO_n_187,U_BUF_FIFO_n_188}),
        .\counter2_reg[8] ({U_BUF_FIFO_n_117,U_BUF_FIFO_n_118,U_BUF_FIFO_n_119}),
        .\counter2_reg[8]_0 ({U_BUF_FIFO_n_181,U_BUF_FIFO_n_182,U_BUF_FIFO_n_183,U_BUF_FIFO_n_184}),
        .\counter_reg[0] (U_HostIF_n_201),
        .\counter_reg[0]_0 (U_HostIF_n_202),
        .\counter_reg[0]_1 (U_HostIF_n_203),
        .\counter_reg[0]_2 ({U_BUF_FIFO_n_154,U_BUF_FIFO_n_155,U_BUF_FIFO_n_156,U_BUF_FIFO_n_157}),
        .\counter_reg[12] ({U_HostIF_n_105,U_HostIF_n_106,U_HostIF_n_107,U_HostIF_n_108,U_HostIF_n_109,U_HostIF_n_110,U_HostIF_n_111,U_HostIF_n_112,U_HostIF_n_113,U_HostIF_n_114,U_HostIF_n_115,U_HostIF_n_116,U_HostIF_n_117}),
        .\counter_reg[12]_0 ({U_BUF_FIFO_n_162,U_BUF_FIFO_n_163,U_BUF_FIFO_n_164,U_BUF_FIFO_n_165}),
        .\counter_reg[8] ({U_BUF_FIFO_n_114,U_BUF_FIFO_n_115,U_BUF_FIFO_n_116}),
        .\counter_reg[8]_0 ({U_BUF_FIFO_n_158,U_BUF_FIFO_n_159,U_BUF_FIFO_n_160,U_BUF_FIFO_n_161}),
        .\data_temp2_reg[15] ({U_HostIF_n_73,U_HostIF_n_74,U_HostIF_n_75,U_HostIF_n_76,U_HostIF_n_77,U_HostIF_n_78,U_HostIF_n_79,U_HostIF_n_80,U_HostIF_n_81,U_HostIF_n_82,U_HostIF_n_83,U_HostIF_n_84,U_HostIF_n_85,U_HostIF_n_86,U_HostIF_n_87,U_HostIF_n_88}),
        .\data_temp_reg[15] ({U_HostIF_n_57,U_HostIF_n_58,U_HostIF_n_59,U_HostIF_n_60,U_HostIF_n_61,U_HostIF_n_62,U_HostIF_n_63,U_HostIF_n_64,U_HostIF_n_65,U_HostIF_n_66,U_HostIF_n_67,U_HostIF_n_68,U_HostIF_n_69,U_HostIF_n_70,U_HostIF_n_71,U_HostIF_n_72}),
        .\do1_reg[15] ({U_BUF_FIFO_n_77,U_BUF_FIFO_n_78,U_BUF_FIFO_n_79,U_BUF_FIFO_n_80,U_BUF_FIFO_n_81,U_BUF_FIFO_n_82,U_BUF_FIFO_n_83,U_BUF_FIFO_n_84,U_BUF_FIFO_n_85,U_BUF_FIFO_n_86,B}),
        .\do1_reg[3] (U_BUF_FIFO_n_134),
        .\do1_reg[3]_0 (U_BUF_FIFO_n_93),
        .\do1_reg[5] ({U_BUF_FIFO_n_132,U_BUF_FIFO_n_133}),
        .\do1_reg[5]_0 ({U_BUF_FIFO_n_110,U_BUF_FIFO_n_111}),
        .\do2_reg[15] ({U_BUF_FIFO_n_95,U_BUF_FIFO_n_96,U_BUF_FIFO_n_97,U_BUF_FIFO_n_98,U_BUF_FIFO_n_99,U_BUF_FIFO_n_100,U_BUF_FIFO_n_101,U_BUF_FIFO_n_102,U_BUF_FIFO_n_103,U_BUF_FIFO_n_104,U_BUF_FIFO_n_105,U_BUF_FIFO_n_106,U_BUF_FIFO_n_107}),
        .\do2_reg[3] (U_BUF_FIFO_n_137),
        .\do2_reg[3]_0 (U_BUF_FIFO_n_109),
        .\do2_reg[3]_1 (U_BUF_FIFO_n_94),
        .\do2_reg[5] ({U_BUF_FIFO_n_135,U_BUF_FIFO_n_136}),
        .\do2_reg[5]_0 ({U_BUF_FIFO_n_112,U_BUF_FIFO_n_113}),
        .eoi_fdct_reg(U_HostIF_n_304),
        .eoi_fdct_reg_0(minusOp),
        .fdct_fifo_hf_full(fdct_fifo_hf_full),
        .fdct_fifo_hf_full_reg(fifo_almost_full_i14_out),
        .fdct_fifo_hf_full_reg_0(U_HostIF_n_3),
        .fdct_fifo_hf_full_reg_1(U_HostIF_n_176),
        .fdct_fifo_hf_full_reg_2(U_HostIF_n_222),
        .fdct_fifo_rd(fdct_fifo_rd),
        .fifo_almost_full_i_reg({U_HostIF_n_223,U_HostIF_n_224,U_HostIF_n_225}),
        .fifo_almost_full_i_reg_0({U_HostIF_n_226,U_HostIF_n_227,U_HostIF_n_228,U_HostIF_n_229}),
        .fifo_almost_full_i_reg_1({U_HostIF_n_230,U_HostIF_n_231,U_HostIF_n_232,U_HostIF_n_233}),
        .fifo_almost_full_i_reg_2({U_HostIF_n_234,U_HostIF_n_235,U_HostIF_n_236}),
        .\fram1_line_cnt_reg[1] (U_HostIF_n_318),
        .\hr_data_reg[7] ({U_HostIF_n_274,U_HostIF_n_275,U_HostIF_n_276,U_HostIF_n_277,U_HostIF_n_278,U_HostIF_n_279,U_HostIF_n_280,U_HostIF_n_281}),
        .\hr_waddr_reg[3] ({U_HostIF_n_248,U_HostIF_n_249,U_HostIF_n_250}),
        .\hr_waddr_reg[3]_0 (U_HostIF_n_290),
        .\hr_waddr_reg[7] ({U_HostIF_n_237,U_HostIF_n_238,U_HostIF_n_239}),
        .\hr_waddr_reg[7]_0 (U_HostIF_n_251),
        .\image_size_reg_reg[31]_0 (\MULTIPLIER/neqOp0_out ),
        .\image_size_reg_reg[31]_1 (U_BUF_FIFO_n_201),
        .\image_size_reg_reg[31]_2 (U_BUF_FIFO_n_200),
        .\image_size_reg_reg[31]_3 (S),
        .\image_size_reg_reg[31]_4 (U_BUF_FIFO_n_176),
        .\image_size_reg_reg[31]_5 (U_BUF_FIFO_n_199),
        .img_size_wr(img_size_wr),
        .init_table_rd_reg(U_BUF_FIFO_n_41),
        .init_table_wr_reg(U_BUF_FIFO_n_42),
        .iram_wren(iram_wren),
        .jfif_start_reg(U_HostIF_n_247),
        .jfif_start_reg_0(U_HostIF_n_257),
        .jpeg_busy_reg(jpeg_busy),
        .jpeg_ready(jpeg_ready),
        .mem_reg(qaddr),
        .mem_reg_0(qdata),
        .minusOp(minusOp_1),
        .minusOp0_in(minusOp0_in),
        .minusOp1_in(minusOp1_in),
        .\num_enc_bytes_reg[23] (num_enc_bytes),
        .p_0_in(p_0_in_0),
        .\prev_x_reg[15] (prev_x),
        .\prev_y_reg[15] (prev_y),
        .\qaddr_reg[6]_0 (hr_waddr),
        .qwren(qwren),
        .\rd_addr2_reg[9] ({U_HostIF_n_147,U_HostIF_n_148,U_HostIF_n_149,U_HostIF_n_150,U_HostIF_n_151,U_HostIF_n_152,U_HostIF_n_153,U_HostIF_n_154,U_HostIF_n_155,U_HostIF_n_156}),
        .\rd_addr_reg[0] (U_HostIF_n_6),
        .\rd_addr_reg[0]_0 (U_HostIF_n_8),
        .\rd_addr_reg[9] ({U_HostIF_n_121,U_HostIF_n_122,U_HostIF_n_123,U_HostIF_n_124,U_HostIF_n_125,U_HostIF_n_126,U_HostIF_n_127,U_HostIF_n_128,U_HostIF_n_129,U_HostIF_n_130}),
        .\rd_addr_reg[9]_0 (\rd_addr_reg[9]_0 ),
        .\rd_addr_reg[9]_1 (\rd_addr_reg[9] ),
        .\rd_counter_reg[0] (U_HostIF_n_56),
        .\rd_counter_reg[0]_0 ({U_BUF_FIFO_n_126,U_BUF_FIFO_n_127}),
        .\rd_counter_reg[0]_1 ({U_BUF_FIFO_n_189,U_BUF_FIFO_n_190}),
        .\rd_counter_reg[12] ({U_BUF_FIFO_n_129,U_BUF_FIFO_n_130}),
        .\rd_counter_reg[12]_0 (U_BUF_FIFO_n_128),
        .\rd_counter_reg[12]_1 ({U_BUF_FIFO_n_195,U_BUF_FIFO_n_196,U_BUF_FIFO_n_197,U_BUF_FIFO_n_198}),
        .\rd_counter_reg[15] ({rd_counter[15:3],rd_counter[0]}),
        .\rd_counter_reg[2] (U_BUF_FIFO_n_92),
        .\rd_counter_reg[2]_0 (U_BUF_FIFO_n_138),
        .\rd_counter_reg[8] (U_BUF_FIFO_n_131),
        .\rd_counter_reg[8]_0 ({U_BUF_FIFO_n_191,U_BUF_FIFO_n_192,U_BUF_FIFO_n_193,U_BUF_FIFO_n_194}),
        .\rd_counter_total_reg[18] (rd_counter_total_reg),
        .\rd_counter_total_reg[30] (counter21),
        .\rd_counter_total_reg[3] (U_HostIF_n_253),
        .rd_mod(rd_mod),
        .\rd_mod_reg[11] (rd_mod_reg),
        .\rd_mod_reg[15] (data0),
        .\rd_mod_reg[3] (U_HostIF_n_256),
        .rd_ptr(rd_ptr),
        .\rd_ptr_reg[11] ({U_HostIF_n_196,U_HostIF_n_197,U_HostIF_n_198,U_HostIF_n_199}),
        .\rd_ptr_reg[12] (U_HostIF_n_200),
        .\rd_ptr_reg[3] ({U_HostIF_n_189,U_HostIF_n_190,U_HostIF_n_191}),
        .\rd_ptr_reg[7] ({U_HostIF_n_192,U_HostIF_n_193,U_HostIF_n_194,U_HostIF_n_195}),
        .size_wr(size_wr),
        .size_wr_cnt(size_wr_cnt),
        .sof(sof),
        .start_int_reg(U_FDCT_n_1),
        .\threshold_reg[18] ({U_HostIF_n_45,U_HostIF_n_46}),
        .\threshold_reg[18]_0 ({U_HostIF_n_47,U_HostIF_n_48,U_HostIF_n_49,U_HostIF_n_50}),
        .\threshold_reg[18]_1 ({U_HostIF_n_51,U_HostIF_n_52}),
        .\wr_addr2_reg[0] (wr_addr21),
        .\wr_addr2_reg[8] ({U_HostIF_n_144,U_HostIF_n_145}),
        .\wr_addr_reg[8] ({U_HostIF_n_118,U_HostIF_n_119}),
        .\wr_addr_reg[9] (CO),
        .\wr_addr_reg[9]_0 (U_HostIF_n_120),
        .\wr_counter_reg[0] ({U_BUF_FIFO_n_139,U_BUF_FIFO_n_140,U_BUF_FIFO_n_141,U_BUF_FIFO_n_142}),
        .\wr_counter_reg[0]_0 ({U_BUF_FIFO_n_166,U_BUF_FIFO_n_167}),
        .\wr_counter_reg[12] ({U_BUF_FIFO_n_147,U_BUF_FIFO_n_148,U_BUF_FIFO_n_149,U_BUF_FIFO_n_150}),
        .\wr_counter_reg[12]_0 ({L[8:7],L[2:0]}),
        .\wr_counter_reg[12]_1 (U_BUF_FIFO_n_125),
        .\wr_counter_reg[12]_2 ({U_BUF_FIFO_n_172,U_BUF_FIFO_n_173,U_BUF_FIFO_n_174,U_BUF_FIFO_n_175}),
        .\wr_counter_reg[15] (minusOp3_in),
        .\wr_counter_reg[15]_0 ({U_HostIF_n_89,U_HostIF_n_90,U_HostIF_n_91,U_HostIF_n_92,U_HostIF_n_93,U_HostIF_n_94,U_HostIF_n_95,U_HostIF_n_96,U_HostIF_n_97,U_HostIF_n_98,U_HostIF_n_99,U_HostIF_n_100,U_HostIF_n_101,U_HostIF_n_102,U_HostIF_n_103,U_HostIF_n_104}),
        .\wr_counter_reg[15]_1 ({U_BUF_FIFO_n_61,U_BUF_FIFO_n_62,U_BUF_FIFO_n_63,U_BUF_FIFO_n_64,U_BUF_FIFO_n_65,U_BUF_FIFO_n_66,U_BUF_FIFO_n_67,U_BUF_FIFO_n_68,U_BUF_FIFO_n_69,U_BUF_FIFO_n_70,U_BUF_FIFO_n_71,U_BUF_FIFO_n_72,U_BUF_FIFO_n_73,U_BUF_FIFO_n_74}),
        .\wr_counter_reg[15]_2 ({U_BUF_FIFO_n_151,U_BUF_FIFO_n_152,U_BUF_FIFO_n_153}),
        .\wr_counter_reg[2] (U_BUF_FIFO_n_90),
        .\wr_counter_reg[2]_0 (U_BUF_FIFO_n_91),
        .\wr_counter_reg[8] ({U_BUF_FIFO_n_143,U_BUF_FIFO_n_144,U_BUF_FIFO_n_145,U_BUF_FIFO_n_146}),
        .\wr_counter_reg[8]_0 ({U_BUF_FIFO_n_168,U_BUF_FIFO_n_169,U_BUF_FIFO_n_170,U_BUF_FIFO_n_171}),
        .\wr_counter_total_reg[30] (counter1),
        .\wr_counter_total_reg[31] (U_HostIF_n_7),
        .\wr_counter_total_reg[3] (U_HostIF_n_254),
        .wr_mod(wr_mod),
        .\wr_mod_reg[11] (wr_mod_reg),
        .\wr_mod_reg[15] (wr_addr1),
        .\wr_mod_reg[3] (U_HostIF_n_255),
        .\wr_ptr_reg[12] ({U_HostIF_n_184,U_HostIF_n_185,U_HostIF_n_186,U_HostIF_n_187}),
        .\wr_ptr_reg[12]_0 (U_HostIF_n_188),
        .\wr_ptr_reg[5] ({U_HostIF_n_177,U_HostIF_n_178,U_HostIF_n_179}),
        .\wr_ptr_reg[9] ({U_HostIF_n_180,U_HostIF_n_181,U_HostIF_n_182,U_HostIF_n_183}),
        .\wraddr_reg[0] (U_ByteStuffer_n_8),
        .\wraddr_reg[11] (U_HostIF_n_292),
        .\wraddr_reg[11]_0 (U_HostIF_n_297),
        .\wraddr_reg[3] ({U_HostIF_n_293,U_HostIF_n_294,U_HostIF_n_295,U_HostIF_n_296}),
        .\wraddr_reg[7] ({U_HostIF_n_298,U_HostIF_n_299,U_HostIF_n_300,U_HostIF_n_301}),
        .\wraddr_reg[7]_0 ({U_ByteStuffer_n_9,U_ByteStuffer_n_10}),
        .\wraddr_reg[9] ({wraddr_reg[9],wraddr_reg[6:5],wraddr_reg[3:1]}),
        .\y_line_cnt_reg[15] (U_HostIF_n_303),
        .\y_line_cnt_reg[2] (y_line_cnt_reg));
  design_1_JpegEnc_0_0_Huffman U_Huffman
       (.CLK(CLK),
        .DOBDO(DOBDO),
        .E(\U_RleDoubleFifo/sel ),
        .\G_REG_SM[5].Reg_reg[5][cmp_idx][1] (U_CtrlSM_n_36),
        .O411(O411),
        .O412(O412),
        .O413(O413),
        .Q({img_size_x,img_size_y}),
        .RST(RST),
        .\U_FIFO_2/U_RAMF/mem_reg__0 (\U_FIFO_2/U_RAMF/mem_reg__0 ),
        .\U_FIFO_2/U_RAMF/mem_reg__0_0 (\U_FIFO_2/U_RAMF/mem_reg__0_0 ),
        .block_cnt0(block_cnt0),
        .bs_buf_sel(bs_buf_sel),
        .bs_fifo_empty(bs_fifo_empty),
        .empty_reg(\U_RleDoubleFifo/empty_reg ),
        .empty_reg_reg(U_RLE_TOP_n_1),
        .fifo1_q(fifo1_q),
        .fifo1_rd(\U_DoubleFifo/fifo1_rd ),
        .fifo2_q(fifo2_q),
        .fifo2_rd(\U_DoubleFifo/fifo2_rd ),
        .huf_buf_sel(huf_buf_sel),
        .huf_fifo_empty(huf_fifo_empty),
        .huf_rd_req_s_reg(U_ByteStuffer_n_12),
        .huf_rd_req_s_reg_0(U_ByteStuffer_n_11),
        .huf_rden(huf_rden),
        .huf_ready(huf_ready),
        .\huf_sm_settings[cmp_idx] (\huf_sm_settings[cmp_idx] ),
        .huf_start(huf_start),
        .last_block_reg_i_11(last_block_reg_i_11),
        .\latch_byte_reg[7] (bs_packed_byte),
        .out(out),
        .pb_start_o_reg(U_CtrlSM_n_12),
        .\raddr_reg_reg[5] (U_Huffman_n_7),
        .sof(sof),
        .sof_reg(U_HostIF_n_291),
        .\waddr_reg_reg[6] (\waddr_reg_reg[6] ),
        .\waddr_reg_reg[6]_0 (\waddr_reg_reg[6]_0 ));
  design_1_JpegEnc_0_0_JFIFGen U_JFIFGen
       (.CLK(CLK),
        .D({U_HostIF_n_274,U_HostIF_n_275,U_HostIF_n_276,U_HostIF_n_277,U_HostIF_n_278,U_HostIF_n_279,U_HostIF_n_280,U_HostIF_n_281}),
        .E(U_CtrlSM_n_27),
        .Q(num_enc_bytes),
        .RST(RST),
        .\hr_waddr_reg[1]_0 (size_wr_cnt),
        .\hr_waddr_reg[7]_0 (hr_waddr),
        .img_size_wr(img_size_wr),
        .jfif_eoi(jfif_eoi),
        .jfif_ram_wren(jfif_ram_wren),
        .jfif_ready(jfif_ready),
        .jfif_start(jfif_start),
        .\qaddr_reg[4] ({U_HostIF_n_237,U_HostIF_n_238,U_HostIF_n_239}),
        .\qaddr_reg[6] ({qaddr[6],qaddr[1:0]}),
        .\qaddr_reg[6]_0 (U_HostIF_n_290),
        .\qaddr_reg[6]_1 ({U_HostIF_n_248,U_HostIF_n_249,U_HostIF_n_250}),
        .qwren(qwren),
        .\ram_byte_reg[7]_0 (jfif_ram_byte),
        .ram_wraddr0(ram_wraddr0),
        .\ram_wraddr_reg[23]_0 (jfif_ram_wraddr),
        .\rd_cnt_reg[3]_0 (U_JFIFGen_n_6),
        .size_wr(size_wr),
        .size_wr_reg_0(U_HostIF_n_251));
  design_1_JpegEnc_0_0_OutMux U_OutMux
       (.CLK(CLK),
        .D(p_0_in),
        .RST(RST),
        .ram_byte(ram_byte),
        .ram_wraddr(ram_wraddr),
        .\ram_wraddr_reg[23]_0 ({U_ByteStuffer_n_68,U_ByteStuffer_n_69,U_ByteStuffer_n_70,U_ByteStuffer_n_71,U_ByteStuffer_n_72,U_ByteStuffer_n_73,U_ByteStuffer_n_74,U_ByteStuffer_n_75,U_ByteStuffer_n_76,U_ByteStuffer_n_77,U_ByteStuffer_n_78,U_ByteStuffer_n_79,U_ByteStuffer_n_80,U_ByteStuffer_n_81,U_ByteStuffer_n_82,U_ByteStuffer_n_83,U_ByteStuffer_n_84,U_ByteStuffer_n_85,U_ByteStuffer_n_86,U_ByteStuffer_n_87,U_ByteStuffer_n_88,U_ByteStuffer_n_89,U_ByteStuffer_n_90,U_ByteStuffer_n_91}),
        .ram_wren(ram_wren),
        .ram_wren_reg_0(U_ByteStuffer_n_92));
  design_1_JpegEnc_0_0_QUANT_TOP U_QUANT_TOP
       (.ADDRARDADDR(dbuf_waddr_2),
        .ADDRBWRADDR({rle_buf_sel,rle_rdaddr}),
        .CLK(CLK),
        .D({U_QUANT_TOP_n_26,U_QUANT_TOP_n_27,U_QUANT_TOP_n_28,U_QUANT_TOP_n_29,U_QUANT_TOP_n_30,U_QUANT_TOP_n_31,U_QUANT_TOP_n_32,U_QUANT_TOP_n_33,U_QUANT_TOP_n_34,U_QUANT_TOP_n_35,U_QUANT_TOP_n_36,U_QUANT_TOP_n_37}),
        .DOBDO(rle_data),
        .E(U_CtrlSM_n_43),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][1] (U_CtrlSM_n_13),
        .RST(RST),
        .S({U_QUANT_TOP_n_22,U_QUANT_TOP_n_23,U_QUANT_TOP_n_24,U_QUANT_TOP_n_25}),
        .dbuf_we(dbuf_we),
        .mem_reg({qua_buf_sel,qua_rdaddr}),
        .mem_reg_0(dbuf_waddr),
        .mem_reg_1({signbit,qua_data}),
        .mem_reg_2({U_ZZ_TOP_n_13,U_ZZ_TOP_n_14,U_ZZ_TOP_n_15,U_ZZ_TOP_n_16,U_ZZ_TOP_n_17,U_ZZ_TOP_n_18,U_ZZ_TOP_n_19,U_ZZ_TOP_n_20,U_ZZ_TOP_n_21,U_ZZ_TOP_n_22,U_ZZ_TOP_n_23}),
        .pb_start_o_reg(U_CtrlSM_n_45),
        .pb_start_o_reg_0(U_CtrlSM_n_44),
        .\qaddr_reg[6] (qaddr),
        .\qdata_reg[7] (qdata),
        .qua_ready(qua_ready),
        .qua_start(qua_start),
        .qwren(qwren),
        .\rd_en_d_reg[0]_0 (U_QUANT_TOP_n_13),
        .round_reg_i_2(round_reg_i_2),
        .sof(sof));
  design_1_JpegEnc_0_0_RLE_TOP U_RLE_TOP
       (.ADDRARDADDR(dbuf_waddr_2),
        .ADDRBWRADDR({rle_buf_sel,rle_rdaddr}),
        .CLK(CLK),
        .D({U_QUANT_TOP_n_26,U_QUANT_TOP_n_27,U_QUANT_TOP_n_28,U_QUANT_TOP_n_29,U_QUANT_TOP_n_30,U_QUANT_TOP_n_31,U_QUANT_TOP_n_32,U_QUANT_TOP_n_33,U_QUANT_TOP_n_34,U_QUANT_TOP_n_35,U_QUANT_TOP_n_36,U_QUANT_TOP_n_37}),
        .DOBDO(rle_data),
        .E(\waddr_reg_reg[5] ),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][1] (U_CtrlSM_n_29),
        .Q(\U_FIFO_1/U_RAMF/mem_reg ),
        .RST(RST),
        .S({U_QUANT_TOP_n_22,U_QUANT_TOP_n_23,U_QUANT_TOP_n_24,U_QUANT_TOP_n_25}),
        .SR(U_CtrlSM_n_28),
        .\U_FIFO_1/U_RAMF/mem_reg (O351),
        .\U_FIFO_2/U_RAMF/mem_reg (O352),
        .\U_FIFO_2/U_RAMF/mem_reg_0 (O353),
        .\U_FIFO_2/U_RAMF/mem_reg_1 (Q),
        .divalid(\U_rle/divalid ),
        .divalid_reg(U_CtrlSM_n_34),
        .divalid_reg_0(U_CtrlSM_n_33),
        .empty_reg(\U_RleDoubleFifo/empty_reg ),
        .empty_reg_reg(U_RLE_TOP_n_1),
        .huf_buf_sel(huf_buf_sel),
        .huf_fifo_empty(huf_fifo_empty),
        .huf_rden(huf_rden),
        .pb_start_o_reg(U_CtrlSM_n_11),
        .rle_buf_sel_s_reg(\U_RleDoubleFifo/sel ),
        .rle_buf_sel_s_reg_0(U_Huffman_n_7),
        .rle_ready(rle_ready),
        .\rle_sm_settings[cmp_idx] (\rle_sm_settings[cmp_idx] ),
        .rle_start(rle_start),
        .\runlength_reg_reg[3] (U_RLE_TOP_n_11),
        .\waddr_reg_reg[5] (\waddr_reg_reg[5]_0 ));
  design_1_JpegEnc_0_0_ZZ_TOP U_ZZ_TOP
       (.ADDRARDADDR(dbuf_waddr_3),
        .ADDRBWRADDR({zz_buf_sel,zz_rd_addr}),
        .CLK(CLK),
        .E(U_CtrlSM_n_40),
        .RST(RST),
        .d(zz_data),
        .dbuf_we(dbuf_we_4),
        .\dividend_d1_reg[11] ({U_ZZ_TOP_n_13,U_ZZ_TOP_n_14,U_ZZ_TOP_n_15,U_ZZ_TOP_n_16,U_ZZ_TOP_n_17,U_ZZ_TOP_n_18,U_ZZ_TOP_n_19,U_ZZ_TOP_n_20,U_ZZ_TOP_n_21,U_ZZ_TOP_n_22,U_ZZ_TOP_n_23}),
        .pb_start_o_reg(U_CtrlSM_n_41),
        .pb_start_o_reg_0(U_CtrlSM_n_39),
        .\rd_en_d_reg[0]_0 (U_ZZ_TOP_n_11),
        .signbit_d1_reg({signbit,qua_data}),
        .zig_buf_sel_s_reg(dbuf_waddr),
        .zig_buf_sel_s_reg_0({qua_buf_sel,qua_rdaddr}),
        .zig_ready(zig_ready),
        .zig_start(zig_start));
endmodule

module design_1_JpegEnc_0_0_MDCT
   (odv_d3_reg_c,
    odv_d4_reg_c,
    odv_d5_reg_c,
    mdct_odval,
    E,
    dcto,
    CLK,
    RST,
    mdct_data_in,
    full_reg_reg,
    \fram1_rd_d_reg[8] );
  output odv_d3_reg_c;
  output odv_d4_reg_c;
  output odv_d5_reg_c;
  output mdct_odval;
  output [0:0]E;
  output [11:0]dcto;
  input CLK;
  input RST;
  input [7:0]mdct_data_in;
  input full_reg_reg;
  input [0:0]\fram1_rd_d_reg[8] ;

  wire CLK;
  wire [0:0]E;
  wire \G_ROM_ST1[0].U1_ROME_n_0 ;
  wire \G_ROM_ST1[0].U1_ROME_n_13 ;
  wire \G_ROM_ST1[0].U1_ROMO_n_0 ;
  wire \G_ROM_ST1[0].U1_ROMO_n_13 ;
  wire \G_ROM_ST1[0].U1_ROMO_n_14 ;
  wire \G_ROM_ST1[0].U1_ROMO_n_15 ;
  wire \G_ROM_ST1[0].U1_ROMO_n_16 ;
  wire \G_ROM_ST1[1].U1_ROME_n_16 ;
  wire \G_ROM_ST1[1].U1_ROME_n_4 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_0 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_1 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_10 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_11 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_13 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_14 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_2 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_3 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_4 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_5 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_6 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_7 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_8 ;
  wire \G_ROM_ST1[1].U1_ROMO_n_9 ;
  wire \G_ROM_ST1[2].U1_ROME_n_0 ;
  wire \G_ROM_ST1[2].U1_ROME_n_1 ;
  wire \G_ROM_ST1[2].U1_ROMO_n_0 ;
  wire \G_ROM_ST1[2].U1_ROMO_n_1 ;
  wire \G_ROM_ST2[0].U2_ROME_n_0 ;
  wire \G_ROM_ST2[0].U2_ROME_n_13 ;
  wire \G_ROM_ST2[0].U2_ROMO_n_0 ;
  wire \G_ROM_ST2[0].U2_ROMO_n_13 ;
  wire \G_ROM_ST2[0].U2_ROMO_n_14 ;
  wire \G_ROM_ST2[0].U2_ROMO_n_15 ;
  wire \G_ROM_ST2[0].U2_ROMO_n_16 ;
  wire \G_ROM_ST2[1].U2_ROME_n_16 ;
  wire \G_ROM_ST2[1].U2_ROME_n_4 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_0 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_1 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_10 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_11 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_13 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_14 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_2 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_3 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_4 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_5 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_6 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_7 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_8 ;
  wire \G_ROM_ST2[1].U2_ROMO_n_9 ;
  wire \G_ROM_ST2[2].U2_ROME_n_0 ;
  wire \G_ROM_ST2[2].U2_ROME_n_1 ;
  wire \G_ROM_ST2[2].U2_ROMO_n_0 ;
  wire \G_ROM_ST2[2].U2_ROMO_n_1 ;
  wire [4:4]RESIZE;
  wire [15:5]RESIZE0_in;
  wire [15:5]RESIZE0_in_0;
  wire [4:4]RESIZE_1;
  wire RST;
  wire U_DBUFCTL_n_2;
  wire U_DCT1D_n_100;
  wire U_DCT1D_n_101;
  wire U_DCT1D_n_102;
  wire U_DCT1D_n_103;
  wire U_DCT1D_n_104;
  wire U_DCT1D_n_105;
  wire U_DCT1D_n_106;
  wire U_DCT1D_n_107;
  wire U_DCT1D_n_108;
  wire U_DCT1D_n_109;
  wire U_DCT1D_n_110;
  wire U_DCT1D_n_111;
  wire U_DCT1D_n_112;
  wire U_DCT1D_n_113;
  wire U_DCT1D_n_114;
  wire U_DCT1D_n_115;
  wire U_DCT1D_n_116;
  wire U_DCT1D_n_117;
  wire U_DCT1D_n_118;
  wire U_DCT1D_n_119;
  wire U_DCT1D_n_120;
  wire U_DCT1D_n_121;
  wire U_DCT1D_n_122;
  wire U_DCT1D_n_123;
  wire U_DCT1D_n_124;
  wire U_DCT1D_n_125;
  wire U_DCT1D_n_126;
  wire U_DCT1D_n_127;
  wire U_DCT1D_n_128;
  wire U_DCT1D_n_129;
  wire U_DCT1D_n_130;
  wire U_DCT1D_n_131;
  wire U_DCT1D_n_132;
  wire U_DCT1D_n_133;
  wire U_DCT1D_n_134;
  wire U_DCT1D_n_135;
  wire U_DCT1D_n_136;
  wire U_DCT1D_n_137;
  wire U_DCT1D_n_138;
  wire U_DCT1D_n_139;
  wire U_DCT1D_n_140;
  wire U_DCT1D_n_141;
  wire U_DCT1D_n_142;
  wire U_DCT1D_n_143;
  wire U_DCT1D_n_144;
  wire U_DCT1D_n_145;
  wire U_DCT1D_n_146;
  wire U_DCT1D_n_147;
  wire U_DCT1D_n_148;
  wire U_DCT1D_n_149;
  wire U_DCT1D_n_15;
  wire U_DCT1D_n_150;
  wire U_DCT1D_n_151;
  wire U_DCT1D_n_152;
  wire U_DCT1D_n_153;
  wire U_DCT1D_n_154;
  wire U_DCT1D_n_155;
  wire U_DCT1D_n_156;
  wire U_DCT1D_n_157;
  wire U_DCT1D_n_158;
  wire U_DCT1D_n_159;
  wire U_DCT1D_n_16;
  wire U_DCT1D_n_160;
  wire U_DCT1D_n_161;
  wire U_DCT1D_n_162;
  wire U_DCT1D_n_163;
  wire U_DCT1D_n_164;
  wire U_DCT1D_n_165;
  wire U_DCT1D_n_166;
  wire U_DCT1D_n_167;
  wire U_DCT1D_n_168;
  wire U_DCT1D_n_169;
  wire U_DCT1D_n_170;
  wire U_DCT1D_n_171;
  wire U_DCT1D_n_172;
  wire U_DCT1D_n_173;
  wire U_DCT1D_n_174;
  wire U_DCT1D_n_175;
  wire U_DCT1D_n_176;
  wire U_DCT1D_n_177;
  wire U_DCT1D_n_178;
  wire U_DCT1D_n_179;
  wire U_DCT1D_n_180;
  wire U_DCT1D_n_181;
  wire U_DCT1D_n_182;
  wire U_DCT1D_n_183;
  wire U_DCT1D_n_184;
  wire U_DCT1D_n_185;
  wire U_DCT1D_n_60;
  wire U_DCT1D_n_61;
  wire U_DCT1D_n_62;
  wire U_DCT1D_n_63;
  wire U_DCT1D_n_64;
  wire U_DCT1D_n_65;
  wire U_DCT1D_n_66;
  wire U_DCT1D_n_67;
  wire U_DCT1D_n_68;
  wire U_DCT1D_n_69;
  wire U_DCT1D_n_70;
  wire U_DCT1D_n_71;
  wire U_DCT1D_n_72;
  wire U_DCT1D_n_73;
  wire U_DCT1D_n_74;
  wire U_DCT1D_n_75;
  wire U_DCT1D_n_76;
  wire U_DCT1D_n_77;
  wire U_DCT1D_n_78;
  wire U_DCT1D_n_79;
  wire U_DCT1D_n_80;
  wire U_DCT1D_n_81;
  wire U_DCT1D_n_82;
  wire U_DCT1D_n_83;
  wire U_DCT1D_n_84;
  wire U_DCT1D_n_85;
  wire U_DCT1D_n_86;
  wire U_DCT1D_n_87;
  wire U_DCT1D_n_88;
  wire U_DCT1D_n_89;
  wire U_DCT1D_n_90;
  wire U_DCT1D_n_91;
  wire U_DCT1D_n_92;
  wire U_DCT1D_n_93;
  wire U_DCT1D_n_94;
  wire U_DCT1D_n_95;
  wire U_DCT1D_n_96;
  wire U_DCT1D_n_97;
  wire U_DCT1D_n_98;
  wire U_DCT1D_n_99;
  wire U_DCT2D_n_100;
  wire U_DCT2D_n_101;
  wire U_DCT2D_n_102;
  wire U_DCT2D_n_103;
  wire U_DCT2D_n_104;
  wire U_DCT2D_n_105;
  wire U_DCT2D_n_106;
  wire U_DCT2D_n_107;
  wire U_DCT2D_n_108;
  wire U_DCT2D_n_109;
  wire U_DCT2D_n_110;
  wire U_DCT2D_n_111;
  wire U_DCT2D_n_112;
  wire U_DCT2D_n_113;
  wire U_DCT2D_n_114;
  wire U_DCT2D_n_115;
  wire U_DCT2D_n_116;
  wire U_DCT2D_n_117;
  wire U_DCT2D_n_118;
  wire U_DCT2D_n_119;
  wire U_DCT2D_n_120;
  wire U_DCT2D_n_121;
  wire U_DCT2D_n_122;
  wire U_DCT2D_n_123;
  wire U_DCT2D_n_124;
  wire U_DCT2D_n_125;
  wire U_DCT2D_n_126;
  wire U_DCT2D_n_127;
  wire U_DCT2D_n_128;
  wire U_DCT2D_n_129;
  wire U_DCT2D_n_130;
  wire U_DCT2D_n_131;
  wire U_DCT2D_n_132;
  wire U_DCT2D_n_133;
  wire U_DCT2D_n_134;
  wire U_DCT2D_n_135;
  wire U_DCT2D_n_136;
  wire U_DCT2D_n_137;
  wire U_DCT2D_n_138;
  wire U_DCT2D_n_139;
  wire U_DCT2D_n_14;
  wire U_DCT2D_n_140;
  wire U_DCT2D_n_141;
  wire U_DCT2D_n_142;
  wire U_DCT2D_n_143;
  wire U_DCT2D_n_144;
  wire U_DCT2D_n_145;
  wire U_DCT2D_n_146;
  wire U_DCT2D_n_147;
  wire U_DCT2D_n_148;
  wire U_DCT2D_n_149;
  wire U_DCT2D_n_15;
  wire U_DCT2D_n_150;
  wire U_DCT2D_n_151;
  wire U_DCT2D_n_152;
  wire U_DCT2D_n_153;
  wire U_DCT2D_n_154;
  wire U_DCT2D_n_155;
  wire U_DCT2D_n_156;
  wire U_DCT2D_n_157;
  wire U_DCT2D_n_158;
  wire U_DCT2D_n_159;
  wire U_DCT2D_n_16;
  wire U_DCT2D_n_160;
  wire U_DCT2D_n_161;
  wire U_DCT2D_n_162;
  wire U_DCT2D_n_163;
  wire U_DCT2D_n_164;
  wire U_DCT2D_n_165;
  wire U_DCT2D_n_166;
  wire U_DCT2D_n_167;
  wire U_DCT2D_n_168;
  wire U_DCT2D_n_169;
  wire U_DCT2D_n_17;
  wire U_DCT2D_n_170;
  wire U_DCT2D_n_171;
  wire U_DCT2D_n_172;
  wire U_DCT2D_n_173;
  wire U_DCT2D_n_174;
  wire U_DCT2D_n_175;
  wire U_DCT2D_n_176;
  wire U_DCT2D_n_177;
  wire U_DCT2D_n_178;
  wire U_DCT2D_n_179;
  wire U_DCT2D_n_180;
  wire U_DCT2D_n_181;
  wire U_DCT2D_n_182;
  wire U_DCT2D_n_183;
  wire U_DCT2D_n_184;
  wire U_DCT2D_n_185;
  wire U_DCT2D_n_186;
  wire U_DCT2D_n_187;
  wire U_DCT2D_n_188;
  wire U_DCT2D_n_189;
  wire U_DCT2D_n_190;
  wire U_DCT2D_n_191;
  wire U_DCT2D_n_192;
  wire U_DCT2D_n_193;
  wire U_DCT2D_n_194;
  wire U_DCT2D_n_195;
  wire U_DCT2D_n_196;
  wire U_DCT2D_n_197;
  wire U_DCT2D_n_198;
  wire U_DCT2D_n_199;
  wire U_DCT2D_n_200;
  wire U_DCT2D_n_201;
  wire U_DCT2D_n_202;
  wire U_DCT2D_n_203;
  wire U_DCT2D_n_204;
  wire U_DCT2D_n_205;
  wire U_DCT2D_n_206;
  wire U_DCT2D_n_207;
  wire U_DCT2D_n_208;
  wire U_DCT2D_n_209;
  wire U_DCT2D_n_210;
  wire U_DCT2D_n_211;
  wire U_DCT2D_n_212;
  wire U_DCT2D_n_213;
  wire U_DCT2D_n_214;
  wire U_DCT2D_n_215;
  wire U_DCT2D_n_216;
  wire U_DCT2D_n_217;
  wire U_DCT2D_n_218;
  wire U_DCT2D_n_219;
  wire U_DCT2D_n_220;
  wire U_DCT2D_n_221;
  wire U_DCT2D_n_222;
  wire U_DCT2D_n_223;
  wire U_DCT2D_n_224;
  wire U_DCT2D_n_225;
  wire U_DCT2D_n_226;
  wire U_DCT2D_n_227;
  wire U_DCT2D_n_228;
  wire U_DCT2D_n_229;
  wire U_DCT2D_n_230;
  wire U_DCT2D_n_3;
  wire U_DCT2D_n_77;
  wire U_DCT2D_n_78;
  wire U_DCT2D_n_79;
  wire U_DCT2D_n_80;
  wire U_DCT2D_n_81;
  wire U_DCT2D_n_82;
  wire U_DCT2D_n_83;
  wire U_DCT2D_n_84;
  wire U_DCT2D_n_85;
  wire U_DCT2D_n_86;
  wire U_DCT2D_n_87;
  wire U_DCT2D_n_88;
  wire U_DCT2D_n_89;
  wire U_DCT2D_n_90;
  wire U_DCT2D_n_91;
  wire U_DCT2D_n_92;
  wire U_DCT2D_n_93;
  wire U_DCT2D_n_94;
  wire U_DCT2D_n_95;
  wire U_DCT2D_n_96;
  wire U_DCT2D_n_97;
  wire U_DCT2D_n_98;
  wire U_DCT2D_n_99;
  wire \databuf_reg[0][10]_i_2_n_0 ;
  wire dataready_s;
  wire datareadyack_s;
  wire [11:0]dcto;
  wire even_not_odd;
  wire even_not_odd_2;
  wire [0:0]\fram1_rd_d_reg[8] ;
  wire full_reg_reg;
  wire [7:0]mdct_data_in;
  wire mdct_odval;
  wire memswitchwr_s;
  wire odv_d3_reg_c;
  wire odv_d4_reg_c;
  wire odv_d5_reg_c;
  wire [9:0]ramdatai_s;
  wire [9:0]ramdatao1_s;
  wire [9:0]ramdatao2_s;
  wire [9:0]ramdatao_s;
  wire [5:0]ramraddro_s;
  wire [5:0]ramwaddro_s;
  wire ramwe1_s;
  wire ramwe_s;
  wire [5:0]read_addr;
  wire rmemsel_s;
  wire [3:0]\rome2addro_s[0]_94 ;
  wire [5:0]\rome2addro_s[10]_104 ;
  wire [3:0]\rome2addro_s[1]_95 ;
  wire [3:0]\rome2addro_s[2]_96 ;
  wire [3:0]\rome2addro_s[3]_97 ;
  wire [3:0]\rome2addro_s[4]_98 ;
  wire [3:0]\rome2addro_s[5]_99 ;
  wire [3:0]\rome2addro_s[6]_100 ;
  wire [3:0]\rome2addro_s[7]_101 ;
  wire [3:0]\rome2addro_s[8]_102 ;
  wire [3:0]\rome2addro_s[9]_103 ;
  wire [13:2]\rome2datao_s[0]_138 ;
  wire [13:2]\rome2datao_s[10]_158 ;
  wire [13:2]\rome2datao_s[1]_140 ;
  wire [12:2]\rome2datao_s[2]_142 ;
  wire [13:2]\rome2datao_s[3]_144 ;
  wire [13:2]\rome2datao_s[4]_146 ;
  wire [13:2]\rome2datao_s[5]_148 ;
  wire [13:2]\rome2datao_s[6]_150 ;
  wire [13:2]\rome2datao_s[7]_152 ;
  wire [13:2]\rome2datao_s[8]_154 ;
  wire [13:2]\rome2datao_s[9]_156 ;
  wire [3:0]\romeaddro_s[0]_38 ;
  wire [3:0]\romeaddro_s[1]_39 ;
  wire [3:0]\romeaddro_s[2]_40 ;
  wire [3:0]\romeaddro_s[3]_41 ;
  wire [3:0]\romeaddro_s[4]_42 ;
  wire [3:0]\romeaddro_s[5]_43 ;
  wire [3:0]\romeaddro_s[6]_44 ;
  wire [3:0]\romeaddro_s[7]_45 ;
  wire [5:0]\romeaddro_s[8]_46 ;
  wire [13:2]\romedatao_s[0]_120 ;
  wire [13:2]\romedatao_s[1]_122 ;
  wire [12:2]\romedatao_s[2]_124 ;
  wire [13:2]\romedatao_s[3]_126 ;
  wire [13:2]\romedatao_s[4]_128 ;
  wire [13:2]\romedatao_s[5]_130 ;
  wire [13:2]\romedatao_s[6]_132 ;
  wire [13:2]\romedatao_s[7]_134 ;
  wire [13:2]\romedatao_s[8]_136 ;
  wire [13:2]\romo2datao_s[0]_139 ;
  wire [13:0]\romo2datao_s[10]_159 ;
  wire [13:0]\romo2datao_s[1]_141 ;
  wire [12:0]\romo2datao_s[2]_143 ;
  wire [13:0]\romo2datao_s[3]_145 ;
  wire [13:0]\romo2datao_s[4]_147 ;
  wire [13:0]\romo2datao_s[5]_149 ;
  wire [13:0]\romo2datao_s[6]_151 ;
  wire [13:0]\romo2datao_s[7]_153 ;
  wire [13:0]\romo2datao_s[8]_155 ;
  wire [13:0]\romo2datao_s[9]_157 ;
  wire [13:2]\romodatao_s[0]_121 ;
  wire [13:0]\romodatao_s[1]_123 ;
  wire [12:0]\romodatao_s[2]_125 ;
  wire [13:0]\romodatao_s[3]_127 ;
  wire [13:0]\romodatao_s[4]_129 ;
  wire [13:0]\romodatao_s[5]_131 ;
  wire [13:0]\romodatao_s[6]_133 ;
  wire [13:0]\romodatao_s[7]_135 ;
  wire [13:0]\romodatao_s[8]_137 ;
  wire wmemsel_s;

  design_1_JpegEnc_0_0_ROME \G_ROM_ST1[0].U1_ROME 
       (.CLK(CLK),
        .DI(\G_ROM_ST1[0].U1_ROME_n_13 ),
        .Q(\romedatao_s[0]_120 ),
        .S(\G_ROM_ST1[0].U1_ROME_n_0 ),
        .\datao_reg[11]_0 (\romedatao_s[2]_124 [11:10]),
        .\datao_reg[12]_0 (\romedatao_s[1]_122 [12:11]),
        .\romeaddro_reg[0][3] (\romeaddro_s[0]_38 ),
        .\romeaddro_reg[8][4]_rep (U_DCT1D_n_16),
        .\romeaddro_reg[8][5]_rep (U_DCT1D_n_15));
  design_1_JpegEnc_0_0_ROMO \G_ROM_ST1[0].U1_ROMO 
       (.CLK(CLK),
        .CO(\G_ROM_ST1[0].U1_ROMO_n_15 ),
        .D({\G_ROM_ST1[0].U1_ROMO_n_13 ,\G_ROM_ST1[0].U1_ROMO_n_14 }),
        .DI(\G_ROM_ST1[0].U1_ROMO_n_16 ),
        .Q(\romodatao_s[0]_121 ),
        .S(\G_ROM_ST1[0].U1_ROMO_n_0 ),
        .\datao_reg[11]_0 ({\romodatao_s[2]_125 [11:10],\romodatao_s[2]_125 [1]}),
        .\datao_reg[12]_0 ({\romodatao_s[1]_123 [12:11],\romodatao_s[1]_123 [2],\romodatao_s[1]_123 [0]}),
        .\datao_reg[2]_0 (\romedatao_s[1]_122 [2]),
        .\datao_reg[2]_1 ({\G_ROM_ST1[1].U1_ROMO_n_13 ,\G_ROM_ST1[1].U1_ROMO_n_14 }),
        .\datao_reg[3]_0 (\romedatao_s[0]_120 [3:2]),
        .even_not_odd(even_not_odd),
        .out({U_DCT1D_n_60,U_DCT1D_n_61,U_DCT1D_n_62,U_DCT1D_n_63,U_DCT1D_n_64,U_DCT1D_n_65,U_DCT1D_n_66,U_DCT1D_n_67,U_DCT1D_n_68,U_DCT1D_n_69,U_DCT1D_n_70,U_DCT1D_n_71,U_DCT1D_n_72,U_DCT1D_n_73}));
  design_1_JpegEnc_0_0_ROME_4 \G_ROM_ST1[1].U1_ROME 
       (.CLK(CLK),
        .CO(\G_ROM_ST1[1].U1_ROME_n_16 ),
        .D(\G_ROM_ST1[1].U1_ROME_n_4 ),
        .DI(\G_ROM_ST1[0].U1_ROME_n_13 ),
        .O(RESIZE),
        .Q({\romedatao_s[1]_122 [13:11],\romedatao_s[1]_122 [2]}),
        .S({\G_ROM_ST1[2].U1_ROME_n_0 ,\G_ROM_ST1[2].U1_ROME_n_1 ,\G_ROM_ST1[0].U1_ROME_n_0 }),
        .\datao_reg[12]_0 (\romedatao_s[2]_124 ),
        .\datao_reg[13]_0 (\romedatao_s[0]_120 [13:3]),
        .\dcto_1_reg[15] (RESIZE0_in),
        .even_not_odd(even_not_odd),
        .\romeaddro_reg[1][3] (\romeaddro_s[1]_39 ),
        .\romeaddro_reg[8][4]_rep (U_DCT1D_n_16),
        .\romeaddro_reg[8][5]_rep (U_DCT1D_n_15));
  design_1_JpegEnc_0_0_ROMO_5 \G_ROM_ST1[1].U1_ROMO 
       (.CLK(CLK),
        .CO(\G_ROM_ST1[1].U1_ROME_n_16 ),
        .D({\G_ROM_ST1[1].U1_ROMO_n_0 ,\G_ROM_ST1[1].U1_ROMO_n_1 ,\G_ROM_ST1[1].U1_ROMO_n_2 ,\G_ROM_ST1[1].U1_ROMO_n_3 ,\G_ROM_ST1[1].U1_ROMO_n_4 ,\G_ROM_ST1[1].U1_ROMO_n_5 ,\G_ROM_ST1[1].U1_ROMO_n_6 ,\G_ROM_ST1[1].U1_ROMO_n_7 ,\G_ROM_ST1[1].U1_ROMO_n_8 ,\G_ROM_ST1[1].U1_ROMO_n_9 ,\G_ROM_ST1[1].U1_ROMO_n_10 ,\G_ROM_ST1[1].U1_ROMO_n_11 }),
        .DI(\G_ROM_ST1[0].U1_ROMO_n_16 ),
        .O(RESIZE),
        .Q({\romodatao_s[1]_123 [13:11],\romodatao_s[1]_123 [2],\romodatao_s[1]_123 [0]}),
        .S({\G_ROM_ST1[2].U1_ROMO_n_0 ,\G_ROM_ST1[2].U1_ROMO_n_1 ,\G_ROM_ST1[0].U1_ROMO_n_0 }),
        .\datao_reg[12]_0 (\romodatao_s[2]_125 ),
        .\datao_reg[13]_0 (RESIZE0_in),
        .\datao_reg[13]_1 (\romodatao_s[0]_121 ),
        .\datao_reg[2]_0 (\G_ROM_ST1[0].U1_ROMO_n_15 ),
        .\dcto_1_reg[3] ({\G_ROM_ST1[1].U1_ROMO_n_13 ,\G_ROM_ST1[1].U1_ROMO_n_14 }),
        .even_not_odd(even_not_odd),
        .out({U_DCT1D_n_74,U_DCT1D_n_75,U_DCT1D_n_76,U_DCT1D_n_77,U_DCT1D_n_78,U_DCT1D_n_79,U_DCT1D_n_80,U_DCT1D_n_81,U_DCT1D_n_82,U_DCT1D_n_83,U_DCT1D_n_84,U_DCT1D_n_85,U_DCT1D_n_86,U_DCT1D_n_87}));
  design_1_JpegEnc_0_0_ROME_6 \G_ROM_ST1[2].U1_ROME 
       (.CLK(CLK),
        .Q(\romedatao_s[0]_120 [13]),
        .S({\G_ROM_ST1[2].U1_ROME_n_0 ,\G_ROM_ST1[2].U1_ROME_n_1 }),
        .\datao_reg[13]_0 (\romedatao_s[1]_122 [13:12]),
        .\dcto_1_reg[15] (\romedatao_s[2]_124 ),
        .\romeaddro_reg[2][3] (\romeaddro_s[2]_40 ),
        .\romeaddro_reg[8][4]_rep (U_DCT1D_n_16),
        .\romeaddro_reg[8][5]_rep (U_DCT1D_n_15));
  design_1_JpegEnc_0_0_ROMO_7 \G_ROM_ST1[2].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[0]_121 [13]),
        .S({\G_ROM_ST1[2].U1_ROMO_n_0 ,\G_ROM_ST1[2].U1_ROMO_n_1 }),
        .\datao_reg[13]_0 (\romodatao_s[1]_123 [13:12]),
        .\dcto_1_reg[15] (\romodatao_s[2]_125 ),
        .out({U_DCT1D_n_88,U_DCT1D_n_89,U_DCT1D_n_90,U_DCT1D_n_91,U_DCT1D_n_92,U_DCT1D_n_93,U_DCT1D_n_94,U_DCT1D_n_95,U_DCT1D_n_96,U_DCT1D_n_97,U_DCT1D_n_98,U_DCT1D_n_99,U_DCT1D_n_100,U_DCT1D_n_101}));
  design_1_JpegEnc_0_0_ROME_8 \G_ROM_ST1[3].U1_ROME 
       (.CLK(CLK),
        .Q(\romeaddro_s[3]_41 ),
        .\romeaddro_reg[8][4]_rep (U_DCT1D_n_16),
        .\romeaddro_reg[8][5]_rep (U_DCT1D_n_15),
        .\romedatao_d1_reg[3][13] (\romedatao_s[3]_126 ));
  design_1_JpegEnc_0_0_ROMO_9 \G_ROM_ST1[3].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[3]_127 ),
        .out({U_DCT1D_n_102,U_DCT1D_n_103,U_DCT1D_n_104,U_DCT1D_n_105,U_DCT1D_n_106,U_DCT1D_n_107,U_DCT1D_n_108,U_DCT1D_n_109,U_DCT1D_n_110,U_DCT1D_n_111,U_DCT1D_n_112,U_DCT1D_n_113,U_DCT1D_n_114,U_DCT1D_n_115}));
  design_1_JpegEnc_0_0_ROME_10 \G_ROM_ST1[4].U1_ROME 
       (.CLK(CLK),
        .Q(\romeaddro_s[4]_42 ),
        .\romeaddro_reg[8][4]_rep (U_DCT1D_n_16),
        .\romeaddro_reg[8][5]_rep (U_DCT1D_n_15),
        .\romedatao_d1_reg[4][13] (\romedatao_s[4]_128 ));
  design_1_JpegEnc_0_0_ROMO_11 \G_ROM_ST1[4].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[4]_129 ),
        .out({U_DCT1D_n_116,U_DCT1D_n_117,U_DCT1D_n_118,U_DCT1D_n_119,U_DCT1D_n_120,U_DCT1D_n_121,U_DCT1D_n_122,U_DCT1D_n_123,U_DCT1D_n_124,U_DCT1D_n_125,U_DCT1D_n_126,U_DCT1D_n_127,U_DCT1D_n_128,U_DCT1D_n_129}));
  design_1_JpegEnc_0_0_ROME_12 \G_ROM_ST1[5].U1_ROME 
       (.CLK(CLK),
        .Q(\romeaddro_s[5]_43 ),
        .\romeaddro_s[8]_46 (\romeaddro_s[8]_46 [5:4]),
        .\romedatao_d1_reg[5][13] (\romedatao_s[5]_130 ));
  design_1_JpegEnc_0_0_ROMO_13 \G_ROM_ST1[5].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[5]_131 ),
        .out({U_DCT1D_n_130,U_DCT1D_n_131,U_DCT1D_n_132,U_DCT1D_n_133,U_DCT1D_n_134,U_DCT1D_n_135,U_DCT1D_n_136,U_DCT1D_n_137,U_DCT1D_n_138,U_DCT1D_n_139,U_DCT1D_n_140,U_DCT1D_n_141,U_DCT1D_n_142,U_DCT1D_n_143}));
  design_1_JpegEnc_0_0_ROME_14 \G_ROM_ST1[6].U1_ROME 
       (.CLK(CLK),
        .Q(\romeaddro_s[6]_44 ),
        .\romeaddro_s[8]_46 (\romeaddro_s[8]_46 [5:4]),
        .\romedatao_d1_reg[6][13] (\romedatao_s[6]_132 ));
  design_1_JpegEnc_0_0_ROMO_15 \G_ROM_ST1[6].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[6]_133 ),
        .out({U_DCT1D_n_144,U_DCT1D_n_145,U_DCT1D_n_146,U_DCT1D_n_147,U_DCT1D_n_148,U_DCT1D_n_149,U_DCT1D_n_150,U_DCT1D_n_151,U_DCT1D_n_152,U_DCT1D_n_153,U_DCT1D_n_154,U_DCT1D_n_155,U_DCT1D_n_156,U_DCT1D_n_157}));
  design_1_JpegEnc_0_0_ROME_16 \G_ROM_ST1[7].U1_ROME 
       (.CLK(CLK),
        .Q(\romeaddro_s[7]_45 ),
        .\romeaddro_s[8]_46 (\romeaddro_s[8]_46 [5:4]),
        .\romedatao_d1_reg[7][13] (\romedatao_s[7]_134 ));
  design_1_JpegEnc_0_0_ROMO_17 \G_ROM_ST1[7].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[7]_135 ),
        .out({U_DCT1D_n_158,U_DCT1D_n_159,U_DCT1D_n_160,U_DCT1D_n_161,U_DCT1D_n_162,U_DCT1D_n_163,U_DCT1D_n_164,U_DCT1D_n_165,U_DCT1D_n_166,U_DCT1D_n_167,U_DCT1D_n_168,U_DCT1D_n_169,U_DCT1D_n_170,U_DCT1D_n_171}));
  design_1_JpegEnc_0_0_ROME_18 \G_ROM_ST1[8].U1_ROME 
       (.CLK(CLK),
        .Q(\romedatao_s[8]_136 ),
        .\romeaddro_s[8]_46 (\romeaddro_s[8]_46 ));
  design_1_JpegEnc_0_0_ROMO_19 \G_ROM_ST1[8].U1_ROMO 
       (.CLK(CLK),
        .Q(\romodatao_s[8]_137 ),
        .out({U_DCT1D_n_172,U_DCT1D_n_173,U_DCT1D_n_174,U_DCT1D_n_175,U_DCT1D_n_176,U_DCT1D_n_177,U_DCT1D_n_178,U_DCT1D_n_179,U_DCT1D_n_180,U_DCT1D_n_181,U_DCT1D_n_182,U_DCT1D_n_183,U_DCT1D_n_184,U_DCT1D_n_185}));
  design_1_JpegEnc_0_0_ROME_20 \G_ROM_ST2[0].U2_ROME 
       (.CLK(CLK),
        .DI(\G_ROM_ST2[0].U2_ROME_n_13 ),
        .Q(\rome2datao_s[0]_138 ),
        .S(\G_ROM_ST2[0].U2_ROME_n_0 ),
        .\datao_reg[11]_0 (\rome2datao_s[2]_142 [11:10]),
        .\datao_reg[12]_0 (\rome2datao_s[1]_140 [12:11]),
        .\romeaddro_reg[0][3] (\rome2addro_s[0]_94 ),
        .\romeaddro_reg[10][4]_rep__0 (U_DCT2D_n_17),
        .\romeaddro_reg[10][5]_rep__0 (U_DCT2D_n_15));
  design_1_JpegEnc_0_0_ROMO_21 \G_ROM_ST2[0].U2_ROMO 
       (.CLK(CLK),
        .CO(\G_ROM_ST2[0].U2_ROMO_n_15 ),
        .D({\G_ROM_ST2[0].U2_ROMO_n_13 ,\G_ROM_ST2[0].U2_ROMO_n_14 }),
        .DI(\G_ROM_ST2[0].U2_ROMO_n_16 ),
        .Q(\romo2datao_s[0]_139 ),
        .S(\G_ROM_ST2[0].U2_ROMO_n_0 ),
        .\datao_reg[11]_0 ({\romo2datao_s[2]_143 [11:10],\romo2datao_s[2]_143 [1]}),
        .\datao_reg[12]_0 ({\romo2datao_s[1]_141 [12:11],\romo2datao_s[1]_141 [2],\romo2datao_s[1]_141 [0]}),
        .\datao_reg[2]_0 (\rome2datao_s[1]_140 [2]),
        .\datao_reg[2]_1 ({\G_ROM_ST2[1].U2_ROMO_n_13 ,\G_ROM_ST2[1].U2_ROMO_n_14 }),
        .\datao_reg[3]_0 (\rome2datao_s[0]_138 [3:2]),
        .even_not_odd(even_not_odd_2),
        .out({U_DCT2D_n_77,U_DCT2D_n_78,U_DCT2D_n_79,U_DCT2D_n_80,U_DCT2D_n_81,U_DCT2D_n_82,U_DCT2D_n_83,U_DCT2D_n_84,U_DCT2D_n_85,U_DCT2D_n_86,U_DCT2D_n_87,U_DCT2D_n_88,U_DCT2D_n_89,U_DCT2D_n_90}));
  design_1_JpegEnc_0_0_ROME_22 \G_ROM_ST2[10].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2datao_s[10]_158 ),
        .\rome2addro_s[10]_104 (\rome2addro_s[10]_104 ));
  design_1_JpegEnc_0_0_ROMO_23 \G_ROM_ST2[10].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[10]_159 ),
        .out({U_DCT2D_n_217,U_DCT2D_n_218,U_DCT2D_n_219,U_DCT2D_n_220,U_DCT2D_n_221,U_DCT2D_n_222,U_DCT2D_n_223,U_DCT2D_n_224,U_DCT2D_n_225,U_DCT2D_n_226,U_DCT2D_n_227,U_DCT2D_n_228,U_DCT2D_n_229,U_DCT2D_n_230}));
  design_1_JpegEnc_0_0_ROME_24 \G_ROM_ST2[1].U2_ROME 
       (.CLK(CLK),
        .CO(\G_ROM_ST2[1].U2_ROME_n_16 ),
        .D(\G_ROM_ST2[1].U2_ROME_n_4 ),
        .DI(\G_ROM_ST2[0].U2_ROME_n_13 ),
        .O(RESIZE_1),
        .Q({\rome2datao_s[1]_140 [13:11],\rome2datao_s[1]_140 [2]}),
        .S({\G_ROM_ST2[2].U2_ROME_n_0 ,\G_ROM_ST2[2].U2_ROME_n_1 ,\G_ROM_ST2[0].U2_ROME_n_0 }),
        .\datao_reg[12]_0 (\rome2datao_s[2]_142 ),
        .\datao_reg[13]_0 (\rome2datao_s[0]_138 [13:3]),
        .\dcto_1_reg[15] (RESIZE0_in_0),
        .even_not_odd(even_not_odd_2),
        .\romeaddro_reg[10][4]_rep__0 (U_DCT2D_n_17),
        .\romeaddro_reg[10][5]_rep__0 (U_DCT2D_n_15),
        .\romeaddro_reg[1][3] (\rome2addro_s[1]_95 ));
  design_1_JpegEnc_0_0_ROMO_25 \G_ROM_ST2[1].U2_ROMO 
       (.CLK(CLK),
        .CO(\G_ROM_ST2[1].U2_ROME_n_16 ),
        .D({\G_ROM_ST2[1].U2_ROMO_n_0 ,\G_ROM_ST2[1].U2_ROMO_n_1 ,\G_ROM_ST2[1].U2_ROMO_n_2 ,\G_ROM_ST2[1].U2_ROMO_n_3 ,\G_ROM_ST2[1].U2_ROMO_n_4 ,\G_ROM_ST2[1].U2_ROMO_n_5 ,\G_ROM_ST2[1].U2_ROMO_n_6 ,\G_ROM_ST2[1].U2_ROMO_n_7 ,\G_ROM_ST2[1].U2_ROMO_n_8 ,\G_ROM_ST2[1].U2_ROMO_n_9 ,\G_ROM_ST2[1].U2_ROMO_n_10 ,\G_ROM_ST2[1].U2_ROMO_n_11 }),
        .DI(\G_ROM_ST2[0].U2_ROMO_n_16 ),
        .O(RESIZE_1),
        .Q({\romo2datao_s[1]_141 [13:11],\romo2datao_s[1]_141 [2],\romo2datao_s[1]_141 [0]}),
        .S({\G_ROM_ST2[2].U2_ROMO_n_0 ,\G_ROM_ST2[2].U2_ROMO_n_1 ,\G_ROM_ST2[0].U2_ROMO_n_0 }),
        .\datao_reg[12]_0 (\romo2datao_s[2]_143 ),
        .\datao_reg[13]_0 (RESIZE0_in_0),
        .\datao_reg[13]_1 (\romo2datao_s[0]_139 ),
        .\datao_reg[2]_0 (\G_ROM_ST2[0].U2_ROMO_n_15 ),
        .\dcto_1_reg[3] ({\G_ROM_ST2[1].U2_ROMO_n_13 ,\G_ROM_ST2[1].U2_ROMO_n_14 }),
        .even_not_odd(even_not_odd_2),
        .out({U_DCT2D_n_91,U_DCT2D_n_92,U_DCT2D_n_93,U_DCT2D_n_94,U_DCT2D_n_95,U_DCT2D_n_96,U_DCT2D_n_97,U_DCT2D_n_98,U_DCT2D_n_99,U_DCT2D_n_100,U_DCT2D_n_101,U_DCT2D_n_102,U_DCT2D_n_103,U_DCT2D_n_104}));
  design_1_JpegEnc_0_0_ROME_26 \G_ROM_ST2[2].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2datao_s[0]_138 [13]),
        .S({\G_ROM_ST2[2].U2_ROME_n_0 ,\G_ROM_ST2[2].U2_ROME_n_1 }),
        .\datao_reg[13]_0 (\rome2datao_s[1]_140 [13:12]),
        .\dcto_1_reg[15] (\rome2datao_s[2]_142 ),
        .\romeaddro_reg[10][4]_rep__0 (U_DCT2D_n_17),
        .\romeaddro_reg[10][5]_rep__0 (U_DCT2D_n_15),
        .\romeaddro_reg[2][3] (\rome2addro_s[2]_96 ));
  design_1_JpegEnc_0_0_ROMO_27 \G_ROM_ST2[2].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[0]_139 [13]),
        .S({\G_ROM_ST2[2].U2_ROMO_n_0 ,\G_ROM_ST2[2].U2_ROMO_n_1 }),
        .\datao_reg[13]_0 (\romo2datao_s[1]_141 [13:12]),
        .\dcto_1_reg[15] (\romo2datao_s[2]_143 ),
        .out({U_DCT2D_n_105,U_DCT2D_n_106,U_DCT2D_n_107,U_DCT2D_n_108,U_DCT2D_n_109,U_DCT2D_n_110,U_DCT2D_n_111,U_DCT2D_n_112,U_DCT2D_n_113,U_DCT2D_n_114,U_DCT2D_n_115,U_DCT2D_n_116,U_DCT2D_n_117,U_DCT2D_n_118}));
  design_1_JpegEnc_0_0_ROME_28 \G_ROM_ST2[3].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[3]_97 ),
        .\romeaddro_reg[10][4]_rep__0 (U_DCT2D_n_17),
        .\romeaddro_reg[10][5]_rep__0 (U_DCT2D_n_15),
        .\romedatao_d1_reg[3][13] (\rome2datao_s[3]_144 ));
  design_1_JpegEnc_0_0_ROMO_29 \G_ROM_ST2[3].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[3]_145 ),
        .out({U_DCT2D_n_119,U_DCT2D_n_120,U_DCT2D_n_121,U_DCT2D_n_122,U_DCT2D_n_123,U_DCT2D_n_124,U_DCT2D_n_125,U_DCT2D_n_126,U_DCT2D_n_127,U_DCT2D_n_128,U_DCT2D_n_129,U_DCT2D_n_130,U_DCT2D_n_131,U_DCT2D_n_132}));
  design_1_JpegEnc_0_0_ROME_30 \G_ROM_ST2[4].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[4]_98 ),
        .\romeaddro_reg[10][4]_rep__0 (U_DCT2D_n_17),
        .\romeaddro_reg[10][5]_rep__0 (U_DCT2D_n_15),
        .\romedatao_d1_reg[4][13] (\rome2datao_s[4]_146 ));
  design_1_JpegEnc_0_0_ROMO_31 \G_ROM_ST2[4].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[4]_147 ),
        .out({U_DCT2D_n_133,U_DCT2D_n_134,U_DCT2D_n_135,U_DCT2D_n_136,U_DCT2D_n_137,U_DCT2D_n_138,U_DCT2D_n_139,U_DCT2D_n_140,U_DCT2D_n_141,U_DCT2D_n_142,U_DCT2D_n_143,U_DCT2D_n_144,U_DCT2D_n_145,U_DCT2D_n_146}));
  design_1_JpegEnc_0_0_ROME_32 \G_ROM_ST2[5].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[5]_99 ),
        .\romeaddro_reg[10][4]_rep (U_DCT2D_n_16),
        .\romeaddro_reg[10][5]_rep (U_DCT2D_n_14),
        .\romedatao_d1_reg[5][13] (\rome2datao_s[5]_148 ));
  design_1_JpegEnc_0_0_ROMO_33 \G_ROM_ST2[5].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[5]_149 ),
        .out({U_DCT2D_n_147,U_DCT2D_n_148,U_DCT2D_n_149,U_DCT2D_n_150,U_DCT2D_n_151,U_DCT2D_n_152,U_DCT2D_n_153,U_DCT2D_n_154,U_DCT2D_n_155,U_DCT2D_n_156,U_DCT2D_n_157,U_DCT2D_n_158,U_DCT2D_n_159,U_DCT2D_n_160}));
  design_1_JpegEnc_0_0_ROME_34 \G_ROM_ST2[6].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[6]_100 ),
        .\romeaddro_reg[10][4]_rep (U_DCT2D_n_16),
        .\romeaddro_reg[10][5]_rep (U_DCT2D_n_14),
        .\romedatao_d1_reg[6][13] (\rome2datao_s[6]_150 ));
  design_1_JpegEnc_0_0_ROMO_35 \G_ROM_ST2[6].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[6]_151 ),
        .out({U_DCT2D_n_161,U_DCT2D_n_162,U_DCT2D_n_163,U_DCT2D_n_164,U_DCT2D_n_165,U_DCT2D_n_166,U_DCT2D_n_167,U_DCT2D_n_168,U_DCT2D_n_169,U_DCT2D_n_170,U_DCT2D_n_171,U_DCT2D_n_172,U_DCT2D_n_173,U_DCT2D_n_174}));
  design_1_JpegEnc_0_0_ROME_36 \G_ROM_ST2[7].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[7]_101 ),
        .\rome2addro_s[10]_104 (\rome2addro_s[10]_104 [5:4]),
        .\romeaddro_reg[10][4]_rep (U_DCT2D_n_16),
        .\romeaddro_reg[10][5]_rep (U_DCT2D_n_14),
        .\romedatao_d1_reg[7][13] (\rome2datao_s[7]_152 ));
  design_1_JpegEnc_0_0_ROMO_37 \G_ROM_ST2[7].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[7]_153 ),
        .out({U_DCT2D_n_175,U_DCT2D_n_176,U_DCT2D_n_177,U_DCT2D_n_178,U_DCT2D_n_179,U_DCT2D_n_180,U_DCT2D_n_181,U_DCT2D_n_182,U_DCT2D_n_183,U_DCT2D_n_184,U_DCT2D_n_185,U_DCT2D_n_186,U_DCT2D_n_187,U_DCT2D_n_188}));
  design_1_JpegEnc_0_0_ROME_38 \G_ROM_ST2[8].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[8]_102 ),
        .\rome2addro_s[10]_104 (\rome2addro_s[10]_104 [5:4]),
        .\romeaddro_reg[10][4]_rep (U_DCT2D_n_16),
        .\romeaddro_reg[10][5]_rep (U_DCT2D_n_14),
        .\romedatao_d1_reg[8][13] (\rome2datao_s[8]_154 ));
  design_1_JpegEnc_0_0_ROMO_39 \G_ROM_ST2[8].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[8]_155 ),
        .out({U_DCT2D_n_189,U_DCT2D_n_190,U_DCT2D_n_191,U_DCT2D_n_192,U_DCT2D_n_193,U_DCT2D_n_194,U_DCT2D_n_195,U_DCT2D_n_196,U_DCT2D_n_197,U_DCT2D_n_198,U_DCT2D_n_199,U_DCT2D_n_200,U_DCT2D_n_201,U_DCT2D_n_202}));
  design_1_JpegEnc_0_0_ROME_40 \G_ROM_ST2[9].U2_ROME 
       (.CLK(CLK),
        .Q(\rome2addro_s[9]_103 ),
        .\rome2addro_s[10]_104 (\rome2addro_s[10]_104 [5:4]),
        .\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c (\rome2datao_s[9]_156 ));
  design_1_JpegEnc_0_0_ROMO_41 \G_ROM_ST2[9].U2_ROMO 
       (.CLK(CLK),
        .Q(\romo2datao_s[9]_157 ),
        .out({U_DCT2D_n_203,U_DCT2D_n_204,U_DCT2D_n_205,U_DCT2D_n_206,U_DCT2D_n_207,U_DCT2D_n_208,U_DCT2D_n_209,U_DCT2D_n_210,U_DCT2D_n_211,U_DCT2D_n_212,U_DCT2D_n_213,U_DCT2D_n_214,U_DCT2D_n_215,U_DCT2D_n_216}));
  design_1_JpegEnc_0_0_RAM U1_RAM
       (.ADDRC(read_addr),
        .ADDRD(ramwaddro_s),
        .CLK(CLK),
        .Q(ramdatai_s),
        .q(ramdatao1_s),
        .ramraddro_s(ramraddro_s),
        .ramwe1_s(ramwe1_s));
  design_1_JpegEnc_0_0_RAM_42 U2_RAM
       (.ADDRC(read_addr),
        .ADDRD(ramwaddro_s),
        .CLK(CLK),
        .Q(ramdatai_s),
        .q(ramdatao2_s),
        .we(U_DBUFCTL_n_2));
  design_1_JpegEnc_0_0_DBUFCTL U_DBUFCTL
       (.CLK(CLK),
        .RST(RST),
        .dataready_s(dataready_s),
        .datareadyack_s(datareadyack_s),
        .memswitchwr_s(memswitchwr_s),
        .ramwe_s(ramwe_s),
        .we(U_DBUFCTL_n_2),
        .wmemsel_s(wmemsel_s));
  design_1_JpegEnc_0_0_DCT1D U_DCT1D
       (.ADDRD(ramwaddro_s),
        .CLK(CLK),
        .D(\romodatao_s[7]_135 ),
        .Q(ramdatai_s),
        .RST(RST),
        .\datao_reg[0] (U_DCT1D_n_15),
        .\datao_reg[0]_0 (U_DCT1D_n_16),
        .\datao_reg[13] ({U_DCT1D_n_74,U_DCT1D_n_75,U_DCT1D_n_76,U_DCT1D_n_77,U_DCT1D_n_78,U_DCT1D_n_79,U_DCT1D_n_80,U_DCT1D_n_81,U_DCT1D_n_82,U_DCT1D_n_83,U_DCT1D_n_84,U_DCT1D_n_85,U_DCT1D_n_86,U_DCT1D_n_87}),
        .\datao_reg[13]_0 ({U_DCT1D_n_88,U_DCT1D_n_89,U_DCT1D_n_90,U_DCT1D_n_91,U_DCT1D_n_92,U_DCT1D_n_93,U_DCT1D_n_94,U_DCT1D_n_95,U_DCT1D_n_96,U_DCT1D_n_97,U_DCT1D_n_98,U_DCT1D_n_99,U_DCT1D_n_100,U_DCT1D_n_101}),
        .\datao_reg[13]_1 ({U_DCT1D_n_102,U_DCT1D_n_103,U_DCT1D_n_104,U_DCT1D_n_105,U_DCT1D_n_106,U_DCT1D_n_107,U_DCT1D_n_108,U_DCT1D_n_109,U_DCT1D_n_110,U_DCT1D_n_111,U_DCT1D_n_112,U_DCT1D_n_113,U_DCT1D_n_114,U_DCT1D_n_115}),
        .\datao_reg[13]_10 (\romodatao_s[3]_127 ),
        .\datao_reg[13]_11 (\romodatao_s[4]_129 ),
        .\datao_reg[13]_12 (\romedatao_s[3]_126 ),
        .\datao_reg[13]_13 (\romedatao_s[4]_128 ),
        .\datao_reg[13]_14 (\romedatao_s[5]_130 ),
        .\datao_reg[13]_15 (\romedatao_s[6]_132 ),
        .\datao_reg[13]_16 (\romedatao_s[7]_134 ),
        .\datao_reg[13]_17 (\romedatao_s[8]_136 ),
        .\datao_reg[13]_2 ({U_DCT1D_n_116,U_DCT1D_n_117,U_DCT1D_n_118,U_DCT1D_n_119,U_DCT1D_n_120,U_DCT1D_n_121,U_DCT1D_n_122,U_DCT1D_n_123,U_DCT1D_n_124,U_DCT1D_n_125,U_DCT1D_n_126,U_DCT1D_n_127,U_DCT1D_n_128,U_DCT1D_n_129}),
        .\datao_reg[13]_3 ({U_DCT1D_n_130,U_DCT1D_n_131,U_DCT1D_n_132,U_DCT1D_n_133,U_DCT1D_n_134,U_DCT1D_n_135,U_DCT1D_n_136,U_DCT1D_n_137,U_DCT1D_n_138,U_DCT1D_n_139,U_DCT1D_n_140,U_DCT1D_n_141,U_DCT1D_n_142,U_DCT1D_n_143}),
        .\datao_reg[13]_4 ({U_DCT1D_n_144,U_DCT1D_n_145,U_DCT1D_n_146,U_DCT1D_n_147,U_DCT1D_n_148,U_DCT1D_n_149,U_DCT1D_n_150,U_DCT1D_n_151,U_DCT1D_n_152,U_DCT1D_n_153,U_DCT1D_n_154,U_DCT1D_n_155,U_DCT1D_n_156,U_DCT1D_n_157}),
        .\datao_reg[13]_5 ({U_DCT1D_n_158,U_DCT1D_n_159,U_DCT1D_n_160,U_DCT1D_n_161,U_DCT1D_n_162,U_DCT1D_n_163,U_DCT1D_n_164,U_DCT1D_n_165,U_DCT1D_n_166,U_DCT1D_n_167,U_DCT1D_n_168,U_DCT1D_n_169,U_DCT1D_n_170,U_DCT1D_n_171}),
        .\datao_reg[13]_6 ({U_DCT1D_n_172,U_DCT1D_n_173,U_DCT1D_n_174,U_DCT1D_n_175,U_DCT1D_n_176,U_DCT1D_n_177,U_DCT1D_n_178,U_DCT1D_n_179,U_DCT1D_n_180,U_DCT1D_n_181,U_DCT1D_n_182,U_DCT1D_n_183,U_DCT1D_n_184,U_DCT1D_n_185}),
        .\datao_reg[13]_7 (\romodatao_s[8]_137 ),
        .\datao_reg[13]_8 (\romodatao_s[5]_131 ),
        .\datao_reg[13]_9 (\romodatao_s[6]_133 ),
        .\datao_reg[3] (\romeaddro_s[0]_38 ),
        .\datao_reg[3]_0 (\romeaddro_s[1]_39 ),
        .\datao_reg[3]_1 (\romeaddro_s[2]_40 ),
        .\datao_reg[3]_2 (\romeaddro_s[3]_41 ),
        .\datao_reg[3]_3 (\romeaddro_s[4]_42 ),
        .\datao_reg[3]_4 (\romeaddro_s[5]_43 ),
        .\datao_reg[3]_5 (\romeaddro_s[6]_44 ),
        .\datao_reg[3]_6 (\romeaddro_s[7]_45 ),
        .even_not_odd(even_not_odd),
        .even_not_odd_reg_0({\G_ROM_ST1[1].U1_ROMO_n_0 ,\G_ROM_ST1[1].U1_ROMO_n_1 ,\G_ROM_ST1[1].U1_ROMO_n_2 ,\G_ROM_ST1[1].U1_ROMO_n_3 ,\G_ROM_ST1[1].U1_ROMO_n_4 ,\G_ROM_ST1[1].U1_ROMO_n_5 ,\G_ROM_ST1[1].U1_ROMO_n_6 ,\G_ROM_ST1[1].U1_ROMO_n_7 ,\G_ROM_ST1[1].U1_ROMO_n_8 ,\G_ROM_ST1[1].U1_ROMO_n_9 ,\G_ROM_ST1[1].U1_ROMO_n_10 ,\G_ROM_ST1[1].U1_ROMO_n_11 ,\G_ROM_ST1[1].U1_ROME_n_4 ,\G_ROM_ST1[0].U1_ROMO_n_13 ,\G_ROM_ST1[0].U1_ROMO_n_14 }),
        .\fram1_rd_d_reg[8] (\fram1_rd_d_reg[8] ),
        .mdct_data_in(mdct_data_in),
        .memswitchwr_s(memswitchwr_s),
        .odv_d4_reg_c(odv_d5_reg_c),
        .odv_d5_reg_c(U_DCT2D_n_3),
        .out({U_DCT1D_n_60,U_DCT1D_n_61,U_DCT1D_n_62,U_DCT1D_n_63,U_DCT1D_n_64,U_DCT1D_n_65,U_DCT1D_n_66,U_DCT1D_n_67,U_DCT1D_n_68,U_DCT1D_n_69,U_DCT1D_n_70,U_DCT1D_n_71,U_DCT1D_n_72,U_DCT1D_n_73}),
        .ramwe1_s(ramwe1_s),
        .ramwe_s(ramwe_s),
        .\romeaddro_s[8]_46 (\romeaddro_s[8]_46 ),
        .wmemsel_s(wmemsel_s));
  design_1_JpegEnc_0_0_DCT2D U_DCT2D
       (.CLK(CLK),
        .D(\romo2datao_s[7]_153 ),
        .E(E),
        .Q(\romo2datao_s[9]_157 ),
        .RST(RST),
        .\data_rs_reg[9] (ramdatao1_s),
        .\datao_reg[0] (U_DCT2D_n_15),
        .\datao_reg[0]_0 (U_DCT2D_n_17),
        .\datao_reg[12] (U_DCT2D_n_14),
        .\datao_reg[12]_0 (U_DCT2D_n_16),
        .\datao_reg[13] ({U_DCT2D_n_91,U_DCT2D_n_92,U_DCT2D_n_93,U_DCT2D_n_94,U_DCT2D_n_95,U_DCT2D_n_96,U_DCT2D_n_97,U_DCT2D_n_98,U_DCT2D_n_99,U_DCT2D_n_100,U_DCT2D_n_101,U_DCT2D_n_102,U_DCT2D_n_103,U_DCT2D_n_104}),
        .\datao_reg[13]_0 ({U_DCT2D_n_105,U_DCT2D_n_106,U_DCT2D_n_107,U_DCT2D_n_108,U_DCT2D_n_109,U_DCT2D_n_110,U_DCT2D_n_111,U_DCT2D_n_112,U_DCT2D_n_113,U_DCT2D_n_114,U_DCT2D_n_115,U_DCT2D_n_116,U_DCT2D_n_117,U_DCT2D_n_118}),
        .\datao_reg[13]_1 ({U_DCT2D_n_119,U_DCT2D_n_120,U_DCT2D_n_121,U_DCT2D_n_122,U_DCT2D_n_123,U_DCT2D_n_124,U_DCT2D_n_125,U_DCT2D_n_126,U_DCT2D_n_127,U_DCT2D_n_128,U_DCT2D_n_129,U_DCT2D_n_130,U_DCT2D_n_131,U_DCT2D_n_132}),
        .\datao_reg[13]_10 (\rome2datao_s[9]_156 ),
        .\datao_reg[13]_11 (\rome2datao_s[10]_158 ),
        .\datao_reg[13]_12 (\romo2datao_s[8]_155 ),
        .\datao_reg[13]_13 (\romo2datao_s[5]_149 ),
        .\datao_reg[13]_14 (\romo2datao_s[6]_151 ),
        .\datao_reg[13]_15 (\romo2datao_s[3]_145 ),
        .\datao_reg[13]_16 (\romo2datao_s[4]_147 ),
        .\datao_reg[13]_17 (\rome2datao_s[3]_144 ),
        .\datao_reg[13]_18 (\rome2datao_s[4]_146 ),
        .\datao_reg[13]_19 (\rome2datao_s[5]_148 ),
        .\datao_reg[13]_2 ({U_DCT2D_n_133,U_DCT2D_n_134,U_DCT2D_n_135,U_DCT2D_n_136,U_DCT2D_n_137,U_DCT2D_n_138,U_DCT2D_n_139,U_DCT2D_n_140,U_DCT2D_n_141,U_DCT2D_n_142,U_DCT2D_n_143,U_DCT2D_n_144,U_DCT2D_n_145,U_DCT2D_n_146}),
        .\datao_reg[13]_20 (\rome2datao_s[6]_150 ),
        .\datao_reg[13]_21 (\rome2datao_s[7]_152 ),
        .\datao_reg[13]_22 (\rome2datao_s[8]_154 ),
        .\datao_reg[13]_3 ({U_DCT2D_n_147,U_DCT2D_n_148,U_DCT2D_n_149,U_DCT2D_n_150,U_DCT2D_n_151,U_DCT2D_n_152,U_DCT2D_n_153,U_DCT2D_n_154,U_DCT2D_n_155,U_DCT2D_n_156,U_DCT2D_n_157,U_DCT2D_n_158,U_DCT2D_n_159,U_DCT2D_n_160}),
        .\datao_reg[13]_4 ({U_DCT2D_n_161,U_DCT2D_n_162,U_DCT2D_n_163,U_DCT2D_n_164,U_DCT2D_n_165,U_DCT2D_n_166,U_DCT2D_n_167,U_DCT2D_n_168,U_DCT2D_n_169,U_DCT2D_n_170,U_DCT2D_n_171,U_DCT2D_n_172,U_DCT2D_n_173,U_DCT2D_n_174}),
        .\datao_reg[13]_5 ({U_DCT2D_n_175,U_DCT2D_n_176,U_DCT2D_n_177,U_DCT2D_n_178,U_DCT2D_n_179,U_DCT2D_n_180,U_DCT2D_n_181,U_DCT2D_n_182,U_DCT2D_n_183,U_DCT2D_n_184,U_DCT2D_n_185,U_DCT2D_n_186,U_DCT2D_n_187,U_DCT2D_n_188}),
        .\datao_reg[13]_6 ({U_DCT2D_n_189,U_DCT2D_n_190,U_DCT2D_n_191,U_DCT2D_n_192,U_DCT2D_n_193,U_DCT2D_n_194,U_DCT2D_n_195,U_DCT2D_n_196,U_DCT2D_n_197,U_DCT2D_n_198,U_DCT2D_n_199,U_DCT2D_n_200,U_DCT2D_n_201,U_DCT2D_n_202}),
        .\datao_reg[13]_7 ({U_DCT2D_n_203,U_DCT2D_n_204,U_DCT2D_n_205,U_DCT2D_n_206,U_DCT2D_n_207,U_DCT2D_n_208,U_DCT2D_n_209,U_DCT2D_n_210,U_DCT2D_n_211,U_DCT2D_n_212,U_DCT2D_n_213,U_DCT2D_n_214,U_DCT2D_n_215,U_DCT2D_n_216}),
        .\datao_reg[13]_8 ({U_DCT2D_n_217,U_DCT2D_n_218,U_DCT2D_n_219,U_DCT2D_n_220,U_DCT2D_n_221,U_DCT2D_n_222,U_DCT2D_n_223,U_DCT2D_n_224,U_DCT2D_n_225,U_DCT2D_n_226,U_DCT2D_n_227,U_DCT2D_n_228,U_DCT2D_n_229,U_DCT2D_n_230}),
        .\datao_reg[13]_9 (\romo2datao_s[10]_159 ),
        .\datao_reg[3] (\rome2addro_s[0]_94 ),
        .\datao_reg[3]_0 (\rome2addro_s[1]_95 ),
        .\datao_reg[3]_1 (\rome2addro_s[2]_96 ),
        .\datao_reg[3]_2 (\rome2addro_s[3]_97 ),
        .\datao_reg[3]_3 (\rome2addro_s[4]_98 ),
        .\datao_reg[3]_4 (\rome2addro_s[5]_99 ),
        .\datao_reg[3]_5 (\rome2addro_s[6]_100 ),
        .\datao_reg[3]_6 (\rome2addro_s[7]_101 ),
        .\datao_reg[3]_7 (\rome2addro_s[8]_102 ),
        .\datao_reg[3]_8 (\rome2addro_s[9]_103 ),
        .dataready_s(dataready_s),
        .datareadyack_s(datareadyack_s),
        .dataval_d1_reg_c(U_DCT2D_n_3),
        .dcto(dcto),
        .even_not_odd(even_not_odd_2),
        .even_not_odd_reg_0({\G_ROM_ST2[1].U2_ROMO_n_0 ,\G_ROM_ST2[1].U2_ROMO_n_1 ,\G_ROM_ST2[1].U2_ROMO_n_2 ,\G_ROM_ST2[1].U2_ROMO_n_3 ,\G_ROM_ST2[1].U2_ROMO_n_4 ,\G_ROM_ST2[1].U2_ROMO_n_5 ,\G_ROM_ST2[1].U2_ROMO_n_6 ,\G_ROM_ST2[1].U2_ROMO_n_7 ,\G_ROM_ST2[1].U2_ROMO_n_8 ,\G_ROM_ST2[1].U2_ROMO_n_9 ,\G_ROM_ST2[1].U2_ROMO_n_10 ,\G_ROM_ST2[1].U2_ROMO_n_11 ,\G_ROM_ST2[1].U2_ROME_n_4 ,\G_ROM_ST2[0].U2_ROMO_n_13 ,\G_ROM_ST2[0].U2_ROMO_n_14 }),
        .full_reg_reg(full_reg_reg),
        .mdct_odval(mdct_odval),
        .odv_d3_reg_c_0(odv_d3_reg_c),
        .odv_d4_reg_c_0(odv_d4_reg_c),
        .odv_d5_reg_c_0(odv_d5_reg_c),
        .out({U_DCT2D_n_77,U_DCT2D_n_78,U_DCT2D_n_79,U_DCT2D_n_80,U_DCT2D_n_81,U_DCT2D_n_82,U_DCT2D_n_83,U_DCT2D_n_84,U_DCT2D_n_85,U_DCT2D_n_86,U_DCT2D_n_87,U_DCT2D_n_88,U_DCT2D_n_89,U_DCT2D_n_90}),
        .q(ramdatao2_s),
        .ramdatao(\databuf_reg[0][10]_i_2_n_0 ),
        .ramraddro_s(ramraddro_s),
        .rmemsel_reg_reg_0(ramdatao_s),
        .rmemsel_s(rmemsel_s),
        .\rome2addro_s[10]_104 (\rome2addro_s[10]_104 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \databuf_reg[0][10]_i_2 
       (.I0(ramdatao2_s[9]),
        .I1(ramdatao1_s[9]),
        .I2(rmemsel_s),
        .O(\databuf_reg[0][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][0]_i_1 
       (.I0(ramdatao2_s[0]),
        .I1(ramdatao1_s[0]),
        .I2(rmemsel_s),
        .O(ramdatao_s[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][10]_i_1 
       (.I0(ramdatao2_s[9]),
        .I1(ramdatao1_s[9]),
        .I2(rmemsel_s),
        .O(ramdatao_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][1]_i_1 
       (.I0(ramdatao2_s[1]),
        .I1(ramdatao1_s[1]),
        .I2(rmemsel_s),
        .O(ramdatao_s[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][2]_i_1 
       (.I0(ramdatao2_s[2]),
        .I1(ramdatao1_s[2]),
        .I2(rmemsel_s),
        .O(ramdatao_s[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][3]_i_1 
       (.I0(ramdatao2_s[3]),
        .I1(ramdatao1_s[3]),
        .I2(rmemsel_s),
        .O(ramdatao_s[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][4]_i_1 
       (.I0(ramdatao2_s[4]),
        .I1(ramdatao1_s[4]),
        .I2(rmemsel_s),
        .O(ramdatao_s[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][5]_i_1 
       (.I0(ramdatao2_s[5]),
        .I1(ramdatao1_s[5]),
        .I2(rmemsel_s),
        .O(ramdatao_s[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][6]_i_1 
       (.I0(ramdatao2_s[6]),
        .I1(ramdatao1_s[6]),
        .I2(rmemsel_s),
        .O(ramdatao_s[6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][7]_i_1 
       (.I0(ramdatao2_s[7]),
        .I1(ramdatao1_s[7]),
        .I2(rmemsel_s),
        .O(ramdatao_s[7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \latchbuf_reg[7][8]_i_1__0 
       (.I0(ramdatao2_s[8]),
        .I1(ramdatao1_s[8]),
        .I2(rmemsel_s),
        .O(ramdatao_s[8]));
endmodule

module design_1_JpegEnc_0_0_OutMux
   (ram_wren,
    ram_byte,
    ram_wraddr,
    ram_wren_reg_0,
    CLK,
    RST,
    D,
    \ram_wraddr_reg[23]_0 );
  output ram_wren;
  output [7:0]ram_byte;
  output [23:0]ram_wraddr;
  input ram_wren_reg_0;
  input CLK;
  input RST;
  input [7:0]D;
  input [23:0]\ram_wraddr_reg[23]_0 ;

  wire CLK;
  wire [7:0]D;
  wire RST;
  wire [7:0]ram_byte;
  wire [23:0]ram_wraddr;
  wire [23:0]\ram_wraddr_reg[23]_0 ;
  wire ram_wren;
  wire ram_wren_reg_0;

  FDCE \ram_byte_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[0]),
        .Q(ram_byte[0]));
  FDCE \ram_byte_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[1]),
        .Q(ram_byte[1]));
  FDCE \ram_byte_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[2]),
        .Q(ram_byte[2]));
  FDCE \ram_byte_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[3]),
        .Q(ram_byte[3]));
  FDCE \ram_byte_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[4]),
        .Q(ram_byte[4]));
  FDCE \ram_byte_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[5]),
        .Q(ram_byte[5]));
  FDCE \ram_byte_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[6]),
        .Q(ram_byte[6]));
  FDCE \ram_byte_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[7]),
        .Q(ram_byte[7]));
  FDCE \ram_wraddr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [0]),
        .Q(ram_wraddr[0]));
  FDCE \ram_wraddr_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [10]),
        .Q(ram_wraddr[10]));
  FDCE \ram_wraddr_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [11]),
        .Q(ram_wraddr[11]));
  FDCE \ram_wraddr_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [12]),
        .Q(ram_wraddr[12]));
  FDCE \ram_wraddr_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [13]),
        .Q(ram_wraddr[13]));
  FDCE \ram_wraddr_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [14]),
        .Q(ram_wraddr[14]));
  FDCE \ram_wraddr_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [15]),
        .Q(ram_wraddr[15]));
  FDCE \ram_wraddr_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [16]),
        .Q(ram_wraddr[16]));
  FDCE \ram_wraddr_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [17]),
        .Q(ram_wraddr[17]));
  FDCE \ram_wraddr_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [18]),
        .Q(ram_wraddr[18]));
  FDCE \ram_wraddr_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [19]),
        .Q(ram_wraddr[19]));
  FDCE \ram_wraddr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [1]),
        .Q(ram_wraddr[1]));
  FDCE \ram_wraddr_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [20]),
        .Q(ram_wraddr[20]));
  FDCE \ram_wraddr_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [21]),
        .Q(ram_wraddr[21]));
  FDCE \ram_wraddr_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [22]),
        .Q(ram_wraddr[22]));
  FDCE \ram_wraddr_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [23]),
        .Q(ram_wraddr[23]));
  FDCE \ram_wraddr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [2]),
        .Q(ram_wraddr[2]));
  FDCE \ram_wraddr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [3]),
        .Q(ram_wraddr[3]));
  FDCE \ram_wraddr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [4]),
        .Q(ram_wraddr[4]));
  FDCE \ram_wraddr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [5]),
        .Q(ram_wraddr[5]));
  FDCE \ram_wraddr_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [6]),
        .Q(ram_wraddr[6]));
  FDCE \ram_wraddr_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [7]),
        .Q(ram_wraddr[7]));
  FDCE \ram_wraddr_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [8]),
        .Q(ram_wraddr[8]));
  FDCE \ram_wraddr_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ram_wraddr_reg[23]_0 [9]),
        .Q(ram_wraddr[9]));
  FDCE ram_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ram_wren_reg_0),
        .Q(ram_wren));
endmodule

module design_1_JpegEnc_0_0_QUANT_TOP
   (dbuf_we,
    DOBDO,
    \rd_en_d_reg[0]_0 ,
    qua_ready,
    mem_reg,
    S,
    D,
    mem_reg_0,
    RST,
    CLK,
    qwren,
    \qaddr_reg[6] ,
    \qdata_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    mem_reg_1,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ,
    pb_start_o_reg,
    round_reg_i_2,
    sof,
    qua_start,
    E,
    pb_start_o_reg_0,
    mem_reg_2);
  output dbuf_we;
  output [11:0]DOBDO;
  output \rd_en_d_reg[0]_0 ;
  output qua_ready;
  output [6:0]mem_reg;
  output [3:0]S;
  output [11:0]D;
  output [0:0]mem_reg_0;
  input RST;
  input CLK;
  input qwren;
  input [6:0]\qaddr_reg[6] ;
  input [7:0]\qdata_reg[7] ;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [1:0]mem_reg_1;
  input \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ;
  input pb_start_o_reg;
  input round_reg_i_2;
  input sof;
  input qua_start;
  input [0:0]E;
  input [0:0]pb_start_o_reg_0;
  input [10:0]mem_reg_2;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire [11:0]D;
  wire [11:0]DOBDO;
  wire [0:0]E;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ;
  wire RST;
  wire [3:0]S;
  wire U_quantizer_n_1;
  wire U_quantizer_n_2;
  wire U_quantizer_n_3;
  wire U_quantizer_n_4;
  wire U_quantizer_n_5;
  wire U_quantizer_n_6;
  wire U_quantizer_n_7;
  wire [11:0]dbuf_data;
  wire dbuf_we;
  wire [6:0]mem_reg;
  wire [0:0]mem_reg_0;
  wire [1:0]mem_reg_1;
  wire [10:0]mem_reg_2;
  wire pb_start_o_reg;
  wire [0:0]pb_start_o_reg_0;
  wire [6:0]\qaddr_reg[6] ;
  wire [7:0]\qdata_reg[7] ;
  wire qua_ready;
  wire qua_start;
  wire qwren;
  wire \rd_cnt[0]_i_1__0_n_0 ;
  wire \rd_cnt[1]_i_1__0_n_0 ;
  wire \rd_cnt[2]_i_1__0_n_0 ;
  wire \rd_cnt[3]_i_1__0_n_0 ;
  wire \rd_cnt[4]_i_1__0_n_0 ;
  wire \rd_cnt[5]_i_2__0_n_0 ;
  wire \rd_cnt[5]_i_3__0_n_0 ;
  wire \rd_en_d_reg[0]_0 ;
  wire rd_en_i_1__0_n_0;
  wire ready_pb_i_2__0_n_0;
  wire round_reg_i_2;
  wire sel;
  wire sof;
  wire \wr_cnt[5]_i_3__0_n_0 ;
  wire \wr_cnt_reg_n_0_[0] ;
  wire \wr_cnt_reg_n_0_[1] ;
  wire \wr_cnt_reg_n_0_[2] ;
  wire \wr_cnt_reg_n_0_[3] ;
  wire \wr_cnt_reg_n_0_[4] ;
  wire \wr_cnt_reg_n_0_[5] ;

  design_1_JpegEnc_0_0_RAMZ__parameterized0_1 U_RAMZ
       (.ADDRARDADDR({ADDRARDADDR,\wr_cnt_reg_n_0_[5] ,\wr_cnt_reg_n_0_[4] ,\wr_cnt_reg_n_0_[3] ,\wr_cnt_reg_n_0_[2] ,\wr_cnt_reg_n_0_[1] ,\wr_cnt_reg_n_0_[0] }),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .D(D),
        .DOBDO(DOBDO),
        .Q(dbuf_data),
        .S(S),
        .mem_reg_0(mem_reg_0),
        .\pipeline_reg_reg[4] (dbuf_we),
        .sof(sof),
        .zig_buf_sel_s_reg(mem_reg[6]));
  design_1_JpegEnc_0_0_quantizer U_quantizer
       (.CLK(CLK),
        .D({U_quantizer_n_1,U_quantizer_n_2,U_quantizer_n_3,U_quantizer_n_4,U_quantizer_n_5,U_quantizer_n_6}),
        .E(sel),
        .\G_REG_SM[3].Reg_reg[3][cmp_idx][1] (\G_REG_SM[3].Reg_reg[3][cmp_idx][1] ),
        .Q({\wr_cnt_reg_n_0_[5] ,\wr_cnt_reg_n_0_[4] ,\wr_cnt_reg_n_0_[3] ,\wr_cnt_reg_n_0_[2] ,\wr_cnt_reg_n_0_[1] ,\wr_cnt_reg_n_0_[0] }),
        .RST(RST),
        .mem_reg(dbuf_we),
        .mem_reg_0(dbuf_data),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .\qaddr_reg[6] (\qaddr_reg[6] ),
        .\qdata_reg[7] (\qdata_reg[7] ),
        .qwren(qwren),
        .ready_pb_reg(U_quantizer_n_7),
        .round_reg_i_2(round_reg_i_2),
        .\wr_cnt_reg[0] (\wr_cnt[5]_i_3__0_n_0 ),
        .\wr_cnt_reg[1] (ready_pb_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd_cnt[0]_i_1__0 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(mem_reg[0]),
        .O(\rd_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rd_cnt[1]_i_1__0 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(mem_reg[1]),
        .I2(mem_reg[0]),
        .O(\rd_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rd_cnt[2]_i_1__0 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(mem_reg[0]),
        .I2(mem_reg[1]),
        .I3(mem_reg[2]),
        .O(\rd_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rd_cnt[3]_i_1__0 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(mem_reg[1]),
        .I2(mem_reg[0]),
        .I3(mem_reg[2]),
        .I4(mem_reg[3]),
        .O(\rd_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rd_cnt[4]_i_1__0 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(mem_reg[1]),
        .I2(mem_reg[0]),
        .I3(mem_reg[3]),
        .I4(mem_reg[2]),
        .I5(mem_reg[4]),
        .O(\rd_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rd_cnt[5]_i_2__0 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(\rd_cnt[5]_i_3__0_n_0 ),
        .I2(mem_reg[4]),
        .I3(mem_reg[5]),
        .O(\rd_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_cnt[5]_i_3__0 
       (.I0(mem_reg[1]),
        .I1(mem_reg[0]),
        .I2(mem_reg[3]),
        .I3(mem_reg[2]),
        .O(\rd_cnt[5]_i_3__0_n_0 ));
  FDCE \rd_cnt_reg[0] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(\rd_cnt[0]_i_1__0_n_0 ),
        .Q(mem_reg[0]));
  FDCE \rd_cnt_reg[1] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(\rd_cnt[1]_i_1__0_n_0 ),
        .Q(mem_reg[1]));
  FDCE \rd_cnt_reg[2] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(\rd_cnt[2]_i_1__0_n_0 ),
        .Q(mem_reg[2]));
  FDCE \rd_cnt_reg[3] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(\rd_cnt[3]_i_1__0_n_0 ),
        .Q(mem_reg[3]));
  FDCE \rd_cnt_reg[4] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(\rd_cnt[4]_i_1__0_n_0 ),
        .Q(mem_reg[4]));
  FDCE \rd_cnt_reg[5] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(\rd_cnt[5]_i_2__0_n_0 ),
        .Q(mem_reg[5]));
  FDCE \rd_en_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_en_d_reg[0]_0 ),
        .Q(sel));
  LUT5 #(
    .INIT(32'hCFFFAAAA)) 
    rd_en_i_1__0
       (.I0(qua_start),
        .I1(\rd_cnt[5]_i_3__0_n_0 ),
        .I2(mem_reg[4]),
        .I3(mem_reg[5]),
        .I4(\rd_en_d_reg[0]_0 ),
        .O(rd_en_i_1__0_n_0));
  FDCE rd_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_i_1__0_n_0),
        .Q(\rd_en_d_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ready_pb_i_2__0
       (.I0(\wr_cnt_reg_n_0_[1] ),
        .I1(\wr_cnt_reg_n_0_[0] ),
        .I2(\wr_cnt_reg_n_0_[4] ),
        .I3(\wr_cnt_reg_n_0_[2] ),
        .O(ready_pb_i_2__0_n_0));
  FDCE ready_pb_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_quantizer_n_7),
        .Q(qua_ready));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_cnt[5]_i_3__0 
       (.I0(\wr_cnt_reg_n_0_[0] ),
        .I1(\wr_cnt_reg_n_0_[1] ),
        .O(\wr_cnt[5]_i_3__0_n_0 ));
  FDCE \wr_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(U_quantizer_n_6),
        .Q(\wr_cnt_reg_n_0_[0] ));
  FDCE \wr_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(U_quantizer_n_5),
        .Q(\wr_cnt_reg_n_0_[1] ));
  FDCE \wr_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(U_quantizer_n_4),
        .Q(\wr_cnt_reg_n_0_[2] ));
  FDCE \wr_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(U_quantizer_n_3),
        .Q(\wr_cnt_reg_n_0_[3] ));
  FDCE \wr_cnt_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(U_quantizer_n_2),
        .Q(\wr_cnt_reg_n_0_[4] ));
  FDCE \wr_cnt_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(U_quantizer_n_1),
        .Q(\wr_cnt_reg_n_0_[5] ));
  FDCE zig_buf_sel_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_reg),
        .Q(mem_reg[6]));
endmodule

module design_1_JpegEnc_0_0_RAM
   (ADDRC,
    q,
    ramraddro_s,
    CLK,
    Q,
    ramwe1_s,
    ADDRD);
  output [5:0]ADDRC;
  output [9:0]q;
  input [5:0]ramraddro_s;
  input CLK;
  input [9:0]Q;
  input ramwe1_s;
  input [5:0]ADDRD;

  wire [5:0]ADDRC;
  wire [5:0]ADDRD;
  wire CLK;
  wire [9:0]Q;
  wire [9:0]q;
  wire [5:0]ramraddro_s;
  wire ramwe1_s;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_9_DOB_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_9_DOC_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_9_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(q[0]),
        .DOB(q[1]),
        .DOC(q[2]),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(ramwe1_s));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(q[3]),
        .DOB(q[4]),
        .DOC(q[5]),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(ramwe1_s));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(q[6]),
        .DOB(q[7]),
        .DOC(q[8]),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(ramwe1_s));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_9_9
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[9]),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(q[9]),
        .DOB(NLW_mem_reg_0_63_9_9_DOB_UNCONNECTED),
        .DOC(NLW_mem_reg_0_63_9_9_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_0_63_9_9_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(ramwe1_s));
  FDRE \read_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ramraddro_s[0]),
        .Q(ADDRC[0]),
        .R(1'b0));
  FDRE \read_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ramraddro_s[1]),
        .Q(ADDRC[1]),
        .R(1'b0));
  FDRE \read_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(ramraddro_s[2]),
        .Q(ADDRC[2]),
        .R(1'b0));
  FDRE \read_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(ramraddro_s[3]),
        .Q(ADDRC[3]),
        .R(1'b0));
  FDRE \read_addr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(ramraddro_s[4]),
        .Q(ADDRC[4]),
        .R(1'b0));
  FDRE \read_addr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(ramraddro_s[5]),
        .Q(ADDRC[5]),
        .R(1'b0));
endmodule

module design_1_JpegEnc_0_0_RAMF
   (DOBDO,
    CLK,
    E,
    Q,
    \raddr_reg_reg[8] ,
    \data_rs_reg[11] );
  output [11:0]DOBDO;
  input CLK;
  input [0:0]E;
  input [8:0]Q;
  input [8:0]\raddr_reg_reg[8] ;
  input [11:0]\data_rs_reg[11] ;

  wire CLK;
  wire [11:0]DOBDO;
  wire [0:0]E;
  wire [8:0]Q;
  wire [11:0]\data_rs_reg[11] ;
  wire [8:0]\raddr_reg_reg[8] ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:12]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\raddr_reg_reg[8] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,\data_rs_reg[11] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:12],DOBDO}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "RAMF" *) 
module design_1_JpegEnc_0_0_RAMF__parameterized1
   (E,
    q,
    Q,
    full_reg_reg,
    CLK,
    d,
    \waddr_reg_reg[5] ,
    \raddr_reg_reg[5] );
  output [0:0]E;
  output [11:0]q;
  input [0:0]Q;
  input full_reg_reg;
  input CLK;
  input [11:0]d;
  input [5:0]\waddr_reg_reg[5] ;
  input [5:0]\raddr_reg_reg[5] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [11:0]d;
  wire full_reg_reg;
  wire [11:0]q;
  wire [5:0]\raddr_reg_reg[5] ;
  wire [5:0]read_addr;
  wire [5:0]\waddr_reg_reg[5] ;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(read_addr),
        .ADDRB(read_addr),
        .ADDRC(read_addr),
        .ADDRD(\waddr_reg_reg[5] ),
        .DIA(d[0]),
        .DIB(d[1]),
        .DIC(d[2]),
        .DID(1'b0),
        .DOA(q[0]),
        .DOB(q[1]),
        .DOC(q[2]),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(E));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_63_0_2_i_1__0
       (.I0(Q),
        .I1(full_reg_reg),
        .O(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(read_addr),
        .ADDRB(read_addr),
        .ADDRC(read_addr),
        .ADDRD(\waddr_reg_reg[5] ),
        .DIA(d[3]),
        .DIB(d[4]),
        .DIC(d[5]),
        .DID(1'b0),
        .DOA(q[3]),
        .DOB(q[4]),
        .DOC(q[5]),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(read_addr),
        .ADDRB(read_addr),
        .ADDRC(read_addr),
        .ADDRD(\waddr_reg_reg[5] ),
        .DIA(d[6]),
        .DIB(d[7]),
        .DIC(d[8]),
        .DID(1'b0),
        .DOA(q[6]),
        .DOB(q[7]),
        .DOC(q[8]),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_9_11
       (.ADDRA(read_addr),
        .ADDRB(read_addr),
        .ADDRC(read_addr),
        .ADDRD(\waddr_reg_reg[5] ),
        .DIA(d[9]),
        .DIB(d[10]),
        .DIC(d[11]),
        .DID(1'b0),
        .DOA(q[9]),
        .DOB(q[10]),
        .DOC(q[11]),
        .DOD(NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(E));
  FDRE \read_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\raddr_reg_reg[5] [0]),
        .Q(read_addr[0]),
        .R(1'b0));
  FDRE \read_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\raddr_reg_reg[5] [1]),
        .Q(read_addr[1]),
        .R(1'b0));
  FDRE \read_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\raddr_reg_reg[5] [2]),
        .Q(read_addr[2]),
        .R(1'b0));
  FDRE \read_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\raddr_reg_reg[5] [3]),
        .Q(read_addr[3]),
        .R(1'b0));
  FDRE \read_addr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\raddr_reg_reg[5] [4]),
        .Q(read_addr[4]),
        .R(1'b0));
  FDRE \read_addr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\raddr_reg_reg[5] [5]),
        .Q(read_addr[5]),
        .R(1'b0));
endmodule

module design_1_JpegEnc_0_0_RAMZ
   (fram1_q,
    CLK,
    Q,
    \fram1_waddr_reg[6] ,
    \fdct_fifo_q_reg[23] ,
    E);
  output [23:0]fram1_q;
  input CLK;
  input [6:0]Q;
  input [6:0]\fram1_waddr_reg[6] ;
  input [23:0]\fdct_fifo_q_reg[23] ;
  input [0:0]E;

  wire CLK;
  wire [0:0]E;
  wire [6:0]Q;
  wire [23:0]\fdct_fifo_q_reg[23] ;
  wire [23:0]fram1_q;
  wire [6:0]\fram1_waddr_reg[6] ;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3072" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,\fram1_waddr_reg[6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI(\fdct_fifo_q_reg[23] [15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\fdct_fifo_q_reg[23] [23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(fram1_q[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],fram1_q[23:16]}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "RAMZ" *) 
module design_1_JpegEnc_0_0_RAMZ__parameterized0
   (DOBDO,
    mem_reg_0,
    \dividend_d1_reg[11] ,
    CLK,
    dovalid_reg,
    RST,
    ADDRARDADDR,
    zig_buf_sel_s_reg,
    q,
    ADDRBWRADDR);
  output [1:0]DOBDO;
  output [0:0]mem_reg_0;
  output [10:0]\dividend_d1_reg[11] ;
  input CLK;
  input dovalid_reg;
  input RST;
  input [6:0]ADDRARDADDR;
  input [6:0]zig_buf_sel_s_reg;
  input [11:0]q;
  input [0:0]ADDRBWRADDR;

  wire [6:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire CLK;
  wire [1:0]DOBDO;
  wire RST;
  wire [11:1]\U_QUANT_TOP/minusOp ;
  wire \U_quantizer/r_divider/dividend_d1[11]_i_3_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[11]_i_4_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[11]_i_5_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[4]_i_3_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[4]_i_4_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[4]_i_5_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[4]_i_6_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[4]_i_7_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[8]_i_3_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[8]_i_4_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[8]_i_5_n_0 ;
  wire \U_quantizer/r_divider/dividend_d1[8]_i_6_n_0 ;
  wire [10:0]\dividend_d1_reg[11] ;
  wire \dividend_d1_reg[11]_i_2_n_2 ;
  wire \dividend_d1_reg[11]_i_2_n_3 ;
  wire \dividend_d1_reg[4]_i_2_n_0 ;
  wire \dividend_d1_reg[4]_i_2_n_1 ;
  wire \dividend_d1_reg[4]_i_2_n_2 ;
  wire \dividend_d1_reg[4]_i_2_n_3 ;
  wire \dividend_d1_reg[8]_i_2_n_0 ;
  wire \dividend_d1_reg[8]_i_2_n_1 ;
  wire \dividend_d1_reg[8]_i_2_n_2 ;
  wire \dividend_d1_reg[8]_i_2_n_3 ;
  wire dovalid_reg;
  wire [0:0]mem_reg_0;
  wire [11:0]q;
  wire [10:1]qua_data;
  wire [6:0]zig_buf_sel_s_reg;
  wire [3:2]\NLW_dividend_d1_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend_d1_reg[11]_i_2_O_UNCONNECTED ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:12]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[10]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [10]),
        .I1(DOBDO[1]),
        .I2(qua_data[10]),
        .O(\dividend_d1_reg[11] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \U_quantizer/r_divider/dividend_d1[11]_i_1 
       (.I0(DOBDO[1]),
        .I1(\U_QUANT_TOP/minusOp [11]),
        .O(\dividend_d1_reg[11] [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[11]_i_3 
       (.I0(DOBDO[1]),
        .O(\U_quantizer/r_divider/dividend_d1[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[11]_i_4 
       (.I0(qua_data[10]),
        .O(\U_quantizer/r_divider/dividend_d1[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[11]_i_5 
       (.I0(qua_data[9]),
        .O(\U_quantizer/r_divider/dividend_d1[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[1]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [1]),
        .I1(DOBDO[1]),
        .I2(qua_data[1]),
        .O(\dividend_d1_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[2]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [2]),
        .I1(DOBDO[1]),
        .I2(qua_data[2]),
        .O(\dividend_d1_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[3]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [3]),
        .I1(DOBDO[1]),
        .I2(qua_data[3]),
        .O(\dividend_d1_reg[11] [2]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[4]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [4]),
        .I1(DOBDO[1]),
        .I2(qua_data[4]),
        .O(\dividend_d1_reg[11] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[4]_i_3 
       (.I0(DOBDO[0]),
        .O(\U_quantizer/r_divider/dividend_d1[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[4]_i_4 
       (.I0(qua_data[4]),
        .O(\U_quantizer/r_divider/dividend_d1[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[4]_i_5 
       (.I0(qua_data[3]),
        .O(\U_quantizer/r_divider/dividend_d1[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[4]_i_6 
       (.I0(qua_data[2]),
        .O(\U_quantizer/r_divider/dividend_d1[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[4]_i_7 
       (.I0(qua_data[1]),
        .O(\U_quantizer/r_divider/dividend_d1[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[5]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [5]),
        .I1(DOBDO[1]),
        .I2(qua_data[5]),
        .O(\dividend_d1_reg[11] [4]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[6]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [6]),
        .I1(DOBDO[1]),
        .I2(qua_data[6]),
        .O(\dividend_d1_reg[11] [5]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[7]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [7]),
        .I1(DOBDO[1]),
        .I2(qua_data[7]),
        .O(\dividend_d1_reg[11] [6]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[8]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [8]),
        .I1(DOBDO[1]),
        .I2(qua_data[8]),
        .O(\dividend_d1_reg[11] [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[8]_i_3 
       (.I0(qua_data[8]),
        .O(\U_quantizer/r_divider/dividend_d1[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[8]_i_4 
       (.I0(qua_data[7]),
        .O(\U_quantizer/r_divider/dividend_d1[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[8]_i_5 
       (.I0(qua_data[6]),
        .O(\U_quantizer/r_divider/dividend_d1[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \U_quantizer/r_divider/dividend_d1[8]_i_6 
       (.I0(qua_data[5]),
        .O(\U_quantizer/r_divider/dividend_d1[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \U_quantizer/r_divider/dividend_d1[9]_i_1 
       (.I0(\U_QUANT_TOP/minusOp [9]),
        .I1(DOBDO[1]),
        .I2(qua_data[9]),
        .O(\dividend_d1_reg[11] [8]));
  CARRY4 \dividend_d1_reg[11]_i_2 
       (.CI(\dividend_d1_reg[8]_i_2_n_0 ),
        .CO({\NLW_dividend_d1_reg[11]_i_2_CO_UNCONNECTED [3:2],\dividend_d1_reg[11]_i_2_n_2 ,\dividend_d1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend_d1_reg[11]_i_2_O_UNCONNECTED [3],\U_QUANT_TOP/minusOp [11:9]}),
        .S({1'b0,\U_quantizer/r_divider/dividend_d1[11]_i_3_n_0 ,\U_quantizer/r_divider/dividend_d1[11]_i_4_n_0 ,\U_quantizer/r_divider/dividend_d1[11]_i_5_n_0 }));
  CARRY4 \dividend_d1_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\dividend_d1_reg[4]_i_2_n_0 ,\dividend_d1_reg[4]_i_2_n_1 ,\dividend_d1_reg[4]_i_2_n_2 ,\dividend_d1_reg[4]_i_2_n_3 }),
        .CYINIT(\U_quantizer/r_divider/dividend_d1[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\U_QUANT_TOP/minusOp [4:1]),
        .S({\U_quantizer/r_divider/dividend_d1[4]_i_4_n_0 ,\U_quantizer/r_divider/dividend_d1[4]_i_5_n_0 ,\U_quantizer/r_divider/dividend_d1[4]_i_6_n_0 ,\U_quantizer/r_divider/dividend_d1[4]_i_7_n_0 }));
  CARRY4 \dividend_d1_reg[8]_i_2 
       (.CI(\dividend_d1_reg[4]_i_2_n_0 ),
        .CO({\dividend_d1_reg[8]_i_2_n_0 ,\dividend_d1_reg[8]_i_2_n_1 ,\dividend_d1_reg[8]_i_2_n_2 ,\dividend_d1_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\U_QUANT_TOP/minusOp [8:5]),
        .S({\U_quantizer/r_divider/dividend_d1[8]_i_3_n_0 ,\U_quantizer/r_divider/dividend_d1[8]_i_4_n_0 ,\U_quantizer/r_divider/dividend_d1[8]_i_5_n_0 ,\U_quantizer/r_divider/dividend_d1[8]_i_6_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1536" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,zig_buf_sel_s_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:12],DOBDO[1],qua_data,DOBDO[0]}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dovalid_reg),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(RST),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1__0
       (.I0(ADDRBWRADDR),
        .O(mem_reg_0));
endmodule

(* ORIG_REF_NAME = "RAMZ" *) 
module design_1_JpegEnc_0_0_RAMZ__parameterized0_1
   (DOBDO,
    S,
    D,
    mem_reg_0,
    CLK,
    \pipeline_reg_reg[4] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    sof,
    zig_buf_sel_s_reg);
  output [11:0]DOBDO;
  output [3:0]S;
  output [11:0]D;
  output [0:0]mem_reg_0;
  input CLK;
  input \pipeline_reg_reg[4] ;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [11:0]Q;
  input sof;
  input [0:0]zig_buf_sel_s_reg;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire [11:0]D;
  wire [11:0]DOBDO;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]mem_reg_0;
  wire \pipeline_reg_reg[4] ;
  wire sof;
  wire [0:0]zig_buf_sel_s_reg;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:12]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h01)) 
    _carry_i_1
       (.I0(DOBDO[11]),
        .I1(DOBDO[10]),
        .I2(DOBDO[9]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h01)) 
    _carry_i_2
       (.I0(DOBDO[8]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h01)) 
    _carry_i_3
       (.I0(DOBDO[5]),
        .I1(DOBDO[4]),
        .I2(DOBDO[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    _carry_i_4
       (.I0(DOBDO[2]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .O(S[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1536" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:12],DOBDO}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\pipeline_reg_reg[4] ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1__1
       (.I0(zig_buf_sel_s_reg),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(sof),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(sof),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[11]_i_2 
       (.I0(DOBDO[11]),
        .I1(sof),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(sof),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(sof),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(sof),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(sof),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(sof),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(sof),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(sof),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(sof),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prev_dc_reg_2[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(sof),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "RAMZ" *) 
module design_1_JpegEnc_0_0_RAMZ__parameterized0_3
   (d,
    CLK,
    fifo1_q_dval,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO);
  output [11:0]d;
  input CLK;
  input fifo1_q_dval;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [11:0]DOBDO;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire [11:0]DOBDO;
  wire [11:0]d;
  wire fifo1_q_dval;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:12]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1536" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "11" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,DOBDO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:12],d}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fifo1_q_dval),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "RAMZ" *) 
module design_1_JpegEnc_0_0_RAMZ__parameterized1
   (DOBDO,
    CLK,
    qwren,
    \qaddr_reg[6] ,
    ADDRBWRADDR,
    \qdata_reg[7] );
  output [7:0]DOBDO;
  input CLK;
  input qwren;
  input [6:0]\qaddr_reg[6] ;
  input [6:0]ADDRBWRADDR;
  input [7:0]\qdata_reg[7] ;

  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire [7:0]DOBDO;
  wire [6:0]\qaddr_reg[6] ;
  wire [7:0]\qdata_reg[7] ;
  wire qwren;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\qaddr_reg[6] ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\qdata_reg[7] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(qwren),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "RAM" *) 
module design_1_JpegEnc_0_0_RAM_42
   (q,
    CLK,
    Q,
    we,
    ADDRC,
    ADDRD);
  output [9:0]q;
  input CLK;
  input [9:0]Q;
  input we;
  input [5:0]ADDRC;
  input [5:0]ADDRD;

  wire [5:0]ADDRC;
  wire [5:0]ADDRD;
  wire CLK;
  wire [9:0]Q;
  wire [9:0]q;
  wire we;
  wire NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_9_DOB_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_9_DOC_UNCONNECTED;
  wire NLW_mem_reg_0_63_9_9_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(q[0]),
        .DOB(q[1]),
        .DOC(q[2]),
        .DOD(NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_3_5
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(q[3]),
        .DOB(q[4]),
        .DOC(q[5]),
        .DOD(NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_6_8
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(q[6]),
        .DOB(q[7]),
        .DOC(q[8]),
        .DOD(NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M mem_reg_0_63_9_9
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(Q[9]),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(q[9]),
        .DOB(NLW_mem_reg_0_63_9_9_DOB_UNCONNECTED),
        .DOC(NLW_mem_reg_0_63_9_9_DOC_UNCONNECTED),
        .DOD(NLW_mem_reg_0_63_9_9_DOD_UNCONNECTED),
        .WCLK(CLK),
        .WE(we));
endmodule

module design_1_JpegEnc_0_0_RLE_TOP
   (empty_reg,
    empty_reg_reg,
    rle_ready,
    divalid,
    ADDRBWRADDR,
    \runlength_reg_reg[3] ,
    E,
    \waddr_reg_reg[5] ,
    Q,
    \U_FIFO_1/U_RAMF/mem_reg ,
    \U_FIFO_2/U_RAMF/mem_reg ,
    \U_FIFO_2/U_RAMF/mem_reg_0 ,
    huf_fifo_empty,
    ADDRARDADDR,
    \U_FIFO_2/U_RAMF/mem_reg_1 ,
    CLK,
    RST,
    pb_start_o_reg,
    S,
    DOBDO,
    rle_start,
    huf_buf_sel,
    huf_rden,
    \rle_sm_settings[cmp_idx] ,
    rle_buf_sel_s_reg,
    rle_buf_sel_s_reg_0,
    divalid_reg,
    D,
    divalid_reg_0,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ,
    SR);
  output empty_reg;
  output empty_reg_reg;
  output rle_ready;
  output divalid;
  output [6:0]ADDRBWRADDR;
  output \runlength_reg_reg[3] ;
  output [0:0]E;
  output [0:0]\waddr_reg_reg[5] ;
  output [5:0]Q;
  output [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  output [5:0]\U_FIFO_2/U_RAMF/mem_reg ;
  output [5:0]\U_FIFO_2/U_RAMF/mem_reg_0 ;
  output huf_fifo_empty;
  output [0:0]ADDRARDADDR;
  output [19:0]\U_FIFO_2/U_RAMF/mem_reg_1 ;
  input CLK;
  input RST;
  input pb_start_o_reg;
  input [3:0]S;
  input [11:0]DOBDO;
  input rle_start;
  input huf_buf_sel;
  input huf_rden;
  input [2:0]\rle_sm_settings[cmp_idx] ;
  input [0:0]rle_buf_sel_s_reg;
  input [0:0]rle_buf_sel_s_reg_0;
  input [0:0]divalid_reg;
  input [11:0]D;
  input [0:0]divalid_reg_0;
  input [0:0]\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  input [0:0]SR;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire [11:0]D;
  wire [11:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  wire [5:0]Q;
  wire RST;
  wire [3:0]S;
  wire [0:0]SR;
  wire [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  wire [5:0]\U_FIFO_2/U_RAMF/mem_reg ;
  wire [5:0]\U_FIFO_2/U_RAMF/mem_reg_0 ;
  wire [19:0]\U_FIFO_2/U_RAMF/mem_reg_1 ;
  wire U_rle_n_10;
  wire U_rle_n_3;
  wire U_rle_n_32;
  wire U_rle_n_33;
  wire U_rle_n_34;
  wire U_rle_n_35;
  wire U_rle_n_36;
  wire U_rle_n_37;
  wire dbuf_we;
  wire divalid;
  wire [0:0]divalid_reg;
  wire [0:0]divalid_reg_0;
  wire empty_reg;
  wire empty_reg_reg;
  wire fifo2_wr;
  wire huf_buf_sel;
  wire huf_fifo_empty;
  wire huf_rden;
  wire pb_start_o_reg;
  wire ready_pb0_out;
  wire ready_pb_i_5_n_0;
  wire [11:0]rle_amplitude;
  wire [0:0]rle_buf_sel_s_reg;
  wire [0:0]rle_buf_sel_s_reg_0;
  wire rle_ready;
  wire [3:0]rle_runlength;
  wire [3:0]rle_size;
  wire [2:0]\rle_sm_settings[cmp_idx] ;
  wire rle_start;
  wire \runlength_reg_reg[3] ;
  wire [0:0]\waddr_reg_reg[5] ;
  wire \wr_cnt_reg_n_0_[0] ;
  wire \wr_cnt_reg_n_0_[1] ;
  wire \wr_cnt_reg_n_0_[2] ;
  wire \wr_cnt_reg_n_0_[3] ;
  wire \wr_cnt_reg_n_0_[4] ;
  wire \wr_cnt_reg_n_0_[5] ;

  design_1_JpegEnc_0_0_RleDoubleFifo U_RleDoubleFifo
       (.CLK(CLK),
        .D({rle_size,rle_amplitude}),
        .E(E),
        .Q(Q),
        .RST(RST),
        .\U_FIFO_1/U_RAMF/mem_reg (\U_FIFO_1/U_RAMF/mem_reg ),
        .\U_FIFO_2/U_RAMF/mem_reg (\U_FIFO_2/U_RAMF/mem_reg ),
        .\U_FIFO_2/U_RAMF/mem_reg_0 (\U_FIFO_2/U_RAMF/mem_reg_0 ),
        .\U_FIFO_2/U_RAMF/mem_reg_1 (\U_FIFO_2/U_RAMF/mem_reg_1 ),
        .dbuf_we(dbuf_we),
        .dovalid_reg(U_rle_n_3),
        .empty_reg_reg(empty_reg),
        .empty_reg_reg_0(empty_reg_reg),
        .fifo2_wr(fifo2_wr),
        .huf_buf_sel(huf_buf_sel),
        .huf_fifo_empty(huf_fifo_empty),
        .huf_rden(huf_rden),
        .rle_buf_sel_s_reg(rle_buf_sel_s_reg),
        .rle_buf_sel_s_reg_0(rle_buf_sel_s_reg_0),
        .\runlength_reg[3] (rle_runlength),
        .\waddr_reg_reg[5] (\waddr_reg_reg[5] ));
  design_1_JpegEnc_0_0_rle U_rle
       (.CLK(CLK),
        .D({rle_size,rle_amplitude}),
        .DOBDO(DOBDO),
        .E(U_rle_n_10),
        .\G_REG_SM[4].Reg_reg[4][cmp_idx][1] (\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .Q(ADDRBWRADDR[5:0]),
        .RST(RST),
        .S(S),
        .SR(SR),
        .dbuf_we(dbuf_we),
        .divalid_reg_0(divalid_reg),
        .divalid_reg_1(divalid_reg_0),
        .fifo2_wr(fifo2_wr),
        .fifo2_wr_reg(U_rle_n_3),
        .\fifo_data_in_reg[19] (rle_runlength),
        .huf_buf_sel(huf_buf_sel),
        .mem_reg(D),
        .\rd_cnt_reg[0]_0 (divalid),
        .ready_pb0_out(ready_pb0_out),
        .\rle_sm_settings[cmp_idx] (\rle_sm_settings[cmp_idx] ),
        .rle_start(rle_start),
        .\runlength_reg_reg[3]_0 (\runlength_reg_reg[3] ),
        .\wr_cnt_reg[4]_0 (ready_pb_i_5_n_0),
        .\wr_cnt_reg[5]_0 ({U_rle_n_32,U_rle_n_33,U_rle_n_34,U_rle_n_35,U_rle_n_36,U_rle_n_37}),
        .\wr_cnt_reg[5]_1 ({\wr_cnt_reg_n_0_[5] ,\wr_cnt_reg_n_0_[4] ,\wr_cnt_reg_n_0_[3] ,\wr_cnt_reg_n_0_[2] ,\wr_cnt_reg_n_0_[1] ,\wr_cnt_reg_n_0_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1__2
       (.I0(ADDRBWRADDR[6]),
        .O(ADDRARDADDR));
  FDCE qua_buf_sel_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_reg),
        .Q(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ready_pb_i_5
       (.I0(\wr_cnt_reg_n_0_[4] ),
        .I1(\wr_cnt_reg_n_0_[5] ),
        .I2(\wr_cnt_reg_n_0_[3] ),
        .I3(\wr_cnt_reg_n_0_[2] ),
        .I4(\wr_cnt_reg_n_0_[0] ),
        .I5(\wr_cnt_reg_n_0_[1] ),
        .O(ready_pb_i_5_n_0));
  FDCE ready_pb_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(ready_pb0_out),
        .Q(rle_ready));
  FDCE \wr_cnt_reg[0] 
       (.C(CLK),
        .CE(U_rle_n_10),
        .CLR(RST),
        .D(U_rle_n_37),
        .Q(\wr_cnt_reg_n_0_[0] ));
  FDCE \wr_cnt_reg[1] 
       (.C(CLK),
        .CE(U_rle_n_10),
        .CLR(RST),
        .D(U_rle_n_36),
        .Q(\wr_cnt_reg_n_0_[1] ));
  FDCE \wr_cnt_reg[2] 
       (.C(CLK),
        .CE(U_rle_n_10),
        .CLR(RST),
        .D(U_rle_n_35),
        .Q(\wr_cnt_reg_n_0_[2] ));
  FDCE \wr_cnt_reg[3] 
       (.C(CLK),
        .CE(U_rle_n_10),
        .CLR(RST),
        .D(U_rle_n_34),
        .Q(\wr_cnt_reg_n_0_[3] ));
  FDCE \wr_cnt_reg[4] 
       (.C(CLK),
        .CE(U_rle_n_10),
        .CLR(RST),
        .D(U_rle_n_33),
        .Q(\wr_cnt_reg_n_0_[4] ));
  FDCE \wr_cnt_reg[5] 
       (.C(CLK),
        .CE(U_rle_n_10),
        .CLR(RST),
        .D(U_rle_n_32),
        .Q(\wr_cnt_reg_n_0_[5] ));
endmodule

module design_1_JpegEnc_0_0_ROME
   (S,
    Q,
    DI,
    \datao_reg[11]_0 ,
    \datao_reg[12]_0 ,
    \romeaddro_reg[8][5]_rep ,
    \romeaddro_reg[8][4]_rep ,
    \romeaddro_reg[0][3] ,
    CLK);
  output [0:0]S;
  output [11:0]Q;
  output [0:0]DI;
  input [1:0]\datao_reg[11]_0 ;
  input [1:0]\datao_reg[12]_0 ;
  input \romeaddro_reg[8][5]_rep ;
  input \romeaddro_reg[8][4]_rep ;
  input [3:0]\romeaddro_reg[0][3] ;
  input CLK;

  wire CLK;
  wire [0:0]DI;
  wire [11:0]Q;
  wire [0:0]S;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\datao_reg[11]_0 ;
  wire [1:0]\datao_reg[12]_0 ;
  wire [3:0]\romeaddro_reg[0][3] ;
  wire \romeaddro_reg[8][4]_rep ;
  wire \romeaddro_reg[8][5]_rep ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [3]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[0][3] [3]),
        .I2(\romeaddro_reg[0][3] [0]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [2]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_reg[0][3] [1]),
        .I1(\romeaddro_reg[0][3] [2]),
        .I2(\romeaddro_reg[8][5]_rep ),
        .I3(\romeaddro_reg[0][3] [3]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[15]_i_14 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [1]),
        .I2(\datao_reg[12]_0 [1]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_1[15]_i_18 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [1]),
        .I2(\datao_reg[12]_0 [1]),
        .I3(Q[10]),
        .I4(\datao_reg[11]_0 [0]),
        .I5(\datao_reg[12]_0 [0]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_10
   (\romedatao_d1_reg[4][13] ,
    \romeaddro_reg[8][5]_rep ,
    \romeaddro_reg[8][4]_rep ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[4][13] ;
  input \romeaddro_reg[8][5]_rep ;
  input \romeaddro_reg[8][4]_rep ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire \romeaddro_reg[8][4]_rep ;
  wire \romeaddro_reg[8][5]_rep ;
  wire [11:0]\romedatao_d1_reg[4][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_reg[8][5]_rep ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_12
   (\romedatao_d1_reg[5][13] ,
    \romeaddro_s[8]_46 ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[5][13] ;
  input [1:0]\romeaddro_s[8]_46 ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\romeaddro_s[8]_46 ;
  wire [11:0]\romedatao_d1_reg[5][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_s[8]_46 [1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_14
   (\romedatao_d1_reg[6][13] ,
    \romeaddro_s[8]_46 ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[6][13] ;
  input [1:0]\romeaddro_s[8]_46 ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\romeaddro_s[8]_46 ;
  wire [11:0]\romedatao_d1_reg[6][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_s[8]_46 [1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_16
   (\romedatao_d1_reg[7][13] ,
    \romeaddro_s[8]_46 ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[7][13] ;
  input [1:0]\romeaddro_s[8]_46 ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\romeaddro_s[8]_46 ;
  wire [11:0]\romedatao_d1_reg[7][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_s[8]_46 [1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_18
   (Q,
    \romeaddro_s[8]_46 ,
    CLK);
  output [11:0]Q;
  input [5:0]\romeaddro_s[8]_46 ;
  input CLK;

  wire CLK;
  wire [11:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [5:0]\romeaddro_s[8]_46 ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [0]),
        .I5(\romeaddro_s[8]_46 [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0483E15C29D016A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [3]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1530F4269080CCA0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [0]),
        .I4(\romeaddro_s[8]_46 [3]),
        .I5(\romeaddro_s[8]_46 [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [3]),
        .I2(\romeaddro_s[8]_46 [0]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [2]),
        .I5(\romeaddro_s[8]_46 [4]),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_s[8]_46 [1]),
        .I1(\romeaddro_s[8]_46 [2]),
        .I2(\romeaddro_s[8]_46 [5]),
        .I3(\romeaddro_s[8]_46 [3]),
        .I4(\romeaddro_s[8]_46 [0]),
        .I5(\romeaddro_s[8]_46 [4]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [0]),
        .I5(\romeaddro_s[8]_46 [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3F91CBD5836E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [3]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [0]),
        .I5(\romeaddro_s[8]_46 [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D13B9187D541E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [3]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [0]),
        .I5(\romeaddro_s[8]_46 [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A6305D3C19F1950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [3]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h18432150E9DC1A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_s[8]_46 [5]),
        .I1(\romeaddro_s[8]_46 [4]),
        .I2(\romeaddro_s[8]_46 [2]),
        .I3(\romeaddro_s[8]_46 [1]),
        .I4(\romeaddro_s[8]_46 [3]),
        .I5(\romeaddro_s[8]_46 [0]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_20
   (S,
    Q,
    DI,
    \datao_reg[11]_0 ,
    \datao_reg[12]_0 ,
    \romeaddro_reg[10][5]_rep__0 ,
    \romeaddro_reg[10][4]_rep__0 ,
    \romeaddro_reg[0][3] ,
    CLK);
  output [0:0]S;
  output [11:0]Q;
  output [0:0]DI;
  input [1:0]\datao_reg[11]_0 ;
  input [1:0]\datao_reg[12]_0 ;
  input \romeaddro_reg[10][5]_rep__0 ;
  input \romeaddro_reg[10][4]_rep__0 ;
  input [3:0]\romeaddro_reg[0][3] ;
  input CLK;

  wire CLK;
  wire [0:0]DI;
  wire [11:0]Q;
  wire [0:0]S;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\datao_reg[11]_0 ;
  wire [1:0]\datao_reg[12]_0 ;
  wire [3:0]\romeaddro_reg[0][3] ;
  wire \romeaddro_reg[10][4]_rep__0 ;
  wire \romeaddro_reg[10][5]_rep__0 ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [3]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[0][3] [3]),
        .I2(\romeaddro_reg[0][3] [0]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [2]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_reg[0][3] [1]),
        .I1(\romeaddro_reg[0][3] [2]),
        .I2(\romeaddro_reg[10][5]_rep__0 ),
        .I3(\romeaddro_reg[0][3] [3]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[0][3] [2]),
        .I3(\romeaddro_reg[0][3] [1]),
        .I4(\romeaddro_reg[0][3] [0]),
        .I5(\romeaddro_reg[0][3] [3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[15]_i_14__0 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [1]),
        .I2(\datao_reg[12]_0 [1]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_1[15]_i_18__0 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [1]),
        .I2(\datao_reg[12]_0 [1]),
        .I3(Q[10]),
        .I4(\datao_reg[11]_0 [0]),
        .I5(\datao_reg[12]_0 [0]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_22
   (Q,
    \rome2addro_s[10]_104 ,
    CLK);
  output [11:0]Q;
  input [5:0]\rome2addro_s[10]_104 ;
  input CLK;

  wire CLK;
  wire [11:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [5:0]\rome2addro_s[10]_104 ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [0]),
        .I5(\rome2addro_s[10]_104 [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0483E15C29D016A0)) 
    \datao[11]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [3]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1530F4269080CCA0)) 
    \datao[12]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [0]),
        .I4(\rome2addro_s[10]_104 [3]),
        .I5(\rome2addro_s[10]_104 [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [3]),
        .I2(\rome2addro_s[10]_104 [0]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [2]),
        .I5(\rome2addro_s[10]_104 [4]),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [2]),
        .I2(\rome2addro_s[10]_104 [5]),
        .I3(\rome2addro_s[10]_104 [3]),
        .I4(\rome2addro_s[10]_104 [0]),
        .I5(\rome2addro_s[10]_104 [4]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [0]),
        .I5(\rome2addro_s[10]_104 [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3F91CBD5836E0)) 
    \datao[4]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [3]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [0]),
        .I5(\rome2addro_s[10]_104 [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D13B9187D541E20)) 
    \datao[6]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [3]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [0]),
        .I5(\rome2addro_s[10]_104 [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A6305D3C19F1950)) 
    \datao[8]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [3]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h18432150E9DC1A60)) 
    \datao[9]_i_1 
       (.I0(\rome2addro_s[10]_104 [5]),
        .I1(\rome2addro_s[10]_104 [4]),
        .I2(\rome2addro_s[10]_104 [2]),
        .I3(\rome2addro_s[10]_104 [1]),
        .I4(\rome2addro_s[10]_104 [3]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_24
   (Q,
    D,
    \dcto_1_reg[15] ,
    CO,
    \datao_reg[13]_0 ,
    O,
    \datao_reg[12]_0 ,
    even_not_odd,
    DI,
    S,
    \romeaddro_reg[10][5]_rep__0 ,
    \romeaddro_reg[10][4]_rep__0 ,
    \romeaddro_reg[1][3] ,
    CLK);
  output [3:0]Q;
  output [0:0]D;
  output [10:0]\dcto_1_reg[15] ;
  output [0:0]CO;
  input [10:0]\datao_reg[13]_0 ;
  input [0:0]O;
  input [10:0]\datao_reg[12]_0 ;
  input even_not_odd;
  input [0:0]DI;
  input [2:0]S;
  input \romeaddro_reg[10][5]_rep__0 ;
  input \romeaddro_reg[10][4]_rep__0 ;
  input [3:0]\romeaddro_reg[1][3] ;
  input CLK;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [3:0]Q;
  wire [2:0]S;
  wire [4:4]\U_DCT2D/RESIZE0_in ;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [10:0]\datao_reg[12]_0 ;
  wire [10:0]\datao_reg[13]_0 ;
  wire \dcto_1[11]_i_12__0_n_0 ;
  wire \dcto_1[11]_i_13__0_n_0 ;
  wire \dcto_1[11]_i_14__0_n_0 ;
  wire \dcto_1[11]_i_15__0_n_0 ;
  wire \dcto_1[11]_i_16__0_n_0 ;
  wire \dcto_1[11]_i_17__0_n_0 ;
  wire \dcto_1[11]_i_18__0_n_0 ;
  wire \dcto_1[11]_i_19__0_n_0 ;
  wire \dcto_1[15]_i_12__0_n_0 ;
  wire \dcto_1[15]_i_13__0_n_0 ;
  wire \dcto_1[15]_i_15__0_n_0 ;
  wire \dcto_1[15]_i_19__0_n_0 ;
  wire \dcto_1[4]_i_2__0_n_0 ;
  wire \dcto_1[7]_i_12__0_n_0 ;
  wire \dcto_1[7]_i_13__0_n_0 ;
  wire \dcto_1[7]_i_14__0_n_0 ;
  wire \dcto_1[7]_i_15__0_n_0 ;
  wire \dcto_1[7]_i_16__0_n_0 ;
  wire \dcto_1[7]_i_17__0_n_0 ;
  wire \dcto_1_reg[11]_i_3__0_n_0 ;
  wire \dcto_1_reg[11]_i_3__0_n_1 ;
  wire \dcto_1_reg[11]_i_3__0_n_2 ;
  wire \dcto_1_reg[11]_i_3__0_n_3 ;
  wire [10:0]\dcto_1_reg[15] ;
  wire \dcto_1_reg[15]_i_3__0_n_0 ;
  wire \dcto_1_reg[15]_i_3__0_n_1 ;
  wire \dcto_1_reg[15]_i_3__0_n_2 ;
  wire \dcto_1_reg[15]_i_3__0_n_3 ;
  wire \dcto_1_reg[7]_i_3__0_n_0 ;
  wire \dcto_1_reg[7]_i_3__0_n_1 ;
  wire \dcto_1_reg[7]_i_3__0_n_2 ;
  wire \dcto_1_reg[7]_i_3__0_n_3 ;
  wire even_not_odd;
  wire [10:3]\rome2datao_s[1]_140 ;
  wire \romeaddro_reg[10][4]_rep__0 ;
  wire \romeaddro_reg[10][5]_rep__0 ;
  wire [3:0]\romeaddro_reg[1][3] ;
  wire [3:1]\NLW_dcto_1_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_dcto_1_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_dcto_1_reg[7]_i_3__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [3]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[1][3] [3]),
        .I2(\romeaddro_reg[1][3] [0]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [2]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_reg[1][3] [1]),
        .I1(\romeaddro_reg[1][3] [2]),
        .I2(\romeaddro_reg[10][5]_rep__0 ),
        .I3(\romeaddro_reg[1][3] [3]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\rome2datao_s[1]_140 [9]),
        .R(1'b0));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_12__0 
       (.I0(\rome2datao_s[1]_140 [9]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_0 [7]),
        .O(\dcto_1[11]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_13__0 
       (.I0(\rome2datao_s[1]_140 [8]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_0 [6]),
        .O(\dcto_1[11]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_14__0 
       (.I0(\rome2datao_s[1]_140 [7]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_0 [5]),
        .O(\dcto_1[11]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_15__0 
       (.I0(\rome2datao_s[1]_140 [6]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_0 [4]),
        .O(\dcto_1[11]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_16__0 
       (.I0(\rome2datao_s[1]_140 [10]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_0 [8]),
        .I3(\dcto_1[11]_i_12__0_n_0 ),
        .O(\dcto_1[11]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_17__0 
       (.I0(\rome2datao_s[1]_140 [9]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_0 [7]),
        .I3(\dcto_1[11]_i_13__0_n_0 ),
        .O(\dcto_1[11]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_18__0 
       (.I0(\rome2datao_s[1]_140 [8]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_0 [6]),
        .I3(\dcto_1[11]_i_14__0_n_0 ),
        .O(\dcto_1[11]_i_18__0_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_19__0 
       (.I0(\rome2datao_s[1]_140 [7]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_0 [5]),
        .I3(\dcto_1[11]_i_15__0_n_0 ),
        .O(\dcto_1[11]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \dcto_1[15]_i_12__0 
       (.I0(Q[3]),
        .I1(\datao_reg[12]_0 [10]),
        .I2(Q[2]),
        .I3(\datao_reg[12]_0 [9]),
        .O(\dcto_1[15]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \dcto_1[15]_i_13__0 
       (.I0(Q[2]),
        .I1(\datao_reg[12]_0 [9]),
        .I2(\datao_reg[13]_0 [10]),
        .O(\dcto_1[15]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[15]_i_15__0 
       (.I0(\rome2datao_s[1]_140 [10]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_0 [8]),
        .O(\dcto_1[15]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[15]_i_19__0 
       (.I0(\dcto_1[15]_i_15__0_n_0 ),
        .I1(\datao_reg[12]_0 [8]),
        .I2(Q[1]),
        .I3(\datao_reg[13]_0 [9]),
        .O(\dcto_1[15]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CC3C33C)) 
    \dcto_1[4]_i_1__0 
       (.I0(O),
        .I1(\dcto_1[4]_i_2__0_n_0 ),
        .I2(\datao_reg[12]_0 [0]),
        .I3(\rome2datao_s[1]_140 [3]),
        .I4(\datao_reg[13]_0 [1]),
        .I5(even_not_odd),
        .O(D));
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_1[4]_i_2__0 
       (.I0(Q[0]),
        .I1(\datao_reg[13]_0 [0]),
        .O(\dcto_1[4]_i_2__0_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_12__0 
       (.I0(\rome2datao_s[1]_140 [5]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_0 [3]),
        .O(\dcto_1[7]_i_12__0_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_13__0 
       (.I0(\rome2datao_s[1]_140 [4]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_0 [2]),
        .O(\dcto_1[7]_i_13__0_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_14__0 
       (.I0(\rome2datao_s[1]_140 [3]),
        .I1(\datao_reg[12]_0 [0]),
        .I2(\datao_reg[13]_0 [1]),
        .O(\dcto_1[7]_i_14__0_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_15__0 
       (.I0(\rome2datao_s[1]_140 [6]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_0 [4]),
        .I3(\dcto_1[7]_i_12__0_n_0 ),
        .O(\dcto_1[7]_i_15__0_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_16__0 
       (.I0(\rome2datao_s[1]_140 [5]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_0 [3]),
        .I3(\dcto_1[7]_i_13__0_n_0 ),
        .O(\dcto_1[7]_i_16__0_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_17__0 
       (.I0(\rome2datao_s[1]_140 [4]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_0 [2]),
        .I3(\dcto_1[7]_i_14__0_n_0 ),
        .O(\dcto_1[7]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_18__0 
       (.I0(\rome2datao_s[1]_140 [3]),
        .I1(\datao_reg[12]_0 [0]),
        .I2(\datao_reg[13]_0 [1]),
        .I3(\dcto_1[4]_i_2__0_n_0 ),
        .O(\U_DCT2D/RESIZE0_in ));
  CARRY4 \dcto_1_reg[11]_i_3__0 
       (.CI(\dcto_1_reg[7]_i_3__0_n_0 ),
        .CO({\dcto_1_reg[11]_i_3__0_n_0 ,\dcto_1_reg[11]_i_3__0_n_1 ,\dcto_1_reg[11]_i_3__0_n_2 ,\dcto_1_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[11]_i_12__0_n_0 ,\dcto_1[11]_i_13__0_n_0 ,\dcto_1[11]_i_14__0_n_0 ,\dcto_1[11]_i_15__0_n_0 }),
        .O(\dcto_1_reg[15] [6:3]),
        .S({\dcto_1[11]_i_16__0_n_0 ,\dcto_1[11]_i_17__0_n_0 ,\dcto_1[11]_i_18__0_n_0 ,\dcto_1[11]_i_19__0_n_0 }));
  CARRY4 \dcto_1_reg[15]_i_3__0 
       (.CI(\dcto_1_reg[11]_i_3__0_n_0 ),
        .CO({\dcto_1_reg[15]_i_3__0_n_0 ,\dcto_1_reg[15]_i_3__0_n_1 ,\dcto_1_reg[15]_i_3__0_n_2 ,\dcto_1_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[15]_i_12__0_n_0 ,\dcto_1[15]_i_13__0_n_0 ,DI,\dcto_1[15]_i_15__0_n_0 }),
        .O(\dcto_1_reg[15] [10:7]),
        .S({S,\dcto_1[15]_i_19__0_n_0 }));
  CARRY4 \dcto_1_reg[23]_i_3 
       (.CI(\dcto_1_reg[15]_i_3__0_n_0 ),
        .CO({\NLW_dcto_1_reg[23]_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dcto_1_reg[23]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \dcto_1_reg[7]_i_3__0 
       (.CI(1'b0),
        .CO({\dcto_1_reg[7]_i_3__0_n_0 ,\dcto_1_reg[7]_i_3__0_n_1 ,\dcto_1_reg[7]_i_3__0_n_2 ,\dcto_1_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[7]_i_12__0_n_0 ,\dcto_1[7]_i_13__0_n_0 ,\dcto_1[7]_i_14__0_n_0 ,\dcto_1[4]_i_2__0_n_0 }),
        .O({\dcto_1_reg[15] [2:0],\NLW_dcto_1_reg[7]_i_3__0_O_UNCONNECTED [0]}),
        .S({\dcto_1[7]_i_15__0_n_0 ,\dcto_1[7]_i_16__0_n_0 ,\dcto_1[7]_i_17__0_n_0 ,\U_DCT2D/RESIZE0_in }));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_26
   (S,
    \dcto_1_reg[15] ,
    Q,
    \datao_reg[13]_0 ,
    \romeaddro_reg[10][5]_rep__0 ,
    \romeaddro_reg[10][4]_rep__0 ,
    \romeaddro_reg[2][3] ,
    CLK);
  output [1:0]S;
  output [10:0]\dcto_1_reg[15] ;
  input [0:0]Q;
  input [1:0]\datao_reg[13]_0 ;
  input \romeaddro_reg[10][5]_rep__0 ;
  input \romeaddro_reg[10][4]_rep__0 ;
  input [3:0]\romeaddro_reg[2][3] ;
  input CLK;

  wire CLK;
  wire [0:0]Q;
  wire [1:0]S;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\datao_reg[13]_0 ;
  wire [10:0]\dcto_1_reg[15] ;
  wire [13:13]\rome2datao_s[2]_142 ;
  wire \romeaddro_reg[10][4]_rep__0 ;
  wire \romeaddro_reg[10][5]_rep__0 ;
  wire [3:0]\romeaddro_reg[2][3] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0483E15C29D016A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1530F4269080CCA0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [0]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[2][3] [3]),
        .I2(\romeaddro_reg[2][3] [0]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [2]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_reg[2][3] [1]),
        .I1(\romeaddro_reg[2][3] [2]),
        .I2(\romeaddro_reg[10][5]_rep__0 ),
        .I3(\romeaddro_reg[2][3] [3]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3F91CBD5836E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D13B9187D541E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A6305D3C19F1950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h18432150E9DC1A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\rome2datao_s[2]_142 ),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \dcto_1[15]_i_16__0 
       (.I0(\dcto_1_reg[15] [9]),
        .I1(\datao_reg[13]_0 [0]),
        .I2(\dcto_1_reg[15] [10]),
        .I3(\datao_reg[13]_0 [1]),
        .I4(\rome2datao_s[2]_142 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \dcto_1[15]_i_17__0 
       (.I0(Q),
        .I1(\dcto_1_reg[15] [10]),
        .I2(\datao_reg[13]_0 [1]),
        .I3(\dcto_1_reg[15] [9]),
        .I4(\datao_reg[13]_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_28
   (\romedatao_d1_reg[3][13] ,
    \romeaddro_reg[10][5]_rep__0 ,
    \romeaddro_reg[10][4]_rep__0 ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[3][13] ;
  input \romeaddro_reg[10][5]_rep__0 ;
  input \romeaddro_reg[10][4]_rep__0 ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire \romeaddro_reg[10][4]_rep__0 ;
  wire \romeaddro_reg[10][5]_rep__0 ;
  wire [11:0]\romedatao_d1_reg[3][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_reg[10][5]_rep__0 ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_30
   (\romedatao_d1_reg[4][13] ,
    \romeaddro_reg[10][5]_rep__0 ,
    \romeaddro_reg[10][4]_rep__0 ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[4][13] ;
  input \romeaddro_reg[10][5]_rep__0 ;
  input \romeaddro_reg[10][4]_rep__0 ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire \romeaddro_reg[10][4]_rep__0 ;
  wire \romeaddro_reg[10][5]_rep__0 ;
  wire [11:0]\romedatao_d1_reg[4][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_reg[10][5]_rep__0 ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_reg[10][4]_rep__0 ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep__0 ),
        .I1(\romeaddro_reg[10][4]_rep__0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[4][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_32
   (\romedatao_d1_reg[5][13] ,
    \romeaddro_reg[10][5]_rep ,
    \romeaddro_reg[10][4]_rep ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[5][13] ;
  input \romeaddro_reg[10][5]_rep ;
  input \romeaddro_reg[10][4]_rep ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire \romeaddro_reg[10][4]_rep ;
  wire \romeaddro_reg[10][5]_rep ;
  wire [11:0]\romedatao_d1_reg[5][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[10][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_reg[10][5]_rep ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_reg[10][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[5][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_34
   (\romedatao_d1_reg[6][13] ,
    \romeaddro_reg[10][5]_rep ,
    \romeaddro_reg[10][4]_rep ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[6][13] ;
  input \romeaddro_reg[10][5]_rep ;
  input \romeaddro_reg[10][4]_rep ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire \romeaddro_reg[10][4]_rep ;
  wire \romeaddro_reg[10][5]_rep ;
  wire [11:0]\romedatao_d1_reg[6][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[10][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_reg[10][5]_rep ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_reg[10][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[6][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_36
   (\romedatao_d1_reg[7][13] ,
    \rome2addro_s[10]_104 ,
    Q,
    \romeaddro_reg[10][5]_rep ,
    \romeaddro_reg[10][4]_rep ,
    CLK);
  output [11:0]\romedatao_d1_reg[7][13] ;
  input [1:0]\rome2addro_s[10]_104 ;
  input [3:0]Q;
  input \romeaddro_reg[10][5]_rep ;
  input \romeaddro_reg[10][4]_rep ;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\rome2addro_s[10]_104 ;
  wire \romeaddro_reg[10][4]_rep ;
  wire \romeaddro_reg[10][5]_rep ;
  wire [11:0]\romedatao_d1_reg[7][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[10][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\rome2addro_s[10]_104 [1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[7][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_38
   (\romedatao_d1_reg[8][13] ,
    \rome2addro_s[10]_104 ,
    Q,
    \romeaddro_reg[10][5]_rep ,
    \romeaddro_reg[10][4]_rep ,
    CLK);
  output [11:0]\romedatao_d1_reg[8][13] ;
  input [1:0]\rome2addro_s[10]_104 ;
  input [3:0]Q;
  input \romeaddro_reg[10][5]_rep ;
  input \romeaddro_reg[10][4]_rep ;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\rome2addro_s[10]_104 ;
  wire \romeaddro_reg[10][4]_rep ;
  wire \romeaddro_reg[10][5]_rep ;
  wire [11:0]\romedatao_d1_reg[8][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(\romeaddro_reg[10][4]_rep ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[10][5]_rep ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[10][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\rome2addro_s[10]_104 [1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[8][13] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_4
   (Q,
    D,
    \dcto_1_reg[15] ,
    CO,
    \datao_reg[13]_0 ,
    O,
    \datao_reg[12]_0 ,
    even_not_odd,
    DI,
    S,
    \romeaddro_reg[8][5]_rep ,
    \romeaddro_reg[8][4]_rep ,
    \romeaddro_reg[1][3] ,
    CLK);
  output [3:0]Q;
  output [0:0]D;
  output [10:0]\dcto_1_reg[15] ;
  output [0:0]CO;
  input [10:0]\datao_reg[13]_0 ;
  input [0:0]O;
  input [10:0]\datao_reg[12]_0 ;
  input even_not_odd;
  input [0:0]DI;
  input [2:0]S;
  input \romeaddro_reg[8][5]_rep ;
  input \romeaddro_reg[8][4]_rep ;
  input [3:0]\romeaddro_reg[1][3] ;
  input CLK;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [3:0]Q;
  wire [2:0]S;
  wire [4:4]\U_DCT1D/RESIZE0_in ;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [10:0]\datao_reg[12]_0 ;
  wire [10:0]\datao_reg[13]_0 ;
  wire \dcto_1[11]_i_12_n_0 ;
  wire \dcto_1[11]_i_13_n_0 ;
  wire \dcto_1[11]_i_14_n_0 ;
  wire \dcto_1[11]_i_15_n_0 ;
  wire \dcto_1[11]_i_16_n_0 ;
  wire \dcto_1[11]_i_17_n_0 ;
  wire \dcto_1[11]_i_18_n_0 ;
  wire \dcto_1[11]_i_19_n_0 ;
  wire \dcto_1[15]_i_12_n_0 ;
  wire \dcto_1[15]_i_13_n_0 ;
  wire \dcto_1[15]_i_15_n_0 ;
  wire \dcto_1[15]_i_19_n_0 ;
  wire \dcto_1[4]_i_2_n_0 ;
  wire \dcto_1[7]_i_12_n_0 ;
  wire \dcto_1[7]_i_13_n_0 ;
  wire \dcto_1[7]_i_14_n_0 ;
  wire \dcto_1[7]_i_15_n_0 ;
  wire \dcto_1[7]_i_16_n_0 ;
  wire \dcto_1[7]_i_17_n_0 ;
  wire \dcto_1_reg[11]_i_3_n_0 ;
  wire \dcto_1_reg[11]_i_3_n_1 ;
  wire \dcto_1_reg[11]_i_3_n_2 ;
  wire \dcto_1_reg[11]_i_3_n_3 ;
  wire [10:0]\dcto_1_reg[15] ;
  wire \dcto_1_reg[15]_i_3_n_0 ;
  wire \dcto_1_reg[15]_i_3_n_1 ;
  wire \dcto_1_reg[15]_i_3_n_2 ;
  wire \dcto_1_reg[15]_i_3_n_3 ;
  wire \dcto_1_reg[7]_i_3_n_0 ;
  wire \dcto_1_reg[7]_i_3_n_1 ;
  wire \dcto_1_reg[7]_i_3_n_2 ;
  wire \dcto_1_reg[7]_i_3_n_3 ;
  wire even_not_odd;
  wire [3:0]\romeaddro_reg[1][3] ;
  wire \romeaddro_reg[8][4]_rep ;
  wire \romeaddro_reg[8][5]_rep ;
  wire [10:3]\romedatao_s[1]_122 ;
  wire [3:1]\NLW_dcto_1_reg[21]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_dcto_1_reg[21]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_dcto_1_reg[7]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [3]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[1][3] [3]),
        .I2(\romeaddro_reg[1][3] [0]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [2]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_reg[1][3] [1]),
        .I1(\romeaddro_reg[1][3] [2]),
        .I2(\romeaddro_reg[8][5]_rep ),
        .I3(\romeaddro_reg[1][3] [3]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[1][3] [2]),
        .I3(\romeaddro_reg[1][3] [1]),
        .I4(\romeaddro_reg[1][3] [0]),
        .I5(\romeaddro_reg[1][3] [3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_s[1]_122 [9]),
        .R(1'b0));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_12 
       (.I0(\romedatao_s[1]_122 [9]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_0 [7]),
        .O(\dcto_1[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_13 
       (.I0(\romedatao_s[1]_122 [8]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_0 [6]),
        .O(\dcto_1[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_14 
       (.I0(\romedatao_s[1]_122 [7]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_0 [5]),
        .O(\dcto_1[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_15 
       (.I0(\romedatao_s[1]_122 [6]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_0 [4]),
        .O(\dcto_1[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_16 
       (.I0(\romedatao_s[1]_122 [10]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_0 [8]),
        .I3(\dcto_1[11]_i_12_n_0 ),
        .O(\dcto_1[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_17 
       (.I0(\romedatao_s[1]_122 [9]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_0 [7]),
        .I3(\dcto_1[11]_i_13_n_0 ),
        .O(\dcto_1[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_18 
       (.I0(\romedatao_s[1]_122 [8]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_0 [6]),
        .I3(\dcto_1[11]_i_14_n_0 ),
        .O(\dcto_1[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_19 
       (.I0(\romedatao_s[1]_122 [7]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_0 [5]),
        .I3(\dcto_1[11]_i_15_n_0 ),
        .O(\dcto_1[11]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \dcto_1[15]_i_12 
       (.I0(Q[3]),
        .I1(\datao_reg[12]_0 [10]),
        .I2(Q[2]),
        .I3(\datao_reg[12]_0 [9]),
        .O(\dcto_1[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \dcto_1[15]_i_13 
       (.I0(Q[2]),
        .I1(\datao_reg[12]_0 [9]),
        .I2(\datao_reg[13]_0 [10]),
        .O(\dcto_1[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[15]_i_15 
       (.I0(\romedatao_s[1]_122 [10]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_0 [8]),
        .O(\dcto_1[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[15]_i_19 
       (.I0(\dcto_1[15]_i_15_n_0 ),
        .I1(\datao_reg[12]_0 [8]),
        .I2(Q[1]),
        .I3(\datao_reg[13]_0 [9]),
        .O(\dcto_1[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CC3C33C)) 
    \dcto_1[4]_i_1 
       (.I0(O),
        .I1(\dcto_1[4]_i_2_n_0 ),
        .I2(\datao_reg[12]_0 [0]),
        .I3(\romedatao_s[1]_122 [3]),
        .I4(\datao_reg[13]_0 [1]),
        .I5(even_not_odd),
        .O(D));
  LUT2 #(
    .INIT(4'h8)) 
    \dcto_1[4]_i_2 
       (.I0(Q[0]),
        .I1(\datao_reg[13]_0 [0]),
        .O(\dcto_1[4]_i_2_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_12 
       (.I0(\romedatao_s[1]_122 [5]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_0 [3]),
        .O(\dcto_1[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_13 
       (.I0(\romedatao_s[1]_122 [4]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_0 [2]),
        .O(\dcto_1[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_14 
       (.I0(\romedatao_s[1]_122 [3]),
        .I1(\datao_reg[12]_0 [0]),
        .I2(\datao_reg[13]_0 [1]),
        .O(\dcto_1[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_15 
       (.I0(\romedatao_s[1]_122 [6]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_0 [4]),
        .I3(\dcto_1[7]_i_12_n_0 ),
        .O(\dcto_1[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_16 
       (.I0(\romedatao_s[1]_122 [5]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_0 [3]),
        .I3(\dcto_1[7]_i_13_n_0 ),
        .O(\dcto_1[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_17 
       (.I0(\romedatao_s[1]_122 [4]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_0 [2]),
        .I3(\dcto_1[7]_i_14_n_0 ),
        .O(\dcto_1[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_18 
       (.I0(\romedatao_s[1]_122 [3]),
        .I1(\datao_reg[12]_0 [0]),
        .I2(\datao_reg[13]_0 [1]),
        .I3(\dcto_1[4]_i_2_n_0 ),
        .O(\U_DCT1D/RESIZE0_in ));
  CARRY4 \dcto_1_reg[11]_i_3 
       (.CI(\dcto_1_reg[7]_i_3_n_0 ),
        .CO({\dcto_1_reg[11]_i_3_n_0 ,\dcto_1_reg[11]_i_3_n_1 ,\dcto_1_reg[11]_i_3_n_2 ,\dcto_1_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[11]_i_12_n_0 ,\dcto_1[11]_i_13_n_0 ,\dcto_1[11]_i_14_n_0 ,\dcto_1[11]_i_15_n_0 }),
        .O(\dcto_1_reg[15] [6:3]),
        .S({\dcto_1[11]_i_16_n_0 ,\dcto_1[11]_i_17_n_0 ,\dcto_1[11]_i_18_n_0 ,\dcto_1[11]_i_19_n_0 }));
  CARRY4 \dcto_1_reg[15]_i_3 
       (.CI(\dcto_1_reg[11]_i_3_n_0 ),
        .CO({\dcto_1_reg[15]_i_3_n_0 ,\dcto_1_reg[15]_i_3_n_1 ,\dcto_1_reg[15]_i_3_n_2 ,\dcto_1_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[15]_i_12_n_0 ,\dcto_1[15]_i_13_n_0 ,DI,\dcto_1[15]_i_15_n_0 }),
        .O(\dcto_1_reg[15] [10:7]),
        .S({S,\dcto_1[15]_i_19_n_0 }));
  CARRY4 \dcto_1_reg[21]_i_3 
       (.CI(\dcto_1_reg[15]_i_3_n_0 ),
        .CO({\NLW_dcto_1_reg[21]_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dcto_1_reg[21]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \dcto_1_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\dcto_1_reg[7]_i_3_n_0 ,\dcto_1_reg[7]_i_3_n_1 ,\dcto_1_reg[7]_i_3_n_2 ,\dcto_1_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[7]_i_12_n_0 ,\dcto_1[7]_i_13_n_0 ,\dcto_1[7]_i_14_n_0 ,\dcto_1[4]_i_2_n_0 }),
        .O({\dcto_1_reg[15] [2:0],\NLW_dcto_1_reg[7]_i_3_O_UNCONNECTED [0]}),
        .S({\dcto_1[7]_i_15_n_0 ,\dcto_1[7]_i_16_n_0 ,\dcto_1[7]_i_17_n_0 ,\U_DCT1D/RESIZE0_in }));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_40
   (\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c ,
    \rome2addro_s[10]_104 ,
    Q,
    CLK);
  output [11:0]\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c ;
  input [1:0]\rome2addro_s[10]_104 ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\rome2addro_s[10]_104 ;
  wire [11:0]\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\rome2addro_s[10]_104 [1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\rome2addro_s[10]_104 [0]),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\rome2addro_s[10]_104 [1]),
        .I1(\rome2addro_s[10]_104 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d3_reg[9][13]_U0_U_FDCT_U_MDCT_U_DCT2D_odv_d2_reg_c [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_6
   (S,
    \dcto_1_reg[15] ,
    Q,
    \datao_reg[13]_0 ,
    \romeaddro_reg[8][5]_rep ,
    \romeaddro_reg[8][4]_rep ,
    \romeaddro_reg[2][3] ,
    CLK);
  output [1:0]S;
  output [10:0]\dcto_1_reg[15] ;
  input [0:0]Q;
  input [1:0]\datao_reg[13]_0 ;
  input \romeaddro_reg[8][5]_rep ;
  input \romeaddro_reg[8][4]_rep ;
  input [3:0]\romeaddro_reg[2][3] ;
  input CLK;

  wire CLK;
  wire [0:0]Q;
  wire [1:0]S;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire [1:0]\datao_reg[13]_0 ;
  wire [10:0]\dcto_1_reg[15] ;
  wire [3:0]\romeaddro_reg[2][3] ;
  wire \romeaddro_reg[8][4]_rep ;
  wire \romeaddro_reg[8][5]_rep ;
  wire [13:13]\romedatao_s[2]_124 ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0483E15C29D016A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1530F4269080CCA0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [0]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[2][3] [3]),
        .I2(\romeaddro_reg[2][3] [0]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [2]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(\romeaddro_reg[2][3] [1]),
        .I1(\romeaddro_reg[2][3] [2]),
        .I2(\romeaddro_reg[8][5]_rep ),
        .I3(\romeaddro_reg[2][3] [3]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3F91CBD5836E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D13B9187D541E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [0]),
        .I5(\romeaddro_reg[2][3] [3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A6305D3C19F1950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h18432150E9DC1A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(\romeaddro_reg[2][3] [2]),
        .I3(\romeaddro_reg[2][3] [1]),
        .I4(\romeaddro_reg[2][3] [3]),
        .I5(\romeaddro_reg[2][3] [0]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_s[2]_124 ),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\dcto_1_reg[15] [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \dcto_1[15]_i_16 
       (.I0(\dcto_1_reg[15] [9]),
        .I1(\datao_reg[13]_0 [0]),
        .I2(\dcto_1_reg[15] [10]),
        .I3(\datao_reg[13]_0 [1]),
        .I4(\romedatao_s[2]_124 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \dcto_1[15]_i_17 
       (.I0(Q),
        .I1(\dcto_1_reg[15] [10]),
        .I2(\datao_reg[13]_0 [1]),
        .I3(\dcto_1_reg[15] [9]),
        .I4(\datao_reg[13]_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "ROME" *) 
module design_1_JpegEnc_0_0_ROME_8
   (\romedatao_d1_reg[3][13] ,
    \romeaddro_reg[8][5]_rep ,
    \romeaddro_reg[8][4]_rep ,
    Q,
    CLK);
  output [11:0]\romedatao_d1_reg[3][13] ;
  input \romeaddro_reg[8][5]_rep ;
  input \romeaddro_reg[8][4]_rep ;
  input [3:0]Q;
  input CLK;

  wire CLK;
  wire [3:0]Q;
  wire \datao[10]_i_1_n_0 ;
  wire \datao[11]_i_1_n_0 ;
  wire \datao[12]_i_1_n_0 ;
  wire \datao[13]_i_1_n_0 ;
  wire \datao[2]_i_1_n_0 ;
  wire \datao[3]_i_1_n_0 ;
  wire \datao[4]_i_1_n_0 ;
  wire \datao[5]_i_1_n_0 ;
  wire \datao[6]_i_1_n_0 ;
  wire \datao[7]_i_1_n_0 ;
  wire \datao[8]_i_1_n_0 ;
  wire \datao[9]_i_1_n_0 ;
  wire \romeaddro_reg[8][4]_rep ;
  wire \romeaddro_reg[8][5]_rep ;
  wire [11:0]\romedatao_d1_reg[3][13] ;

  LUT6 #(
    .INIT(64'h1E2044078C8B2D10)) 
    \datao[10]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h048329D0E15C16A0)) 
    \datao[11]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15F4302690CC80A0)) 
    \datao[12]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\datao[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BA51302A020200)) 
    \datao[13]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F6000000000)) 
    \datao[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\romeaddro_reg[8][5]_rep ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\romeaddro_reg[8][4]_rep ),
        .O(\datao[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B0308374C703B0)) 
    \datao[3]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05D3BD58F91C36E0)) 
    \datao[4]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F3058C7904B2D10)) 
    \datao[5]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D137D54B9181E20)) 
    \datao[6]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h17B01083D4CF2590)) 
    \datao[7]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A63C19F05D31950)) 
    \datao[8]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1843E9DC21501A60)) 
    \datao[9]_i_1 
       (.I0(\romeaddro_reg[8][5]_rep ),
        .I1(\romeaddro_reg[8][4]_rep ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\datao[9]_i_1_n_0 ));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[10]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[11]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[12]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[13]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [11]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[2]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[3]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[4]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[5]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[6]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[7]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[8]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\datao[9]_i_1_n_0 ),
        .Q(\romedatao_d1_reg[3][13] [7]),
        .R(1'b0));
endmodule

module design_1_JpegEnc_0_0_ROMO
   (S,
    Q,
    D,
    CO,
    DI,
    \datao_reg[11]_0 ,
    \datao_reg[12]_0 ,
    \datao_reg[3]_0 ,
    \datao_reg[2]_0 ,
    even_not_odd,
    \datao_reg[2]_1 ,
    out,
    CLK);
  output [0:0]S;
  output [11:0]Q;
  output [1:0]D;
  output [0:0]CO;
  output [0:0]DI;
  input [2:0]\datao_reg[11]_0 ;
  input [3:0]\datao_reg[12]_0 ;
  input [1:0]\datao_reg[3]_0 ;
  input [0:0]\datao_reg[2]_0 ;
  input even_not_odd;
  input [1:0]\datao_reg[2]_1 ;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [11:0]Q;
  wire [0:0]S;
  wire [3:2]\U_DCT1D/RESIZE ;
  wire [2:0]\datao_reg[11]_0 ;
  wire [3:0]\datao_reg[12]_0 ;
  wire [0:0]\datao_reg[2]_0 ;
  wire [1:0]\datao_reg[2]_1 ;
  wire [1:0]\datao_reg[3]_0 ;
  wire \dcto_1[3]_i_3_n_0 ;
  wire \dcto_1[3]_i_6_n_0 ;
  wire \dcto_1_reg[3]_i_2_n_1 ;
  wire \dcto_1_reg[3]_i_2_n_2 ;
  wire \dcto_1_reg[3]_i_2_n_3 ;
  wire even_not_odd;
  wire [13:0]out;
  wire [1:0]\romodatao_s[0]_121 ;
  wire [1:0]\NLW_dcto_1_reg[3]_i_2_O_UNCONNECTED ;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(\romodatao_s[0]_121 [0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(\romodatao_s[0]_121 [1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_1[15]_i_10 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [2]),
        .I2(\datao_reg[12]_0 [3]),
        .I3(Q[10]),
        .I4(\datao_reg[11]_0 [1]),
        .I5(\datao_reg[12]_0 [2]),
        .O(S));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[15]_i_6 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [2]),
        .I2(\datao_reg[12]_0 [3]),
        .O(DI));
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[2]_i_1 
       (.I0(\U_DCT1D/RESIZE [2]),
        .I1(\datao_reg[3]_0 [0]),
        .I2(even_not_odd),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \dcto_1[3]_i_1 
       (.I0(\U_DCT1D/RESIZE [3]),
        .I1(\datao_reg[3]_0 [1]),
        .I2(\datao_reg[2]_0 ),
        .I3(even_not_odd),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[3]_i_3 
       (.I0(Q[1]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[11]_0 [0]),
        .O(\dcto_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_1[3]_i_6 
       (.I0(\romodatao_s[0]_121 [1]),
        .I1(\datao_reg[12]_0 [0]),
        .O(\dcto_1[3]_i_6_n_0 ));
  CARRY4 \dcto_1_reg[3]_i_2 
       (.CI(1'b0),
        .CO({CO,\dcto_1_reg[3]_i_2_n_1 ,\dcto_1_reg[3]_i_2_n_2 ,\dcto_1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[3]_i_3_n_0 ,Q[0],\romodatao_s[0]_121 [1],1'b0}),
        .O({\U_DCT1D/RESIZE ,\NLW_dcto_1_reg[3]_i_2_O_UNCONNECTED [1:0]}),
        .S({\datao_reg[2]_1 ,\dcto_1[3]_i_6_n_0 ,\romodatao_s[0]_121 [0]}));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_11
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_13
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_15
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_17
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_19
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_21
   (S,
    Q,
    D,
    CO,
    DI,
    \datao_reg[11]_0 ,
    \datao_reg[12]_0 ,
    \datao_reg[3]_0 ,
    \datao_reg[2]_0 ,
    even_not_odd,
    \datao_reg[2]_1 ,
    out,
    CLK);
  output [0:0]S;
  output [11:0]Q;
  output [1:0]D;
  output [0:0]CO;
  output [0:0]DI;
  input [2:0]\datao_reg[11]_0 ;
  input [3:0]\datao_reg[12]_0 ;
  input [1:0]\datao_reg[3]_0 ;
  input [0:0]\datao_reg[2]_0 ;
  input even_not_odd;
  input [1:0]\datao_reg[2]_1 ;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [11:0]Q;
  wire [0:0]S;
  wire [3:2]\U_DCT2D/RESIZE ;
  wire [2:0]\datao_reg[11]_0 ;
  wire [3:0]\datao_reg[12]_0 ;
  wire [0:0]\datao_reg[2]_0 ;
  wire [1:0]\datao_reg[2]_1 ;
  wire [1:0]\datao_reg[3]_0 ;
  wire \dcto_1[3]_i_3__0_n_0 ;
  wire \dcto_1[3]_i_6__0_n_0 ;
  wire \dcto_1_reg[3]_i_2__0_n_1 ;
  wire \dcto_1_reg[3]_i_2__0_n_2 ;
  wire \dcto_1_reg[3]_i_2__0_n_3 ;
  wire even_not_odd;
  wire [13:0]out;
  wire [1:0]\romo2datao_s[0]_139 ;
  wire [1:0]\NLW_dcto_1_reg[3]_i_2__0_O_UNCONNECTED ;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(\romo2datao_s[0]_139 [0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(\romo2datao_s[0]_139 [1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \dcto_1[15]_i_10__0 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [2]),
        .I2(\datao_reg[12]_0 [3]),
        .I3(Q[10]),
        .I4(\datao_reg[11]_0 [1]),
        .I5(\datao_reg[12]_0 [2]),
        .O(S));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[15]_i_6__0 
       (.I0(Q[11]),
        .I1(\datao_reg[11]_0 [2]),
        .I2(\datao_reg[12]_0 [3]),
        .O(DI));
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[2]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [2]),
        .I1(\datao_reg[3]_0 [0]),
        .I2(even_not_odd),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \dcto_1[3]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [3]),
        .I1(\datao_reg[3]_0 [1]),
        .I2(\datao_reg[2]_0 ),
        .I3(even_not_odd),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[3]_i_3__0 
       (.I0(Q[1]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[11]_0 [0]),
        .O(\dcto_1[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dcto_1[3]_i_6__0 
       (.I0(\romo2datao_s[0]_139 [1]),
        .I1(\datao_reg[12]_0 [0]),
        .O(\dcto_1[3]_i_6__0_n_0 ));
  CARRY4 \dcto_1_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\dcto_1_reg[3]_i_2__0_n_1 ,\dcto_1_reg[3]_i_2__0_n_2 ,\dcto_1_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[3]_i_3__0_n_0 ,Q[0],\romo2datao_s[0]_139 [1],1'b0}),
        .O({\U_DCT2D/RESIZE ,\NLW_dcto_1_reg[3]_i_2__0_O_UNCONNECTED [1:0]}),
        .S({\datao_reg[2]_1 ,\dcto_1[3]_i_6__0_n_0 ,\romo2datao_s[0]_139 [0]}));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_23
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_25
   (D,
    O,
    \dcto_1_reg[3] ,
    Q,
    \datao_reg[13]_0 ,
    even_not_odd,
    CO,
    \datao_reg[2]_0 ,
    DI,
    S,
    \datao_reg[12]_0 ,
    \datao_reg[13]_1 ,
    out,
    CLK);
  output [11:0]D;
  output [0:0]O;
  output [1:0]\dcto_1_reg[3] ;
  output [4:0]Q;
  input [10:0]\datao_reg[13]_0 ;
  input even_not_odd;
  input [0:0]CO;
  input [0:0]\datao_reg[2]_0 ;
  input [0:0]DI;
  input [2:0]S;
  input [12:0]\datao_reg[12]_0 ;
  input [11:0]\datao_reg[13]_1 ;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [4:0]Q;
  wire [2:0]S;
  wire [15:5]\U_DCT2D/RESIZE ;
  wire [12:0]\datao_reg[12]_0 ;
  wire [10:0]\datao_reg[13]_0 ;
  wire [11:0]\datao_reg[13]_1 ;
  wire [0:0]\datao_reg[2]_0 ;
  wire \dcto_1[11]_i_10__0_n_0 ;
  wire \dcto_1[11]_i_11__0_n_0 ;
  wire \dcto_1[11]_i_4__0_n_0 ;
  wire \dcto_1[11]_i_5__0_n_0 ;
  wire \dcto_1[11]_i_6__0_n_0 ;
  wire \dcto_1[11]_i_7__0_n_0 ;
  wire \dcto_1[11]_i_8__0_n_0 ;
  wire \dcto_1[11]_i_9__0_n_0 ;
  wire \dcto_1[15]_i_11__0_n_0 ;
  wire \dcto_1[15]_i_4__0_n_0 ;
  wire \dcto_1[15]_i_5__0_n_0 ;
  wire \dcto_1[15]_i_7__0_n_0 ;
  wire \dcto_1[7]_i_10__0_n_0 ;
  wire \dcto_1[7]_i_11__0_n_0 ;
  wire \dcto_1[7]_i_4__0_n_0 ;
  wire \dcto_1[7]_i_5__0_n_0 ;
  wire \dcto_1[7]_i_6__0_n_0 ;
  wire \dcto_1[7]_i_7__0_n_0 ;
  wire \dcto_1[7]_i_8__0_n_0 ;
  wire \dcto_1[7]_i_9__0_n_0 ;
  wire \dcto_1_reg[11]_i_2__0_n_0 ;
  wire \dcto_1_reg[11]_i_2__0_n_1 ;
  wire \dcto_1_reg[11]_i_2__0_n_2 ;
  wire \dcto_1_reg[11]_i_2__0_n_3 ;
  wire \dcto_1_reg[15]_i_2__0_n_0 ;
  wire \dcto_1_reg[15]_i_2__0_n_1 ;
  wire \dcto_1_reg[15]_i_2__0_n_2 ;
  wire \dcto_1_reg[15]_i_2__0_n_3 ;
  wire \dcto_1_reg[23]_i_2_n_3 ;
  wire [1:0]\dcto_1_reg[3] ;
  wire \dcto_1_reg[7]_i_2__0_n_0 ;
  wire \dcto_1_reg[7]_i_2__0_n_1 ;
  wire \dcto_1_reg[7]_i_2__0_n_2 ;
  wire \dcto_1_reg[7]_i_2__0_n_3 ;
  wire even_not_odd;
  wire [13:0]out;
  wire [10:1]\romo2datao_s[1]_141 ;
  wire [3:1]\NLW_dcto_1_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_dcto_1_reg[23]_i_2_O_UNCONNECTED ;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(\romo2datao_s[1]_141 [10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(\romo2datao_s[1]_141 [1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(\romo2datao_s[1]_141 [3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(\romo2datao_s[1]_141 [4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(\romo2datao_s[1]_141 [5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(\romo2datao_s[1]_141 [6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(\romo2datao_s[1]_141 [7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(\romo2datao_s[1]_141 [8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(\romo2datao_s[1]_141 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[10]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [10]),
        .I1(\datao_reg[13]_0 [5]),
        .I2(even_not_odd),
        .O(D[5]));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_10__0 
       (.I0(\romo2datao_s[1]_141 [8]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_1 [7]),
        .I3(\dcto_1[11]_i_6__0_n_0 ),
        .O(\dcto_1[11]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_11__0 
       (.I0(\romo2datao_s[1]_141 [7]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_1 [6]),
        .I3(\dcto_1[11]_i_7__0_n_0 ),
        .O(\dcto_1[11]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[11]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [11]),
        .I1(\datao_reg[13]_0 [6]),
        .I2(even_not_odd),
        .O(D[6]));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_4__0 
       (.I0(\romo2datao_s[1]_141 [9]),
        .I1(\datao_reg[12]_0 [8]),
        .I2(\datao_reg[13]_1 [8]),
        .O(\dcto_1[11]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_5__0 
       (.I0(\romo2datao_s[1]_141 [8]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_1 [7]),
        .O(\dcto_1[11]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_6__0 
       (.I0(\romo2datao_s[1]_141 [7]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_1 [6]),
        .O(\dcto_1[11]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_7__0 
       (.I0(\romo2datao_s[1]_141 [6]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_1 [5]),
        .O(\dcto_1[11]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_8__0 
       (.I0(\romo2datao_s[1]_141 [10]),
        .I1(\datao_reg[12]_0 [9]),
        .I2(\datao_reg[13]_1 [9]),
        .I3(\dcto_1[11]_i_4__0_n_0 ),
        .O(\dcto_1[11]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_9__0 
       (.I0(\romo2datao_s[1]_141 [9]),
        .I1(\datao_reg[12]_0 [8]),
        .I2(\datao_reg[13]_1 [8]),
        .I3(\dcto_1[11]_i_5__0_n_0 ),
        .O(\dcto_1[11]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[12]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [12]),
        .I1(\datao_reg[13]_0 [7]),
        .I2(even_not_odd),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[13]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [13]),
        .I1(\datao_reg[13]_0 [8]),
        .I2(even_not_odd),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[14]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [14]),
        .I1(\datao_reg[13]_0 [9]),
        .I2(even_not_odd),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[15]_i_11__0 
       (.I0(\dcto_1[15]_i_7__0_n_0 ),
        .I1(\datao_reg[12]_0 [10]),
        .I2(Q[2]),
        .I3(\datao_reg[13]_1 [10]),
        .O(\dcto_1[15]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[15]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [15]),
        .I1(\datao_reg[13]_0 [10]),
        .I2(even_not_odd),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \dcto_1[15]_i_4__0 
       (.I0(Q[4]),
        .I1(\datao_reg[12]_0 [12]),
        .I2(Q[3]),
        .I3(\datao_reg[12]_0 [11]),
        .O(\dcto_1[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \dcto_1[15]_i_5__0 
       (.I0(Q[3]),
        .I1(\datao_reg[12]_0 [11]),
        .I2(\datao_reg[13]_1 [11]),
        .O(\dcto_1[15]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[15]_i_7__0 
       (.I0(\romo2datao_s[1]_141 [10]),
        .I1(\datao_reg[12]_0 [9]),
        .I2(\datao_reg[13]_1 [9]),
        .O(\dcto_1[15]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_1[23]_i_1 
       (.I0(\dcto_1_reg[23]_i_2_n_3 ),
        .I1(CO),
        .I2(even_not_odd),
        .O(D[11]));
  (* HLUTNM = "lutpair95" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_1[3]_i_4__0 
       (.I0(Q[1]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_1 [1]),
        .I3(\datao_reg[12]_0 [0]),
        .I4(\romo2datao_s[1]_141 [1]),
        .O(\dcto_1_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[3]_i_5__0 
       (.I0(\romo2datao_s[1]_141 [1]),
        .I1(\datao_reg[12]_0 [0]),
        .I2(\datao_reg[13]_1 [0]),
        .O(\dcto_1_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[5]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [5]),
        .I1(\datao_reg[13]_0 [0]),
        .I2(even_not_odd),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[6]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [6]),
        .I1(\datao_reg[13]_0 [1]),
        .I2(even_not_odd),
        .O(D[1]));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_10__0 
       (.I0(\romo2datao_s[1]_141 [4]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_1 [3]),
        .I3(\dcto_1[7]_i_6__0_n_0 ),
        .O(\dcto_1[7]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_11__0 
       (.I0(\romo2datao_s[1]_141 [3]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_1 [2]),
        .I3(\dcto_1[7]_i_7__0_n_0 ),
        .O(\dcto_1[7]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[7]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [7]),
        .I1(\datao_reg[13]_0 [2]),
        .I2(even_not_odd),
        .O(D[2]));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_4__0 
       (.I0(\romo2datao_s[1]_141 [5]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_1 [4]),
        .O(\dcto_1[7]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_5__0 
       (.I0(\romo2datao_s[1]_141 [4]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_1 [3]),
        .O(\dcto_1[7]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_6__0 
       (.I0(\romo2datao_s[1]_141 [3]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_1 [2]),
        .O(\dcto_1[7]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_7__0 
       (.I0(Q[1]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_1 [1]),
        .O(\dcto_1[7]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_8__0 
       (.I0(\romo2datao_s[1]_141 [6]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_1 [5]),
        .I3(\dcto_1[7]_i_4__0_n_0 ),
        .O(\dcto_1[7]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_9__0 
       (.I0(\romo2datao_s[1]_141 [5]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_1 [4]),
        .I3(\dcto_1[7]_i_5__0_n_0 ),
        .O(\dcto_1[7]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[8]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [8]),
        .I1(\datao_reg[13]_0 [3]),
        .I2(even_not_odd),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[9]_i_1__0 
       (.I0(\U_DCT2D/RESIZE [9]),
        .I1(\datao_reg[13]_0 [4]),
        .I2(even_not_odd),
        .O(D[4]));
  CARRY4 \dcto_1_reg[11]_i_2__0 
       (.CI(\dcto_1_reg[7]_i_2__0_n_0 ),
        .CO({\dcto_1_reg[11]_i_2__0_n_0 ,\dcto_1_reg[11]_i_2__0_n_1 ,\dcto_1_reg[11]_i_2__0_n_2 ,\dcto_1_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[11]_i_4__0_n_0 ,\dcto_1[11]_i_5__0_n_0 ,\dcto_1[11]_i_6__0_n_0 ,\dcto_1[11]_i_7__0_n_0 }),
        .O(\U_DCT2D/RESIZE [11:8]),
        .S({\dcto_1[11]_i_8__0_n_0 ,\dcto_1[11]_i_9__0_n_0 ,\dcto_1[11]_i_10__0_n_0 ,\dcto_1[11]_i_11__0_n_0 }));
  CARRY4 \dcto_1_reg[15]_i_2__0 
       (.CI(\dcto_1_reg[11]_i_2__0_n_0 ),
        .CO({\dcto_1_reg[15]_i_2__0_n_0 ,\dcto_1_reg[15]_i_2__0_n_1 ,\dcto_1_reg[15]_i_2__0_n_2 ,\dcto_1_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[15]_i_4__0_n_0 ,\dcto_1[15]_i_5__0_n_0 ,DI,\dcto_1[15]_i_7__0_n_0 }),
        .O(\U_DCT2D/RESIZE [15:12]),
        .S({S,\dcto_1[15]_i_11__0_n_0 }));
  CARRY4 \dcto_1_reg[23]_i_2 
       (.CI(\dcto_1_reg[15]_i_2__0_n_0 ),
        .CO({\NLW_dcto_1_reg[23]_i_2_CO_UNCONNECTED [3:1],\dcto_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dcto_1_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \dcto_1_reg[7]_i_2__0 
       (.CI(\datao_reg[2]_0 ),
        .CO({\dcto_1_reg[7]_i_2__0_n_0 ,\dcto_1_reg[7]_i_2__0_n_1 ,\dcto_1_reg[7]_i_2__0_n_2 ,\dcto_1_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[7]_i_4__0_n_0 ,\dcto_1[7]_i_5__0_n_0 ,\dcto_1[7]_i_6__0_n_0 ,\dcto_1[7]_i_7__0_n_0 }),
        .O({\U_DCT2D/RESIZE [7:5],O}),
        .S({\dcto_1[7]_i_8__0_n_0 ,\dcto_1[7]_i_9__0_n_0 ,\dcto_1[7]_i_10__0_n_0 ,\dcto_1[7]_i_11__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_27
   (S,
    \dcto_1_reg[15] ,
    Q,
    \datao_reg[13]_0 ,
    out,
    CLK);
  output [1:0]S;
  output [12:0]\dcto_1_reg[15] ;
  input [0:0]Q;
  input [1:0]\datao_reg[13]_0 ;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]\datao_reg[13]_0 ;
  wire [12:0]\dcto_1_reg[15] ;
  wire [13:0]out;
  wire [13:13]\romo2datao_s[2]_143 ;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(\dcto_1_reg[15] [0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(\dcto_1_reg[15] [10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(\dcto_1_reg[15] [11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(\dcto_1_reg[15] [12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(\romo2datao_s[2]_143 ),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(\dcto_1_reg[15] [1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(\dcto_1_reg[15] [2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(\dcto_1_reg[15] [3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(\dcto_1_reg[15] [4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(\dcto_1_reg[15] [5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(\dcto_1_reg[15] [6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(\dcto_1_reg[15] [7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(\dcto_1_reg[15] [8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(\dcto_1_reg[15] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \dcto_1[15]_i_8__0 
       (.I0(\dcto_1_reg[15] [11]),
        .I1(\datao_reg[13]_0 [0]),
        .I2(\dcto_1_reg[15] [12]),
        .I3(\datao_reg[13]_0 [1]),
        .I4(\romo2datao_s[2]_143 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \dcto_1[15]_i_9__0 
       (.I0(Q),
        .I1(\dcto_1_reg[15] [12]),
        .I2(\datao_reg[13]_0 [1]),
        .I3(\dcto_1_reg[15] [11]),
        .I4(\datao_reg[13]_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_29
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_31
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_33
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_35
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_37
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_39
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_41
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_5
   (D,
    O,
    \dcto_1_reg[3] ,
    Q,
    \datao_reg[13]_0 ,
    even_not_odd,
    CO,
    \datao_reg[2]_0 ,
    DI,
    S,
    \datao_reg[12]_0 ,
    \datao_reg[13]_1 ,
    out,
    CLK);
  output [11:0]D;
  output [0:0]O;
  output [1:0]\dcto_1_reg[3] ;
  output [4:0]Q;
  input [10:0]\datao_reg[13]_0 ;
  input even_not_odd;
  input [0:0]CO;
  input [0:0]\datao_reg[2]_0 ;
  input [0:0]DI;
  input [2:0]S;
  input [12:0]\datao_reg[12]_0 ;
  input [11:0]\datao_reg[13]_1 ;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [4:0]Q;
  wire [2:0]S;
  wire [15:5]\U_DCT1D/RESIZE ;
  wire [12:0]\datao_reg[12]_0 ;
  wire [10:0]\datao_reg[13]_0 ;
  wire [11:0]\datao_reg[13]_1 ;
  wire [0:0]\datao_reg[2]_0 ;
  wire \dcto_1[11]_i_10_n_0 ;
  wire \dcto_1[11]_i_11_n_0 ;
  wire \dcto_1[11]_i_4_n_0 ;
  wire \dcto_1[11]_i_5_n_0 ;
  wire \dcto_1[11]_i_6_n_0 ;
  wire \dcto_1[11]_i_7_n_0 ;
  wire \dcto_1[11]_i_8_n_0 ;
  wire \dcto_1[11]_i_9_n_0 ;
  wire \dcto_1[15]_i_11_n_0 ;
  wire \dcto_1[15]_i_4_n_0 ;
  wire \dcto_1[15]_i_5_n_0 ;
  wire \dcto_1[15]_i_7_n_0 ;
  wire \dcto_1[7]_i_10_n_0 ;
  wire \dcto_1[7]_i_11_n_0 ;
  wire \dcto_1[7]_i_4_n_0 ;
  wire \dcto_1[7]_i_5_n_0 ;
  wire \dcto_1[7]_i_6_n_0 ;
  wire \dcto_1[7]_i_7_n_0 ;
  wire \dcto_1[7]_i_8_n_0 ;
  wire \dcto_1[7]_i_9_n_0 ;
  wire \dcto_1_reg[11]_i_2_n_0 ;
  wire \dcto_1_reg[11]_i_2_n_1 ;
  wire \dcto_1_reg[11]_i_2_n_2 ;
  wire \dcto_1_reg[11]_i_2_n_3 ;
  wire \dcto_1_reg[15]_i_2_n_0 ;
  wire \dcto_1_reg[15]_i_2_n_1 ;
  wire \dcto_1_reg[15]_i_2_n_2 ;
  wire \dcto_1_reg[15]_i_2_n_3 ;
  wire \dcto_1_reg[21]_i_2_n_3 ;
  wire [1:0]\dcto_1_reg[3] ;
  wire \dcto_1_reg[7]_i_2_n_0 ;
  wire \dcto_1_reg[7]_i_2_n_1 ;
  wire \dcto_1_reg[7]_i_2_n_2 ;
  wire \dcto_1_reg[7]_i_2_n_3 ;
  wire even_not_odd;
  wire [13:0]out;
  wire [10:1]\romodatao_s[1]_123 ;
  wire [3:1]\NLW_dcto_1_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_dcto_1_reg[21]_i_2_O_UNCONNECTED ;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(\romodatao_s[1]_123 [10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(\romodatao_s[1]_123 [1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(\romodatao_s[1]_123 [3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(\romodatao_s[1]_123 [4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(\romodatao_s[1]_123 [5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(\romodatao_s[1]_123 [6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(\romodatao_s[1]_123 [7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(\romodatao_s[1]_123 [8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(\romodatao_s[1]_123 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[10]_i_1 
       (.I0(\U_DCT1D/RESIZE [10]),
        .I1(\datao_reg[13]_0 [5]),
        .I2(even_not_odd),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[11]_i_1 
       (.I0(\U_DCT1D/RESIZE [11]),
        .I1(\datao_reg[13]_0 [6]),
        .I2(even_not_odd),
        .O(D[6]));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_10 
       (.I0(\romodatao_s[1]_123 [8]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_1 [7]),
        .I3(\dcto_1[11]_i_6_n_0 ),
        .O(\dcto_1[11]_i_10_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_11 
       (.I0(\romodatao_s[1]_123 [7]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_1 [6]),
        .I3(\dcto_1[11]_i_7_n_0 ),
        .O(\dcto_1[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_4 
       (.I0(\romodatao_s[1]_123 [9]),
        .I1(\datao_reg[12]_0 [8]),
        .I2(\datao_reg[13]_1 [8]),
        .O(\dcto_1[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_5 
       (.I0(\romodatao_s[1]_123 [8]),
        .I1(\datao_reg[12]_0 [7]),
        .I2(\datao_reg[13]_1 [7]),
        .O(\dcto_1[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_6 
       (.I0(\romodatao_s[1]_123 [7]),
        .I1(\datao_reg[12]_0 [6]),
        .I2(\datao_reg[13]_1 [6]),
        .O(\dcto_1[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[11]_i_7 
       (.I0(\romodatao_s[1]_123 [6]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_1 [5]),
        .O(\dcto_1[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_8 
       (.I0(\romodatao_s[1]_123 [10]),
        .I1(\datao_reg[12]_0 [9]),
        .I2(\datao_reg[13]_1 [9]),
        .I3(\dcto_1[11]_i_4_n_0 ),
        .O(\dcto_1[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[11]_i_9 
       (.I0(\romodatao_s[1]_123 [9]),
        .I1(\datao_reg[12]_0 [8]),
        .I2(\datao_reg[13]_1 [8]),
        .I3(\dcto_1[11]_i_5_n_0 ),
        .O(\dcto_1[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[12]_i_1 
       (.I0(\U_DCT1D/RESIZE [12]),
        .I1(\datao_reg[13]_0 [7]),
        .I2(even_not_odd),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[13]_i_1 
       (.I0(\U_DCT1D/RESIZE [13]),
        .I1(\datao_reg[13]_0 [8]),
        .I2(even_not_odd),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[14]_i_1 
       (.I0(\U_DCT1D/RESIZE [14]),
        .I1(\datao_reg[13]_0 [9]),
        .I2(even_not_odd),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[15]_i_1 
       (.I0(\U_DCT1D/RESIZE [15]),
        .I1(\datao_reg[13]_0 [10]),
        .I2(even_not_odd),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[15]_i_11 
       (.I0(\dcto_1[15]_i_7_n_0 ),
        .I1(\datao_reg[12]_0 [10]),
        .I2(Q[2]),
        .I3(\datao_reg[13]_1 [10]),
        .O(\dcto_1[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \dcto_1[15]_i_4 
       (.I0(Q[4]),
        .I1(\datao_reg[12]_0 [12]),
        .I2(Q[3]),
        .I3(\datao_reg[12]_0 [11]),
        .O(\dcto_1[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \dcto_1[15]_i_5 
       (.I0(Q[3]),
        .I1(\datao_reg[12]_0 [11]),
        .I2(\datao_reg[13]_1 [11]),
        .O(\dcto_1[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[15]_i_7 
       (.I0(\romodatao_s[1]_123 [10]),
        .I1(\datao_reg[12]_0 [9]),
        .I2(\datao_reg[13]_1 [9]),
        .O(\dcto_1[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \dcto_1[21]_i_1 
       (.I0(\dcto_1_reg[21]_i_2_n_3 ),
        .I1(CO),
        .I2(even_not_odd),
        .O(D[11]));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \dcto_1[3]_i_4 
       (.I0(Q[1]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_1 [1]),
        .I3(\datao_reg[12]_0 [0]),
        .I4(\romodatao_s[1]_123 [1]),
        .O(\dcto_1_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dcto_1[3]_i_5 
       (.I0(\romodatao_s[1]_123 [1]),
        .I1(\datao_reg[12]_0 [0]),
        .I2(\datao_reg[13]_1 [0]),
        .O(\dcto_1_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[5]_i_1 
       (.I0(\U_DCT1D/RESIZE [5]),
        .I1(\datao_reg[13]_0 [0]),
        .I2(even_not_odd),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[6]_i_1 
       (.I0(\U_DCT1D/RESIZE [6]),
        .I1(\datao_reg[13]_0 [1]),
        .I2(even_not_odd),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[7]_i_1 
       (.I0(\U_DCT1D/RESIZE [7]),
        .I1(\datao_reg[13]_0 [2]),
        .I2(even_not_odd),
        .O(D[2]));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_10 
       (.I0(\romodatao_s[1]_123 [4]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_1 [3]),
        .I3(\dcto_1[7]_i_6_n_0 ),
        .O(\dcto_1[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_11 
       (.I0(\romodatao_s[1]_123 [3]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_1 [2]),
        .I3(\dcto_1[7]_i_7_n_0 ),
        .O(\dcto_1[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_4 
       (.I0(\romodatao_s[1]_123 [5]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_1 [4]),
        .O(\dcto_1[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_5 
       (.I0(\romodatao_s[1]_123 [4]),
        .I1(\datao_reg[12]_0 [3]),
        .I2(\datao_reg[13]_1 [3]),
        .O(\dcto_1[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_6 
       (.I0(\romodatao_s[1]_123 [3]),
        .I1(\datao_reg[12]_0 [2]),
        .I2(\datao_reg[13]_1 [2]),
        .O(\dcto_1[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dcto_1[7]_i_7 
       (.I0(Q[1]),
        .I1(\datao_reg[12]_0 [1]),
        .I2(\datao_reg[13]_1 [1]),
        .O(\dcto_1[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_8 
       (.I0(\romodatao_s[1]_123 [6]),
        .I1(\datao_reg[12]_0 [5]),
        .I2(\datao_reg[13]_1 [5]),
        .I3(\dcto_1[7]_i_4_n_0 ),
        .O(\dcto_1[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dcto_1[7]_i_9 
       (.I0(\romodatao_s[1]_123 [5]),
        .I1(\datao_reg[12]_0 [4]),
        .I2(\datao_reg[13]_1 [4]),
        .I3(\dcto_1[7]_i_5_n_0 ),
        .O(\dcto_1[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[8]_i_1 
       (.I0(\U_DCT1D/RESIZE [8]),
        .I1(\datao_reg[13]_0 [3]),
        .I2(even_not_odd),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dcto_1[9]_i_1 
       (.I0(\U_DCT1D/RESIZE [9]),
        .I1(\datao_reg[13]_0 [4]),
        .I2(even_not_odd),
        .O(D[4]));
  CARRY4 \dcto_1_reg[11]_i_2 
       (.CI(\dcto_1_reg[7]_i_2_n_0 ),
        .CO({\dcto_1_reg[11]_i_2_n_0 ,\dcto_1_reg[11]_i_2_n_1 ,\dcto_1_reg[11]_i_2_n_2 ,\dcto_1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[11]_i_4_n_0 ,\dcto_1[11]_i_5_n_0 ,\dcto_1[11]_i_6_n_0 ,\dcto_1[11]_i_7_n_0 }),
        .O(\U_DCT1D/RESIZE [11:8]),
        .S({\dcto_1[11]_i_8_n_0 ,\dcto_1[11]_i_9_n_0 ,\dcto_1[11]_i_10_n_0 ,\dcto_1[11]_i_11_n_0 }));
  CARRY4 \dcto_1_reg[15]_i_2 
       (.CI(\dcto_1_reg[11]_i_2_n_0 ),
        .CO({\dcto_1_reg[15]_i_2_n_0 ,\dcto_1_reg[15]_i_2_n_1 ,\dcto_1_reg[15]_i_2_n_2 ,\dcto_1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[15]_i_4_n_0 ,\dcto_1[15]_i_5_n_0 ,DI,\dcto_1[15]_i_7_n_0 }),
        .O(\U_DCT1D/RESIZE [15:12]),
        .S({S,\dcto_1[15]_i_11_n_0 }));
  CARRY4 \dcto_1_reg[21]_i_2 
       (.CI(\dcto_1_reg[15]_i_2_n_0 ),
        .CO({\NLW_dcto_1_reg[21]_i_2_CO_UNCONNECTED [3:1],\dcto_1_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dcto_1_reg[21]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \dcto_1_reg[7]_i_2 
       (.CI(\datao_reg[2]_0 ),
        .CO({\dcto_1_reg[7]_i_2_n_0 ,\dcto_1_reg[7]_i_2_n_1 ,\dcto_1_reg[7]_i_2_n_2 ,\dcto_1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dcto_1[7]_i_4_n_0 ,\dcto_1[7]_i_5_n_0 ,\dcto_1[7]_i_6_n_0 ,\dcto_1[7]_i_7_n_0 }),
        .O({\U_DCT1D/RESIZE [7:5],O}),
        .S({\dcto_1[7]_i_8_n_0 ,\dcto_1[7]_i_9_n_0 ,\dcto_1[7]_i_10_n_0 ,\dcto_1[7]_i_11_n_0 }));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_7
   (S,
    \dcto_1_reg[15] ,
    Q,
    \datao_reg[13]_0 ,
    out,
    CLK);
  output [1:0]S;
  output [12:0]\dcto_1_reg[15] ;
  input [0:0]Q;
  input [1:0]\datao_reg[13]_0 ;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]\datao_reg[13]_0 ;
  wire [12:0]\dcto_1_reg[15] ;
  wire [13:0]out;
  wire [13:13]\romodatao_s[2]_125 ;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(\dcto_1_reg[15] [0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(\dcto_1_reg[15] [10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(\dcto_1_reg[15] [11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(\dcto_1_reg[15] [12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(\romodatao_s[2]_125 ),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(\dcto_1_reg[15] [1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(\dcto_1_reg[15] [2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(\dcto_1_reg[15] [3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(\dcto_1_reg[15] [4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(\dcto_1_reg[15] [5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(\dcto_1_reg[15] [6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(\dcto_1_reg[15] [7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(\dcto_1_reg[15] [8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(\dcto_1_reg[15] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \dcto_1[15]_i_8 
       (.I0(\dcto_1_reg[15] [11]),
        .I1(\datao_reg[13]_0 [0]),
        .I2(\dcto_1_reg[15] [12]),
        .I3(\datao_reg[13]_0 [1]),
        .I4(\romodatao_s[2]_125 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \dcto_1[15]_i_9 
       (.I0(Q),
        .I1(\dcto_1_reg[15] [12]),
        .I2(\datao_reg[13]_0 [1]),
        .I3(\dcto_1_reg[15] [11]),
        .I4(\datao_reg[13]_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "ROMO" *) 
module design_1_JpegEnc_0_0_ROMO_9
   (Q,
    out,
    CLK);
  output [13:0]Q;
  input [13:0]out;
  input CLK;

  wire CLK;
  wire [13:0]Q;
  wire [13:0]out;

  FDRE \datao_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \datao_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \datao_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \datao_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \datao_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \datao_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \datao_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \datao_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \datao_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \datao_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \datao_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \datao_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \datao_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \datao_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module design_1_JpegEnc_0_0_ROMR
   (DOADO,
    CLK,
    DOBDO);
  output [15:0]DOADO;
  input CLK;
  input [7:0]DOBDO;

  wire CLK;
  wire [15:0]DOADO;
  wire [7:0]DOBDO;
  wire [15:0]NLW_addr_reg_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_addr_reg_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_addr_reg_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "U_quantizer/r_divider/U_ROMR/addr_reg" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1111124913B115551746199A1C72200024922AAB3333400055558000FFFF0000),
    .INIT_01(256'h0842088908D40925097B09D90A3D0AAB0B210BA30C310CCD0D790E390F0F1000),
    .INIT_02(256'h0572059105B005D105F40618063E0666069006BD06EB071C0750078807C20800),
    .INIT_03(256'h04100421043204440457046A047E049204A804BE04D504EC0505051F05390555),
    .INIT_04(256'h033E03480353035E036A03760382038E039B03A803B603C403D203E103F00400),
    .INIT_05(256'h02B202B902C102C802D002D802E002E902F102FA0303030C0316031F03290333),
    .INIT_06(256'h024E02540259025F0264026A02700276027C02830289028F0296029D02A402AB),
    .INIT_07(256'h02040208020C021102150219021E02220227022B02300235023A023F02440249),
    .INIT_08(256'h01CA01CE01D101D401D701DB01DE01E201E501E901ED01F001F401F801FC0200),
    .INIT_09(256'h019C019F01A101A401A701AA01AC01AF01B201B501B801BB01BE01C101C401C7),
    .INIT_0A(256'h01760179017B017D017F0182018401860188018B018D0190019201950197019A),
    .INIT_0B(256'h01570159015B015D015E01600162016401660168016A016C016E017001720174),
    .INIT_0C(256'h013D013E0140014101430144014601480149014B014D014E0150015201540155),
    .INIT_0D(256'h012601270129012A012B012D012E012F013101320134013501370138013A013B),
    .INIT_0E(256'h0112011301150116011701180119011A011C011D011E011F0121012201230125),
    .INIT_0F(256'h010101020103010401050106010701080109010A010B010D010E010F01100111),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    addr_reg_reg
       (.ADDRARDADDR({1'b0,1'b0,DOBDO,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_addr_reg_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_addr_reg_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_addr_reg_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module design_1_JpegEnc_0_0_RleDoubleFifo
   (empty_reg_reg,
    empty_reg_reg_0,
    fifo2_wr,
    E,
    \waddr_reg_reg[5] ,
    Q,
    \U_FIFO_1/U_RAMF/mem_reg ,
    \U_FIFO_2/U_RAMF/mem_reg ,
    \U_FIFO_2/U_RAMF/mem_reg_0 ,
    huf_fifo_empty,
    \U_FIFO_2/U_RAMF/mem_reg_1 ,
    RST,
    CLK,
    dovalid_reg,
    huf_buf_sel,
    dbuf_we,
    huf_rden,
    rle_buf_sel_s_reg,
    rle_buf_sel_s_reg_0,
    \runlength_reg[3] ,
    D);
  output empty_reg_reg;
  output empty_reg_reg_0;
  output fifo2_wr;
  output [0:0]E;
  output [0:0]\waddr_reg_reg[5] ;
  output [5:0]Q;
  output [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  output [5:0]\U_FIFO_2/U_RAMF/mem_reg ;
  output [5:0]\U_FIFO_2/U_RAMF/mem_reg_0 ;
  output huf_fifo_empty;
  output [19:0]\U_FIFO_2/U_RAMF/mem_reg_1 ;
  input RST;
  input CLK;
  input dovalid_reg;
  input huf_buf_sel;
  input dbuf_we;
  input huf_rden;
  input [0:0]rle_buf_sel_s_reg;
  input [0:0]rle_buf_sel_s_reg_0;
  input [3:0]\runlength_reg[3] ;
  input [15:0]D;

  wire CLK;
  wire [15:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire RST;
  wire [5:0]\U_FIFO_1/U_RAMF/mem_reg ;
  wire U_FIFO_1_n_1;
  wire U_FIFO_1_n_10;
  wire U_FIFO_1_n_11;
  wire U_FIFO_1_n_13;
  wire U_FIFO_1_n_2;
  wire U_FIFO_1_n_3;
  wire U_FIFO_1_n_4;
  wire [5:0]\U_FIFO_2/U_RAMF/mem_reg ;
  wire [5:0]\U_FIFO_2/U_RAMF/mem_reg_0 ;
  wire [19:0]\U_FIFO_2/U_RAMF/mem_reg_1 ;
  wire U_FIFO_2_n_1;
  wire U_FIFO_2_n_10;
  wire U_FIFO_2_n_11;
  wire U_FIFO_2_n_13;
  wire U_FIFO_2_n_2;
  wire U_FIFO_2_n_3;
  wire U_FIFO_2_n_4;
  wire count_reg0__15_carry__0_n_3;
  wire count_reg0__15_carry__0_n_6;
  wire count_reg0__15_carry__0_n_7;
  wire count_reg0__15_carry_n_0;
  wire count_reg0__15_carry_n_1;
  wire count_reg0__15_carry_n_2;
  wire count_reg0__15_carry_n_3;
  wire count_reg0__15_carry_n_4;
  wire count_reg0__15_carry_n_5;
  wire count_reg0__15_carry_n_6;
  wire count_reg0__15_carry_n_7;
  wire count_reg0_carry__0_n_3;
  wire count_reg0_carry__0_n_6;
  wire count_reg0_carry__0_n_7;
  wire count_reg0_carry_n_0;
  wire count_reg0_carry_n_1;
  wire count_reg0_carry_n_2;
  wire count_reg0_carry_n_3;
  wire count_reg0_carry_n_4;
  wire count_reg0_carry_n_5;
  wire count_reg0_carry_n_6;
  wire count_reg0_carry_n_7;
  wire [4:0]count_reg_reg__0;
  wire [4:0]count_reg_reg__0_0;
  wire dbuf_we;
  wire dovalid_reg;
  wire empty_reg_reg;
  wire empty_reg_reg_0;
  wire fifo1_wr;
  wire fifo1_wr_i_1_n_0;
  wire fifo2_wr;
  wire huf_buf_sel;
  wire huf_fifo_empty;
  wire huf_rden;
  wire [0:0]rle_buf_sel_s_reg;
  wire [0:0]rle_buf_sel_s_reg_0;
  wire [3:0]\runlength_reg[3] ;
  wire [0:0]\waddr_reg_reg[5] ;
  wire [3:1]NLW_count_reg0__15_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_count_reg0__15_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_count_reg0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_count_reg0_carry__0_O_UNCONNECTED;

  design_1_JpegEnc_0_0_FIFO__parameterized1 U_FIFO_1
       (.CLK(CLK),
        .D({count_reg0_carry__0_n_6,count_reg0_carry__0_n_7,count_reg0_carry_n_4,count_reg0_carry_n_5,count_reg0_carry_n_6,count_reg0_carry_n_7}),
        .DI(U_FIFO_1_n_13),
        .E(E),
        .Q(count_reg_reg__0),
        .RST(RST),
        .S({U_FIFO_1_n_1,U_FIFO_1_n_2,U_FIFO_1_n_3,U_FIFO_1_n_4}),
        .\U_FIFO_1/U_RAMF/mem_reg (Q),
        .\U_FIFO_1/U_RAMF/mem_reg_0 (\U_FIFO_1/U_RAMF/mem_reg ),
        .\count_reg_reg[6]_0 ({U_FIFO_1_n_10,U_FIFO_1_n_11}),
        .empty_reg_reg_0(empty_reg_reg),
        .empty_reg_reg_1(empty_reg_reg_0),
        .fifo1_wr(fifo1_wr),
        .huf_buf_sel(huf_buf_sel),
        .huf_fifo_empty(huf_fifo_empty),
        .huf_rden(huf_rden),
        .rle_buf_sel_s_reg(rle_buf_sel_s_reg));
  design_1_JpegEnc_0_0_FIFO__parameterized1_0 U_FIFO_2
       (.CLK(CLK),
        .D({count_reg0__15_carry__0_n_6,count_reg0__15_carry__0_n_7,count_reg0__15_carry_n_4,count_reg0__15_carry_n_5,count_reg0__15_carry_n_6,count_reg0__15_carry_n_7}),
        .DI(U_FIFO_2_n_13),
        .E(\waddr_reg_reg[5] ),
        .Q(count_reg_reg__0_0),
        .RST(RST),
        .S({U_FIFO_2_n_1,U_FIFO_2_n_2,U_FIFO_2_n_3,U_FIFO_2_n_4}),
        .\U_FIFO_2/U_RAMF/mem_reg (\U_FIFO_2/U_RAMF/mem_reg ),
        .\U_FIFO_2/U_RAMF/mem_reg_0 (\U_FIFO_2/U_RAMF/mem_reg_0 ),
        .\count_reg_reg[6]_0 ({U_FIFO_2_n_10,U_FIFO_2_n_11}),
        .empty_reg_reg_0(empty_reg_reg_0),
        .fifo2_wr_reg(fifo2_wr),
        .huf_buf_sel(huf_buf_sel),
        .huf_rden(huf_rden),
        .rle_buf_sel_s_reg(rle_buf_sel_s_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 count_reg0__15_carry
       (.CI(1'b0),
        .CO({count_reg0__15_carry_n_0,count_reg0__15_carry_n_1,count_reg0__15_carry_n_2,count_reg0__15_carry_n_3}),
        .CYINIT(count_reg_reg__0_0[0]),
        .DI({count_reg_reg__0_0[3:1],U_FIFO_2_n_13}),
        .O({count_reg0__15_carry_n_4,count_reg0__15_carry_n_5,count_reg0__15_carry_n_6,count_reg0__15_carry_n_7}),
        .S({U_FIFO_2_n_1,U_FIFO_2_n_2,U_FIFO_2_n_3,U_FIFO_2_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 count_reg0__15_carry__0
       (.CI(count_reg0__15_carry_n_0),
        .CO({NLW_count_reg0__15_carry__0_CO_UNCONNECTED[3:1],count_reg0__15_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,count_reg_reg__0_0[4]}),
        .O({NLW_count_reg0__15_carry__0_O_UNCONNECTED[3:2],count_reg0__15_carry__0_n_6,count_reg0__15_carry__0_n_7}),
        .S({1'b0,1'b0,U_FIFO_2_n_10,U_FIFO_2_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 count_reg0_carry
       (.CI(1'b0),
        .CO({count_reg0_carry_n_0,count_reg0_carry_n_1,count_reg0_carry_n_2,count_reg0_carry_n_3}),
        .CYINIT(count_reg_reg__0[0]),
        .DI({count_reg_reg__0[3:1],U_FIFO_1_n_13}),
        .O({count_reg0_carry_n_4,count_reg0_carry_n_5,count_reg0_carry_n_6,count_reg0_carry_n_7}),
        .S({U_FIFO_1_n_1,U_FIFO_1_n_2,U_FIFO_1_n_3,U_FIFO_1_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 count_reg0_carry__0
       (.CI(count_reg0_carry_n_0),
        .CO({NLW_count_reg0_carry__0_CO_UNCONNECTED[3:1],count_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,count_reg_reg__0[4]}),
        .O({NLW_count_reg0_carry__0_O_UNCONNECTED[3:2],count_reg0_carry__0_n_6,count_reg0_carry__0_n_7}),
        .S({1'b0,1'b0,U_FIFO_1_n_10,U_FIFO_1_n_11}));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo1_wr_i_1
       (.I0(fifo1_wr),
        .I1(huf_buf_sel),
        .I2(dbuf_we),
        .O(fifo1_wr_i_1_n_0));
  FDCE fifo1_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(fifo1_wr_i_1_n_0),
        .Q(fifo1_wr));
  FDCE fifo2_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dovalid_reg),
        .Q(fifo2_wr));
  FDCE \fifo_data_in_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[0]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [0]));
  FDCE \fifo_data_in_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[10]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [10]));
  FDCE \fifo_data_in_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[11]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [11]));
  FDCE \fifo_data_in_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[12]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [12]));
  FDCE \fifo_data_in_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[13]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [13]));
  FDCE \fifo_data_in_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[14]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [14]));
  FDCE \fifo_data_in_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[15]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [15]));
  FDCE \fifo_data_in_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[3] [0]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [16]));
  FDCE \fifo_data_in_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[3] [1]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [17]));
  FDCE \fifo_data_in_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[3] [2]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [18]));
  FDCE \fifo_data_in_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[3] [3]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [19]));
  FDCE \fifo_data_in_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[1]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [1]));
  FDCE \fifo_data_in_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[2]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [2]));
  FDCE \fifo_data_in_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[3]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [3]));
  FDCE \fifo_data_in_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[4]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [4]));
  FDCE \fifo_data_in_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[5]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [5]));
  FDCE \fifo_data_in_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[6]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [6]));
  FDCE \fifo_data_in_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[7]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [7]));
  FDCE \fifo_data_in_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[8]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [8]));
  FDCE \fifo_data_in_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(D[9]),
        .Q(\U_FIFO_2/U_RAMF/mem_reg_1 [9]));
endmodule

module design_1_JpegEnc_0_0_SUB_RAMZ
   (q,
    CLK,
    we,
    Q,
    \rd_ptr_reg[12] ,
    \ram_data_reg[23] );
  output [23:0]q;
  input CLK;
  input we;
  input [12:0]Q;
  input [12:0]\rd_ptr_reg[12] ;
  input [23:0]\ram_data_reg[23] ;

  wire CLK;
  wire [12:0]Q;
  wire [23:0]q;
  wire [23:0]\ram_data_reg[23] ;
  wire [12:0]\rd_ptr_reg[12] ;
  wire we;
  wire NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_2_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_3_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_4_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_4_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_5_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_5_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_5_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rd_ptr_reg[12] ,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_mem_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ram_data_reg[23] [3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_DOBDO_UNCONNECTED[31:4],q[3:0]}),
        .DOPADOP(NLW_mem_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_SBITERR_UNCONNECTED),
        .WEA({we,we,we,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rd_ptr_reg[12] ,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_mem_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ram_data_reg[23] [7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_1_DOBDO_UNCONNECTED[31:4],q[7:4]}),
        .DOPADOP(NLW_mem_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_SBITERR_UNCONNECTED),
        .WEA({we,we,we,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rd_ptr_reg[12] ,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_mem_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ram_data_reg[23] [11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_2_DOBDO_UNCONNECTED[31:4],q[11:8]}),
        .DOPADOP(NLW_mem_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_2_SBITERR_UNCONNECTED),
        .WEA({we,we,we,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rd_ptr_reg[12] ,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_mem_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ram_data_reg[23] [15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_3_DOBDO_UNCONNECTED[31:4],q[15:12]}),
        .DOPADOP(NLW_mem_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_3_SBITERR_UNCONNECTED),
        .WEA({we,we,we,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rd_ptr_reg[12] ,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_mem_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ram_data_reg[23] [19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_4_DOBDO_UNCONNECTED[31:4],q[19:16]}),
        .DOPADOP(NLW_mem_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_4_SBITERR_UNCONNECTED),
        .WEA({we,we,we,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\rd_ptr_reg[12] ,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_mem_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ram_data_reg[23] [23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_5_DOBDO_UNCONNECTED[31:4],q[23:20]}),
        .DOPADOP(NLW_mem_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_5_SBITERR_UNCONNECTED),
        .WEA({we,we,we,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module design_1_JpegEnc_0_0_SUB_RAMZ_LUT
   (D,
    CLK,
    we2_reg,
    Q,
    \rd_addr2_reg[9] ,
    \data_in2_reg[15] ,
    sof_reg_rep);
  output [12:0]D;
  input CLK;
  input we2_reg;
  input [9:0]Q;
  input [9:0]\rd_addr2_reg[9] ;
  input [15:0]\data_in2_reg[15] ;
  input sof_reg_rep;

  wire CLK;
  wire [12:0]D;
  wire [9:0]Q;
  wire [15:0]\data_in2_reg[15] ;
  wire [15:3]data_out2;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [9:0]\rd_addr2_reg[9] ;
  wire sof_reg_rep;
  wire we2_reg;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[10]_i_1 
       (.I0(data_out2[10]),
        .I1(sof_reg_rep),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[11]_i_1 
       (.I0(data_out2[11]),
        .I1(sof_reg_rep),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[12]_i_1 
       (.I0(data_out2[12]),
        .I1(sof_reg_rep),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[13]_i_1 
       (.I0(data_out2[13]),
        .I1(sof_reg_rep),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[14]_i_1 
       (.I0(data_out2[14]),
        .I1(sof_reg_rep),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[15]_i_2 
       (.I0(data_out2[15]),
        .I1(sof_reg_rep),
        .O(D[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \do2[3]_i_1 
       (.I0(data_out2[3]),
        .I1(sof_reg_rep),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[4]_i_1 
       (.I0(data_out2[4]),
        .I1(sof_reg_rep),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[5]_i_1 
       (.I0(data_out2[5]),
        .I1(sof_reg_rep),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[6]_i_1 
       (.I0(data_out2[6]),
        .I1(sof_reg_rep),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[7]_i_1 
       (.I0(data_out2[7]),
        .I1(sof_reg_rep),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[8]_i_1 
       (.I0(data_out2[8]),
        .I1(sof_reg_rep),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do2[9]_i_1 
       (.I0(data_out2[9]),
        .I1(sof_reg_rep),
        .O(D[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0078007000680060005800500048004000380030002800200018001000080000),
    .INIT_01(256'h00F800F000E800E000D800D000C800C000B800B000A800A00098009000880080),
    .INIT_02(256'h0178017001680160015801500148014001380130012801200118011001080100),
    .INIT_03(256'h01F801F001E801E001D801D001C801C001B801B001A801A00198019001880180),
    .INIT_04(256'h0278027002680260025802500248024002380230022802200218021002080200),
    .INIT_05(256'h02F802F002E802E002D802D002C802C002B802B002A802A00298029002880280),
    .INIT_06(256'h0378037003680360035803500348034003380330032803200318031003080300),
    .INIT_07(256'h03F803F003E803E003D803D003C803C003B803B003A803A00398039003880380),
    .INIT_08(256'h0478047004680460045804500448044004380430042804200418041004080400),
    .INIT_09(256'h04F804F004E804E004D804D004C804C004B804B004A804A00498049004880480),
    .INIT_0A(256'h0578057005680560055805500548054005380530052805200518051005080500),
    .INIT_0B(256'h05F805F005E805E005D805D005C805C005B805B005A805A00598059005880580),
    .INIT_0C(256'h0678067006680660065806500648064006380630062806200618061006080600),
    .INIT_0D(256'h06F806F006E806E006D806D006C806C006B806B006A806A00698069006880680),
    .INIT_0E(256'h0778077007680760075807500748074007380730072807200718071007080700),
    .INIT_0F(256'h07F807F007E807E007D807D007C807C007B807B007A807A00798079007880780),
    .INIT_10(256'h0878087008680860085808500848084008380830082808200818081008080800),
    .INIT_11(256'h08F808F008E808E008D808D008C808C008B808B008A808A00898089008880880),
    .INIT_12(256'h0978097009680960095809500948094009380930092809200918091009080900),
    .INIT_13(256'h09F809F009E809E009D809D009C809C009B809B009A809A00998099009880980),
    .INIT_14(256'h0A780A700A680A600A580A500A480A400A380A300A280A200A180A100A080A00),
    .INIT_15(256'h0AF80AF00AE80AE00AD80AD00AC80AC00AB80AB00AA80AA00A980A900A880A80),
    .INIT_16(256'h0B780B700B680B600B580B500B480B400B380B300B280B200B180B100B080B00),
    .INIT_17(256'h0BF80BF00BE80BE00BD80BD00BC80BC00BB80BB00BA80BA00B980B900B880B80),
    .INIT_18(256'h0C780C700C680C600C580C500C480C400C380C300C280C200C180C100C080C00),
    .INIT_19(256'h0CF80CF00CE80CE00CD80CD00CC80CC00CB80CB00CA80CA00C980C900C880C80),
    .INIT_1A(256'h0D780D700D680D600D580D500D480D400D380D300D280D200D180D100D080D00),
    .INIT_1B(256'h0DF80DF00DE80DE00DD80DD00DC80DC00DB80DB00DA80DA00D980D900D880D80),
    .INIT_1C(256'h0E780E700E680E600E580E500E480E400E380E300E280E200E180E100E080E00),
    .INIT_1D(256'h0EF80EF00EE80EE00ED80ED00EC80EC00EB80EB00EA80EA00E980E900E880E80),
    .INIT_1E(256'h0F780F700F680F600F580F500F480F400F380F300F280F200F180F100F080F00),
    .INIT_1F(256'h0FF80FF00FE80FE00FD80FD00FC80FC00FB80FB00FA80FA00F980F900F880F80),
    .INIT_20(256'h1078107010681060105810501048104010381030102810201018101010081000),
    .INIT_21(256'h10F810F010E810E010D810D010C810C010B810B010A810A01098109010881080),
    .INIT_22(256'h1178117011681160115811501148114011381130112811201118111011081100),
    .INIT_23(256'h11F811F011E811E011D811D011C811C011B811B011A811A01198119011881180),
    .INIT_24(256'h1278127012681260125812501248124012381230122812201218121012081200),
    .INIT_25(256'h12F812F012E812E012D812D012C812C012B812B012A812A01298129012881280),
    .INIT_26(256'h1378137013681360135813501348134013381330132813201318131013081300),
    .INIT_27(256'h13F813F013E813E013D813D013C813C013B813B013A813A01398139013881380),
    .INIT_28(256'h1478147014681460145814501448144014381430142814201418141014081400),
    .INIT_29(256'h14F814F014E814E014D814D014C814C014B814B014A814A01498149014881480),
    .INIT_2A(256'h1578157015681560155815501548154015381530152815201518151015081500),
    .INIT_2B(256'h15F815F015E815E015D815D015C815C015B815B015A815A01598159015881580),
    .INIT_2C(256'h1678167016681660165816501648164016381630162816201618161016081600),
    .INIT_2D(256'h16F816F016E816E016D816D016C816C016B816B016A816A01698169016881680),
    .INIT_2E(256'h1778177017681760175817501748174017381730172817201718171017081700),
    .INIT_2F(256'h17F817F017E817E017D817D017C817C017B817B017A817A01798179017881780),
    .INIT_30(256'h1878187018681860185818501848184018381830182818201818181018081800),
    .INIT_31(256'h18F818F018E818E018D818D018C818C018B818B018A818A01898189018881880),
    .INIT_32(256'h1978197019681960195819501948194019381930192819201918191019081900),
    .INIT_33(256'h19F819F019E819E019D819D019C819C019B819B019A819A01998199019881980),
    .INIT_34(256'h1A781A701A681A601A581A501A481A401A381A301A281A201A181A101A081A00),
    .INIT_35(256'h1AF81AF01AE81AE01AD81AD01AC81AC01AB81AB01AA81AA01A981A901A881A80),
    .INIT_36(256'h1B781B701B681B601B581B501B481B401B381B301B281B201B181B101B081B00),
    .INIT_37(256'h1BF81BF01BE81BE01BD81BD01BC81BC01BB81BB01BA81BA01B981B901B881B80),
    .INIT_38(256'h1C781C701C681C601C581C501C481C401C381C301C281C201C181C101C081C00),
    .INIT_39(256'h1CF81CF01CE81CE01CD81CD01CC81CC01CB81CB01CA81CA01C981C901C881C80),
    .INIT_3A(256'h1D781D701D681D601D581D501D481D401D381D301D281D201D181D101D081D00),
    .INIT_3B(256'h1DF81DF01DE81DE01DD81DD01DC81DC01DB81DB01DA81DA01D981D901D881D80),
    .INIT_3C(256'h1E781E701E681E601E581E501E481E401E381E301E281E201E181E101E081E00),
    .INIT_3D(256'h1EF81EF01EE81EE01ED81ED01EC81EC01EB81EB01EA81EA01E981E901E881E80),
    .INIT_3E(256'h1F781F701F681F601F581F501F481F401F381F301F281F201F181F101F081F00),
    .INIT_3F(256'h1FF81FF01FE81FE01FD81FD01FC81FC01FB81FB01FA81FA01F981F901F881F80),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\rd_addr2_reg[9] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI(\data_in2_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({data_out2,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we2_reg),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "SUB_RAMZ_LUT" *) 
module design_1_JpegEnc_0_0_SUB_RAMZ_LUT_48
   (D,
    CLK,
    we_reg,
    Q,
    \rd_addr_reg[9] ,
    \data_in_reg[15] ,
    sof_reg_rep__0);
  output [12:0]D;
  input CLK;
  input we_reg;
  input [9:0]Q;
  input [9:0]\rd_addr_reg[9] ;
  input [15:0]\data_in_reg[15] ;
  input sof_reg_rep__0;

  wire CLK;
  wire [12:0]D;
  wire [9:0]Q;
  wire [15:0]\data_in_reg[15] ;
  wire [15:3]data_out;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [9:0]\rd_addr_reg[9] ;
  wire sof_reg_rep__0;
  wire we_reg;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[10]_i_1 
       (.I0(data_out[10]),
        .I1(sof_reg_rep__0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[11]_i_1 
       (.I0(data_out[11]),
        .I1(sof_reg_rep__0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[12]_i_1 
       (.I0(data_out[12]),
        .I1(sof_reg_rep__0),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[13]_i_1 
       (.I0(data_out[13]),
        .I1(sof_reg_rep__0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[14]_i_1 
       (.I0(data_out[14]),
        .I1(sof_reg_rep__0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[15]_i_2 
       (.I0(data_out[15]),
        .I1(sof_reg_rep__0),
        .O(D[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \do1[3]_i_1 
       (.I0(data_out[3]),
        .I1(sof_reg_rep__0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[4]_i_1 
       (.I0(data_out[4]),
        .I1(sof_reg_rep__0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[5]_i_1 
       (.I0(data_out[5]),
        .I1(sof_reg_rep__0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[6]_i_1 
       (.I0(data_out[6]),
        .I1(sof_reg_rep__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[7]_i_1 
       (.I0(data_out[7]),
        .I1(sof_reg_rep__0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[8]_i_1 
       (.I0(data_out[8]),
        .I1(sof_reg_rep__0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \do1[9]_i_1 
       (.I0(data_out[9]),
        .I1(sof_reg_rep__0),
        .O(D[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0078007000680060005800500048004000380030002800200018001000080000),
    .INIT_01(256'h00F800F000E800E000D800D000C800C000B800B000A800A00098009000880080),
    .INIT_02(256'h0178017001680160015801500148014001380130012801200118011001080100),
    .INIT_03(256'h01F801F001E801E001D801D001C801C001B801B001A801A00198019001880180),
    .INIT_04(256'h0278027002680260025802500248024002380230022802200218021002080200),
    .INIT_05(256'h02F802F002E802E002D802D002C802C002B802B002A802A00298029002880280),
    .INIT_06(256'h0378037003680360035803500348034003380330032803200318031003080300),
    .INIT_07(256'h03F803F003E803E003D803D003C803C003B803B003A803A00398039003880380),
    .INIT_08(256'h0478047004680460045804500448044004380430042804200418041004080400),
    .INIT_09(256'h04F804F004E804E004D804D004C804C004B804B004A804A00498049004880480),
    .INIT_0A(256'h0578057005680560055805500548054005380530052805200518051005080500),
    .INIT_0B(256'h05F805F005E805E005D805D005C805C005B805B005A805A00598059005880580),
    .INIT_0C(256'h0678067006680660065806500648064006380630062806200618061006080600),
    .INIT_0D(256'h06F806F006E806E006D806D006C806C006B806B006A806A00698069006880680),
    .INIT_0E(256'h0778077007680760075807500748074007380730072807200718071007080700),
    .INIT_0F(256'h07F807F007E807E007D807D007C807C007B807B007A807A00798079007880780),
    .INIT_10(256'h0878087008680860085808500848084008380830082808200818081008080800),
    .INIT_11(256'h08F808F008E808E008D808D008C808C008B808B008A808A00898089008880880),
    .INIT_12(256'h0978097009680960095809500948094009380930092809200918091009080900),
    .INIT_13(256'h09F809F009E809E009D809D009C809C009B809B009A809A00998099009880980),
    .INIT_14(256'h0A780A700A680A600A580A500A480A400A380A300A280A200A180A100A080A00),
    .INIT_15(256'h0AF80AF00AE80AE00AD80AD00AC80AC00AB80AB00AA80AA00A980A900A880A80),
    .INIT_16(256'h0B780B700B680B600B580B500B480B400B380B300B280B200B180B100B080B00),
    .INIT_17(256'h0BF80BF00BE80BE00BD80BD00BC80BC00BB80BB00BA80BA00B980B900B880B80),
    .INIT_18(256'h0C780C700C680C600C580C500C480C400C380C300C280C200C180C100C080C00),
    .INIT_19(256'h0CF80CF00CE80CE00CD80CD00CC80CC00CB80CB00CA80CA00C980C900C880C80),
    .INIT_1A(256'h0D780D700D680D600D580D500D480D400D380D300D280D200D180D100D080D00),
    .INIT_1B(256'h0DF80DF00DE80DE00DD80DD00DC80DC00DB80DB00DA80DA00D980D900D880D80),
    .INIT_1C(256'h0E780E700E680E600E580E500E480E400E380E300E280E200E180E100E080E00),
    .INIT_1D(256'h0EF80EF00EE80EE00ED80ED00EC80EC00EB80EB00EA80EA00E980E900E880E80),
    .INIT_1E(256'h0F780F700F680F600F580F500F480F400F380F300F280F200F180F100F080F00),
    .INIT_1F(256'h0FF80FF00FE80FE00FD80FD00FC80FC00FB80FB00FA80FA00F980F900F880F80),
    .INIT_20(256'h1078107010681060105810501048104010381030102810201018101010081000),
    .INIT_21(256'h10F810F010E810E010D810D010C810C010B810B010A810A01098109010881080),
    .INIT_22(256'h1178117011681160115811501148114011381130112811201118111011081100),
    .INIT_23(256'h11F811F011E811E011D811D011C811C011B811B011A811A01198119011881180),
    .INIT_24(256'h1278127012681260125812501248124012381230122812201218121012081200),
    .INIT_25(256'h12F812F012E812E012D812D012C812C012B812B012A812A01298129012881280),
    .INIT_26(256'h1378137013681360135813501348134013381330132813201318131013081300),
    .INIT_27(256'h13F813F013E813E013D813D013C813C013B813B013A813A01398139013881380),
    .INIT_28(256'h1478147014681460145814501448144014381430142814201418141014081400),
    .INIT_29(256'h14F814F014E814E014D814D014C814C014B814B014A814A01498149014881480),
    .INIT_2A(256'h1578157015681560155815501548154015381530152815201518151015081500),
    .INIT_2B(256'h15F815F015E815E015D815D015C815C015B815B015A815A01598159015881580),
    .INIT_2C(256'h1678167016681660165816501648164016381630162816201618161016081600),
    .INIT_2D(256'h16F816F016E816E016D816D016C816C016B816B016A816A01698169016881680),
    .INIT_2E(256'h1778177017681760175817501748174017381730172817201718171017081700),
    .INIT_2F(256'h17F817F017E817E017D817D017C817C017B817B017A817A01798179017881780),
    .INIT_30(256'h1878187018681860185818501848184018381830182818201818181018081800),
    .INIT_31(256'h18F818F018E818E018D818D018C818C018B818B018A818A01898189018881880),
    .INIT_32(256'h1978197019681960195819501948194019381930192819201918191019081900),
    .INIT_33(256'h19F819F019E819E019D819D019C819C019B819B019A819A01998199019881980),
    .INIT_34(256'h1A781A701A681A601A581A501A481A401A381A301A281A201A181A101A081A00),
    .INIT_35(256'h1AF81AF01AE81AE01AD81AD01AC81AC01AB81AB01AA81AA01A981A901A881A80),
    .INIT_36(256'h1B781B701B681B601B581B501B481B401B381B301B281B201B181B101B081B00),
    .INIT_37(256'h1BF81BF01BE81BE01BD81BD01BC81BC01BB81BB01BA81BA01B981B901B881B80),
    .INIT_38(256'h1C781C701C681C601C581C501C481C401C381C301C281C201C181C101C081C00),
    .INIT_39(256'h1CF81CF01CE81CE01CD81CD01CC81CC01CB81CB01CA81CA01C981C901C881C80),
    .INIT_3A(256'h1D781D701D681D601D581D501D481D401D381D301D281D201D181D101D081D00),
    .INIT_3B(256'h1DF81DF01DE81DE01DD81DD01DC81DC01DB81DB01DA81DA01D981D901D881D80),
    .INIT_3C(256'h1E781E701E681E601E581E501E481E401E381E301E281E201E181E101E081E00),
    .INIT_3D(256'h1EF81EF01EE81EE01ED81ED01EC81EC01EB81EB01EA81EA01E981E901E881E80),
    .INIT_3E(256'h1F781F701F681F601F581F501F481F401F381F301F281F201F181F101F081F00),
    .INIT_3F(256'h1FF81FF01FE81FE01FD81FD01FC81FC01FB81FB01FA81FA01F981F901F881F80),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\rd_addr_reg[9] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI(\data_in_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({data_out,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we_reg),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module design_1_JpegEnc_0_0_SingleSM
   (p_23_out,
    start,
    fdct_start,
    \RSM_reg[cmp_idx]_0_sp_1 ,
    \RSM_reg[cmp_idx]_1_sp_1 ,
    \RSM_reg[cmp_idx]_2_sp_1 ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][2] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][1] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][0] ,
    \start_reg[1] ,
    E,
    \FSM_sequential_main_state_reg[0] ,
    CLK,
    RST,
    \start_reg[1]_0 ,
    start1_d,
    out,
    fdct_ready,
    p_19_out,
    \RSM_reg[cmp_idx] ,
    \G_REG_SM[1].Reg_reg[1][cmp_idx][2] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][2]_0 ,
    \G_REG_SM[1].Reg_reg[1][cmp_idx][1] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][1]_0 ,
    \G_REG_SM[1].Reg_reg[1][cmp_idx][0] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][0]_0 ,
    CO,
    sof,
    O,
    jfif_ready);
  output p_23_out;
  output [0:0]start;
  output fdct_start;
  output \RSM_reg[cmp_idx]_0_sp_1 ;
  output \RSM_reg[cmp_idx]_1_sp_1 ;
  output \RSM_reg[cmp_idx]_2_sp_1 ;
  output \G_REG_SM[2].Reg_reg[2][cmp_idx][2] ;
  output \G_REG_SM[2].Reg_reg[2][cmp_idx][1] ;
  output \G_REG_SM[2].Reg_reg[2][cmp_idx][0] ;
  output \start_reg[1] ;
  output [0:0]E;
  output \FSM_sequential_main_state_reg[0] ;
  input CLK;
  input RST;
  input [0:0]\start_reg[1]_0 ;
  input start1_d;
  input [2:0]out;
  input fdct_ready;
  input p_19_out;
  input [2:0]\RSM_reg[cmp_idx] ;
  input \G_REG_SM[1].Reg_reg[1][cmp_idx][2] ;
  input \G_REG_SM[2].Reg_reg[2][cmp_idx][2]_0 ;
  input \G_REG_SM[1].Reg_reg[1][cmp_idx][1] ;
  input \G_REG_SM[2].Reg_reg[2][cmp_idx][1]_0 ;
  input \G_REG_SM[1].Reg_reg[1][cmp_idx][0] ;
  input \G_REG_SM[2].Reg_reg[2][cmp_idx][0]_0 ;
  input [0:0]CO;
  input sof;
  input [0:0]O;
  input jfif_ready;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_sequential_main_state_reg[0] ;
  wire \G_REG_SM[1].Reg_reg[1][cmp_idx][0] ;
  wire \G_REG_SM[1].Reg_reg[1][cmp_idx][1] ;
  wire \G_REG_SM[1].Reg_reg[1][cmp_idx][2] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][0] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][0]_0 ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][1] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][1]_0 ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][2] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][2]_0 ;
  wire [0:0]O;
  wire \RSM[cmp_idx][0]_i_2_n_0 ;
  wire \RSM[cmp_idx][2]_i_2_n_0 ;
  wire \RSM[x_cnt][15]_i_3_n_0 ;
  wire [2:0]\RSM_reg[cmp_idx] ;
  wire \RSM_reg[cmp_idx]_0_sn_1 ;
  wire \RSM_reg[cmp_idx]_1_sn_1 ;
  wire \RSM_reg[cmp_idx]_2_sn_1 ;
  wire RST;
  wire fdct_ready;
  wire fdct_start;
  wire idle_o_i_1_n_0;
  wire jfif_ready;
  wire [2:0]out;
  wire p_19_out;
  wire p_23_out;
  wire pb_start_o_i_1_n_0;
  wire sof;
  wire [0:0]start;
  wire start1_d;
  wire start_o_i_1_n_0;
  wire \start_reg[1] ;
  wire [0:0]\start_reg[1]_0 ;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;

  assign \RSM_reg[cmp_idx]_0_sp_1  = \RSM_reg[cmp_idx]_0_sn_1 ;
  assign \RSM_reg[cmp_idx]_1_sp_1  = \RSM_reg[cmp_idx]_1_sn_1 ;
  assign \RSM_reg[cmp_idx]_2_sp_1  = \RSM_reg[cmp_idx]_2_sn_1 ;
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \FSM_sequential_main_state[2]_i_5 
       (.I0(\RSM[cmp_idx][0]_i_2_n_0 ),
        .I1(out[1]),
        .I2(jfif_ready),
        .I3(out[0]),
        .I4(sof),
        .O(\FSM_sequential_main_state_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[2].Reg[2][cmp_idx][0]_i_1 
       (.I0(\G_REG_SM[1].Reg_reg[1][cmp_idx][0] ),
        .I1(start),
        .I2(\G_REG_SM[2].Reg_reg[2][cmp_idx][0]_0 ),
        .O(\G_REG_SM[2].Reg_reg[2][cmp_idx][0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[2].Reg[2][cmp_idx][1]_i_1 
       (.I0(\G_REG_SM[1].Reg_reg[1][cmp_idx][1] ),
        .I1(start),
        .I2(\G_REG_SM[2].Reg_reg[2][cmp_idx][1]_0 ),
        .O(\G_REG_SM[2].Reg_reg[2][cmp_idx][1] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[2].Reg[2][cmp_idx][2]_i_1 
       (.I0(\G_REG_SM[1].Reg_reg[1][cmp_idx][2] ),
        .I1(start),
        .I2(\G_REG_SM[2].Reg_reg[2][cmp_idx][2]_0 ),
        .O(\G_REG_SM[2].Reg_reg[2][cmp_idx][2] ));
  LUT6 #(
    .INIT(64'h55155555AAAAAAAA)) 
    \RSM[cmp_idx][0]_i_1 
       (.I0(start1_d),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\RSM[cmp_idx][0]_i_2_n_0 ),
        .I5(\RSM_reg[cmp_idx] [0]),
        .O(\RSM_reg[cmp_idx]_0_sn_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \RSM[cmp_idx][0]_i_2 
       (.I0(\RSM_reg[cmp_idx] [2]),
        .I1(\start_reg[1]_0 ),
        .I2(p_23_out),
        .O(\RSM[cmp_idx][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \RSM[cmp_idx][1]_i_1 
       (.I0(start1_d),
        .I1(\RSM_reg[cmp_idx] [0]),
        .I2(\RSM[cmp_idx][2]_i_2_n_0 ),
        .I3(\RSM_reg[cmp_idx] [1]),
        .O(\RSM_reg[cmp_idx]_1_sn_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \RSM[cmp_idx][2]_i_1 
       (.I0(start1_d),
        .I1(\RSM_reg[cmp_idx] [1]),
        .I2(\RSM_reg[cmp_idx] [0]),
        .I3(\RSM[cmp_idx][2]_i_2_n_0 ),
        .I4(\RSM_reg[cmp_idx] [2]),
        .O(\RSM_reg[cmp_idx]_2_sn_1 ));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \RSM[cmp_idx][2]_i_2 
       (.I0(start1_d),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\RSM[cmp_idx][0]_i_2_n_0 ),
        .O(\RSM[cmp_idx][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30003000B8BBB888)) 
    \RSM[x_cnt][15]_i_1 
       (.I0(CO),
        .I1(out[2]),
        .I2(\RSM[x_cnt][15]_i_3_n_0 ),
        .I3(out[1]),
        .I4(sof),
        .I5(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \RSM[x_cnt][15]_i_3 
       (.I0(\RSM_reg[cmp_idx] [2]),
        .I1(\start_reg[1]_0 ),
        .I2(p_23_out),
        .I3(out[0]),
        .I4(O),
        .O(\RSM[x_cnt][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h01)) 
    idle_o_i_1
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\start_reg[1]_0 ),
        .O(idle_o_i_1_n_0));
  FDCE idle_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(idle_o_i_1_n_0),
        .Q(p_23_out));
  LUT3 #(
    .INIT(8'h02)) 
    pb_start_o_i_1
       (.I0(\start_reg[1]_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(pb_start_o_i_1_n_0));
  FDCE pb_start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_i_1_n_0),
        .Q(fdct_start));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \start[1]_i_1 
       (.I0(\start_reg[1]_0 ),
        .I1(p_23_out),
        .I2(\RSM_reg[cmp_idx] [2]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(out[1]),
        .O(\start_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    start_o_i_1
       (.I0(fdct_ready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(p_19_out),
        .O(start_o_i_1_n_0));
  FDCE start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_o_i_1_n_0),
        .Q(start));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\start_reg[1]_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(fdct_ready),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h1404)) 
    \state[1]_i_1 
       (.I0(p_19_out),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(fdct_ready),
        .O(\state[1]_i_1_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "SingleSM" *) 
module design_1_JpegEnc_0_0_SingleSM_43
   (p_19_out,
    start,
    fdct_buf_sel_s_reg,
    \wr_cnt_reg[5] ,
    \rd_cnt_reg[5] ,
    fdct_buf_sel_s_reg_0,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][2] ,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][0] ,
    CLK,
    RST,
    start_o_reg_0,
    zig_ready,
    p_15_out,
    dbuf_we,
    rd_en_reg,
    fdct_buf_sel_s_reg_1,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][2] ,
    \qua_sm_settings[cmp_idx] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][1] ,
    \G_REG_SM[2].Reg_reg[2][cmp_idx][0] ,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][0]_0 );
  output p_19_out;
  output [0:0]start;
  output fdct_buf_sel_s_reg;
  output [0:0]\wr_cnt_reg[5] ;
  output [0:0]\rd_cnt_reg[5] ;
  output fdct_buf_sel_s_reg_0;
  output \G_REG_SM[3].Reg_reg[3][cmp_idx][2] ;
  output \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ;
  output \G_REG_SM[3].Reg_reg[3][cmp_idx][0] ;
  input CLK;
  input RST;
  input [0:0]start_o_reg_0;
  input zig_ready;
  input p_15_out;
  input dbuf_we;
  input rd_en_reg;
  input [0:0]fdct_buf_sel_s_reg_1;
  input \G_REG_SM[2].Reg_reg[2][cmp_idx][2] ;
  input [1:0]\qua_sm_settings[cmp_idx] ;
  input \G_REG_SM[2].Reg_reg[2][cmp_idx][1] ;
  input \G_REG_SM[2].Reg_reg[2][cmp_idx][0] ;
  input \G_REG_SM[3].Reg_reg[3][cmp_idx][0]_0 ;

  wire CLK;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][0] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][1] ;
  wire \G_REG_SM[2].Reg_reg[2][cmp_idx][2] ;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][0] ;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][0]_0 ;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][2] ;
  wire RST;
  wire dbuf_we;
  wire fdct_buf_sel_s_reg;
  wire fdct_buf_sel_s_reg_0;
  wire [0:0]fdct_buf_sel_s_reg_1;
  wire idle_o_i_1__0_n_0;
  wire p_15_out;
  wire p_19_out;
  wire pb_start_o_i_1__0_n_0;
  wire [1:0]\qua_sm_settings[cmp_idx] ;
  wire [0:0]\rd_cnt_reg[5] ;
  wire rd_en_reg;
  wire [0:0]start;
  wire start_o_i_1__0_n_0;
  wire [0:0]start_o_reg_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [0:0]\wr_cnt_reg[5] ;
  wire zig_ready;

  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[3].Reg[3][cmp_idx][0]_i_1 
       (.I0(\G_REG_SM[2].Reg_reg[2][cmp_idx][0] ),
        .I1(start),
        .I2(\G_REG_SM[3].Reg_reg[3][cmp_idx][0]_0 ),
        .O(\G_REG_SM[3].Reg_reg[3][cmp_idx][0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[3].Reg[3][cmp_idx][1]_i_1 
       (.I0(\G_REG_SM[2].Reg_reg[2][cmp_idx][1] ),
        .I1(start),
        .I2(\qua_sm_settings[cmp_idx] [0]),
        .O(\G_REG_SM[3].Reg_reg[3][cmp_idx][1] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[3].Reg[3][cmp_idx][2]_i_1 
       (.I0(\G_REG_SM[2].Reg_reg[2][cmp_idx][2] ),
        .I1(start),
        .I2(\qua_sm_settings[cmp_idx] [1]),
        .O(\G_REG_SM[3].Reg_reg[3][cmp_idx][2] ));
  LUT2 #(
    .INIT(4'h6)) 
    fdct_buf_sel_s_i_1
       (.I0(fdct_buf_sel_s_reg),
        .I1(fdct_buf_sel_s_reg_1),
        .O(fdct_buf_sel_s_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h01)) 
    idle_o_i_1__0
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(start_o_reg_0),
        .O(idle_o_i_1__0_n_0));
  FDCE idle_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(idle_o_i_1__0_n_0),
        .Q(p_19_out));
  LUT3 #(
    .INIT(8'h02)) 
    pb_start_o_i_1__0
       (.I0(start_o_reg_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(pb_start_o_i_1__0_n_0));
  FDCE pb_start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_i_1__0_n_0),
        .Q(fdct_buf_sel_s_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rd_cnt[5]_i_1 
       (.I0(fdct_buf_sel_s_reg),
        .I1(rd_en_reg),
        .O(\rd_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    start_o_i_1__0
       (.I0(zig_ready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(p_15_out),
        .O(start_o_i_1__0_n_0));
  FDCE start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_o_i_1__0_n_0),
        .Q(start));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(start_o_reg_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(zig_ready),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1404)) 
    \state[1]_i_1 
       (.I0(p_15_out),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(zig_ready),
        .O(\state[1]_i_1_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_cnt[5]_i_1__0 
       (.I0(fdct_buf_sel_s_reg),
        .I1(dbuf_we),
        .O(\wr_cnt_reg[5] ));
endmodule

(* ORIG_REF_NAME = "SingleSM" *) 
module design_1_JpegEnc_0_0_SingleSM_44
   (p_15_out,
    start,
    zig_buf_sel_s_reg,
    \wr_cnt_reg[5] ,
    \rd_cnt_reg[5] ,
    zig_buf_sel_s_reg_0,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][2] ,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][0] ,
    CLK,
    RST,
    start_o_reg_0,
    qua_ready,
    p_11_out,
    dbuf_we_0,
    rd_en_reg,
    zig_buf_sel_s_reg_1,
    \qua_sm_settings[cmp_idx] ,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][2]_0 ,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][1]_0 ,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][0] ,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][0]_0 );
  output p_15_out;
  output [0:0]start;
  output zig_buf_sel_s_reg;
  output [0:0]\wr_cnt_reg[5] ;
  output [0:0]\rd_cnt_reg[5] ;
  output zig_buf_sel_s_reg_0;
  output \G_REG_SM[4].Reg_reg[4][cmp_idx][2] ;
  output \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  output \G_REG_SM[4].Reg_reg[4][cmp_idx][0] ;
  input CLK;
  input RST;
  input [0:0]start_o_reg_0;
  input qua_ready;
  input p_11_out;
  input dbuf_we_0;
  input rd_en_reg;
  input [0:0]zig_buf_sel_s_reg_1;
  input [1:0]\qua_sm_settings[cmp_idx] ;
  input \G_REG_SM[4].Reg_reg[4][cmp_idx][2]_0 ;
  input \G_REG_SM[4].Reg_reg[4][cmp_idx][1]_0 ;
  input \G_REG_SM[3].Reg_reg[3][cmp_idx][0] ;
  input \G_REG_SM[4].Reg_reg[4][cmp_idx][0]_0 ;

  wire CLK;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][0] ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][0] ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][0]_0 ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][1]_0 ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][2] ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][2]_0 ;
  wire RST;
  wire dbuf_we_0;
  wire idle_o_i_1__1_n_0;
  wire p_11_out;
  wire p_15_out;
  wire pb_start_o_i_1__1_n_0;
  wire qua_ready;
  wire [1:0]\qua_sm_settings[cmp_idx] ;
  wire [0:0]\rd_cnt_reg[5] ;
  wire rd_en_reg;
  wire [0:0]start;
  wire start_o_i_1__1_n_0;
  wire [0:0]start_o_reg_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [0:0]\wr_cnt_reg[5] ;
  wire zig_buf_sel_s_reg;
  wire zig_buf_sel_s_reg_0;
  wire [0:0]zig_buf_sel_s_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[4].Reg[4][cmp_idx][0]_i_1 
       (.I0(\G_REG_SM[3].Reg_reg[3][cmp_idx][0] ),
        .I1(start),
        .I2(\G_REG_SM[4].Reg_reg[4][cmp_idx][0]_0 ),
        .O(\G_REG_SM[4].Reg_reg[4][cmp_idx][0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[4].Reg[4][cmp_idx][1]_i_1 
       (.I0(\qua_sm_settings[cmp_idx] [0]),
        .I1(start),
        .I2(\G_REG_SM[4].Reg_reg[4][cmp_idx][1]_0 ),
        .O(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[4].Reg[4][cmp_idx][2]_i_1 
       (.I0(\qua_sm_settings[cmp_idx] [1]),
        .I1(start),
        .I2(\G_REG_SM[4].Reg_reg[4][cmp_idx][2]_0 ),
        .O(\G_REG_SM[4].Reg_reg[4][cmp_idx][2] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h01)) 
    idle_o_i_1__1
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(start_o_reg_0),
        .O(idle_o_i_1__1_n_0));
  FDCE idle_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(idle_o_i_1__1_n_0),
        .Q(p_15_out));
  LUT3 #(
    .INIT(8'h02)) 
    pb_start_o_i_1__1
       (.I0(start_o_reg_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(pb_start_o_i_1__1_n_0));
  FDCE pb_start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_i_1__1_n_0),
        .Q(zig_buf_sel_s_reg));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rd_cnt[5]_i_1__0 
       (.I0(zig_buf_sel_s_reg),
        .I1(rd_en_reg),
        .O(\rd_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    start_o_i_1__1
       (.I0(qua_ready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(p_11_out),
        .O(start_o_i_1__1_n_0));
  FDCE start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_o_i_1__1_n_0),
        .Q(start));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(start_o_reg_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(qua_ready),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1404)) 
    \state[1]_i_1 
       (.I0(p_11_out),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(qua_ready),
        .O(\state[1]_i_1_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_cnt[5]_i_1__1 
       (.I0(zig_buf_sel_s_reg),
        .I1(dbuf_we_0),
        .O(\wr_cnt_reg[5] ));
  LUT2 #(
    .INIT(4'h6)) 
    zig_buf_sel_s_i_1
       (.I0(zig_buf_sel_s_reg),
        .I1(zig_buf_sel_s_reg_1),
        .O(zig_buf_sel_s_reg_0));
endmodule

(* ORIG_REF_NAME = "SingleSM" *) 
module design_1_JpegEnc_0_0_SingleSM_45
   (p_11_out,
    start,
    rle_start,
    qua_buf_sel_s_reg,
    SR,
    \G_REG_SM[5].Reg_reg[5][cmp_idx][2] ,
    \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ,
    CLK,
    RST,
    ADDRBWRADDR,
    start_o_reg_0,
    rle_ready,
    p_7_out,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][2] ,
    \huf_sm_settings[cmp_idx] ,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][1] );
  output p_11_out;
  output [0:0]start;
  output rle_start;
  output qua_buf_sel_s_reg;
  output [0:0]SR;
  output \G_REG_SM[5].Reg_reg[5][cmp_idx][2] ;
  output \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  input CLK;
  input RST;
  input [0:0]ADDRBWRADDR;
  input [0:0]start_o_reg_0;
  input rle_ready;
  input p_7_out;
  input \G_REG_SM[4].Reg_reg[4][cmp_idx][2] ;
  input [1:0]\huf_sm_settings[cmp_idx] ;
  input \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;

  wire [0:0]ADDRBWRADDR;
  wire CLK;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  wire \G_REG_SM[4].Reg_reg[4][cmp_idx][2] ;
  wire \G_REG_SM[5].Reg_reg[5][cmp_idx][1] ;
  wire \G_REG_SM[5].Reg_reg[5][cmp_idx][2] ;
  wire RST;
  wire [0:0]SR;
  wire [1:0]\huf_sm_settings[cmp_idx] ;
  wire idle_o_i_1__2_n_0;
  wire p_11_out;
  wire p_7_out;
  wire pb_start_o_i_1__2_n_0;
  wire qua_buf_sel_s_reg;
  wire rle_ready;
  wire rle_start;
  wire [0:0]start;
  wire start_o_i_1__2_n_0;
  wire [0:0]start_o_reg_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[5].Reg[5][cmp_idx][1]_i_1 
       (.I0(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .I1(start),
        .I2(\huf_sm_settings[cmp_idx] [0]),
        .O(\G_REG_SM[5].Reg_reg[5][cmp_idx][1] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \G_REG_SM[5].Reg[5][cmp_idx][2]_i_1 
       (.I0(\G_REG_SM[4].Reg_reg[4][cmp_idx][2] ),
        .I1(start),
        .I2(\huf_sm_settings[cmp_idx] [1]),
        .O(\G_REG_SM[5].Reg_reg[5][cmp_idx][2] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h01)) 
    idle_o_i_1__2
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(start_o_reg_0),
        .O(idle_o_i_1__2_n_0));
  FDCE idle_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(idle_o_i_1__2_n_0),
        .Q(p_11_out));
  LUT3 #(
    .INIT(8'h02)) 
    pb_start_o_i_1__2
       (.I0(start_o_reg_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(pb_start_o_i_1__2_n_0));
  FDCE pb_start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_i_1__2_n_0),
        .Q(rle_start));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    qua_buf_sel_s_i_1
       (.I0(rle_start),
        .I1(ADDRBWRADDR),
        .O(qua_buf_sel_s_reg));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    start_o_i_1__2
       (.I0(rle_ready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(p_7_out),
        .O(start_o_i_1__2_n_0));
  FDCE start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_o_i_1__2_n_0),
        .Q(start));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(start_o_reg_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(rle_ready),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1404)) 
    \state[1]_i_1 
       (.I0(p_7_out),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(rle_ready),
        .O(\state[1]_i_1_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cnt[5]_i_1__2 
       (.I0(rle_start),
        .I1(RST),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "SingleSM" *) 
module design_1_JpegEnc_0_0_SingleSM_46
   (p_7_out,
    start,
    huf_start,
    rle_buf_sel_s_reg,
    block_cnt0,
    CLK,
    RST,
    huf_buf_sel,
    start_o_reg_0,
    huf_ready,
    p_3_out);
  output p_7_out;
  output [0:0]start;
  output huf_start;
  output rle_buf_sel_s_reg;
  output block_cnt0;
  input CLK;
  input RST;
  input huf_buf_sel;
  input [0:0]start_o_reg_0;
  input huf_ready;
  input p_3_out;

  wire CLK;
  wire RST;
  wire block_cnt0;
  wire huf_buf_sel;
  wire huf_ready;
  wire huf_start;
  wire idle_o_i_1__3_n_0;
  wire p_3_out;
  wire p_7_out;
  wire pb_start_o_i_1__3_n_0;
  wire rle_buf_sel_s_reg;
  wire [0:0]start;
  wire start_o_i_1__3_n_0;
  wire [0:0]start_o_reg_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \block_cnt[0]_i_2 
       (.I0(huf_start),
        .I1(RST),
        .O(block_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h01)) 
    idle_o_i_1__3
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(start_o_reg_0),
        .O(idle_o_i_1__3_n_0));
  FDCE idle_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(idle_o_i_1__3_n_0),
        .Q(p_7_out));
  LUT3 #(
    .INIT(8'h02)) 
    pb_start_o_i_1__3
       (.I0(start_o_reg_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(pb_start_o_i_1__3_n_0));
  FDCE pb_start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_i_1__3_n_0),
        .Q(huf_start));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    rle_buf_sel_s_i_1
       (.I0(huf_start),
        .I1(huf_buf_sel),
        .O(rle_buf_sel_s_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    start_o_i_1__3
       (.I0(huf_ready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(p_3_out),
        .O(start_o_i_1__3_n_0));
  FDCE start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(start_o_i_1__3_n_0),
        .Q(start));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(start_o_reg_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(huf_ready),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h1404)) 
    \state[1]_i_1 
       (.I0(p_3_out),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(huf_ready),
        .O(\state[1]_i_1_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "SingleSM" *) 
module design_1_JpegEnc_0_0_SingleSM_47
   (p_3_out,
    bs_start,
    out_mux_ctrl_s_reg,
    jfif_eoi_reg,
    jfif_start_reg,
    huf_buf_sel_s_reg,
    \FSM_sequential_main_state_reg[2] ,
    \FSM_sequential_main_state_reg[1] ,
    \FSM_sequential_main_state_reg[0] ,
    CLK,
    RST,
    start,
    p_7_out,
    p_19_out,
    p_23_out,
    p_11_out,
    p_15_out,
    sof,
    out,
    jfif_ready,
    out_mux_ctrl_s_reg_0,
    jfif_eoi,
    bs_buf_sel,
    \FSM_sequential_main_state_reg[0]_0 ,
    in0,
    \FSM_sequential_main_state_reg[2]_0 ,
    \FSM_sequential_main_state_reg[0]_1 ,
    CO,
    \FSM_sequential_main_state_reg[1]_0 ,
    outif_almost_full,
    bs_ready);
  output p_3_out;
  output bs_start;
  output out_mux_ctrl_s_reg;
  output jfif_eoi_reg;
  output jfif_start_reg;
  output huf_buf_sel_s_reg;
  output \FSM_sequential_main_state_reg[2] ;
  output \FSM_sequential_main_state_reg[1] ;
  output \FSM_sequential_main_state_reg[0] ;
  input CLK;
  input RST;
  input [0:0]start;
  input p_7_out;
  input p_19_out;
  input p_23_out;
  input p_11_out;
  input p_15_out;
  input sof;
  input [2:0]out;
  input jfif_ready;
  input out_mux_ctrl_s_reg_0;
  input jfif_eoi;
  input bs_buf_sel;
  input \FSM_sequential_main_state_reg[0]_0 ;
  input [2:0]in0;
  input \FSM_sequential_main_state_reg[2]_0 ;
  input \FSM_sequential_main_state_reg[0]_1 ;
  input [0:0]CO;
  input \FSM_sequential_main_state_reg[1]_0 ;
  input outif_almost_full;
  input bs_ready;

  wire CLK;
  wire [0:0]CO;
  wire \FSM_sequential_main_state[2]_i_3_n_0 ;
  wire \FSM_sequential_main_state_reg[0] ;
  wire \FSM_sequential_main_state_reg[0]_0 ;
  wire \FSM_sequential_main_state_reg[0]_1 ;
  wire \FSM_sequential_main_state_reg[1] ;
  wire \FSM_sequential_main_state_reg[1]_0 ;
  wire \FSM_sequential_main_state_reg[2] ;
  wire \FSM_sequential_main_state_reg[2]_0 ;
  wire RST;
  wire bs_buf_sel;
  wire bs_ready;
  wire bs_start;
  wire huf_buf_sel_s_reg;
  wire idle_o_i_1__4_n_0;
  wire [2:0]in0;
  wire jfif_eoi;
  wire jfif_eoi_reg;
  wire jfif_ready;
  wire jfif_start_reg;
  wire main_state__0;
  wire [2:0]out;
  wire out_mux_ctrl_s_i_2_n_0;
  wire out_mux_ctrl_s_reg;
  wire out_mux_ctrl_s_reg_0;
  wire outif_almost_full;
  wire p_11_out;
  wire p_15_out;
  wire p_19_out;
  wire p_23_out;
  wire p_3_out;
  wire p_7_out;
  wire pb_start_o_i_1__4_n_0;
  wire sof;
  wire [0:0]start;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_main_state[0]_i_1 
       (.I0(\FSM_sequential_main_state_reg[0]_1 ),
        .I1(\FSM_sequential_main_state[2]_i_3_n_0 ),
        .I2(in0[0]),
        .O(\FSM_sequential_main_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_main_state[1]_i_1 
       (.I0(\FSM_sequential_main_state_reg[2]_0 ),
        .I1(\FSM_sequential_main_state[2]_i_3_n_0 ),
        .I2(in0[1]),
        .O(\FSM_sequential_main_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_main_state[2]_i_1 
       (.I0(\FSM_sequential_main_state_reg[0]_0 ),
        .I1(\FSM_sequential_main_state[2]_i_3_n_0 ),
        .I2(in0[2]),
        .O(\FSM_sequential_main_state_reg[2] ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \FSM_sequential_main_state[2]_i_3 
       (.I0(jfif_ready),
        .I1(out[0]),
        .I2(CO),
        .I3(main_state__0),
        .I4(out[2]),
        .I5(\FSM_sequential_main_state_reg[1]_0 ),
        .O(\FSM_sequential_main_state[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    huf_buf_sel_s_i_1
       (.I0(bs_start),
        .I1(bs_buf_sel),
        .O(huf_buf_sel_s_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h01)) 
    idle_o_i_1__4
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(start),
        .O(idle_o_i_1__4_n_0));
  FDCE idle_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(idle_o_i_1__4_n_0),
        .Q(p_3_out));
  LUT4 #(
    .INIT(16'h2F20)) 
    jfif_eoi_i_1
       (.I0(out[2]),
        .I1(out[1]),
        .I2(jfif_start_reg),
        .I3(jfif_eoi),
        .O(jfif_eoi_reg));
  LUT6 #(
    .INIT(64'h0010111000100010)) 
    jfif_start_i_1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(sof),
        .I3(out[2]),
        .I4(CO),
        .I5(main_state__0),
        .O(jfif_start_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    jfif_start_i_2
       (.I0(p_3_out),
        .I1(p_7_out),
        .I2(p_19_out),
        .I3(p_23_out),
        .I4(p_11_out),
        .I5(p_15_out),
        .O(main_state__0));
  LUT6 #(
    .INIT(64'hFF57FF570A000000)) 
    out_mux_ctrl_s_i_1
       (.I0(out_mux_ctrl_s_i_2_n_0),
        .I1(sof),
        .I2(out[2]),
        .I3(out[0]),
        .I4(jfif_ready),
        .I5(out_mux_ctrl_s_reg_0),
        .O(out_mux_ctrl_s_reg));
  LUT4 #(
    .INIT(16'h0455)) 
    out_mux_ctrl_s_i_2
       (.I0(out[1]),
        .I1(main_state__0),
        .I2(CO),
        .I3(out[2]),
        .O(out_mux_ctrl_s_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    pb_start_o_i_1__4
       (.I0(start),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(pb_start_o_i_1__4_n_0));
  FDCE pb_start_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_i_1__4_n_0),
        .Q(bs_start));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(start),
        .I2(\state_reg_n_0_[0] ),
        .I3(bs_ready),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h2808)) 
    \state[1]_i_1 
       (.I0(outif_almost_full),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(bs_ready),
        .O(\state[1]_i_1_n_0 ));
  FDCE \state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
endmodule

module design_1_JpegEnc_0_0_ZZ_TOP
   (signbit_d1_reg,
    dbuf_we,
    zig_ready,
    ADDRBWRADDR,
    \rd_en_d_reg[0]_0 ,
    ADDRARDADDR,
    \dividend_d1_reg[11] ,
    CLK,
    RST,
    zig_buf_sel_s_reg,
    zig_buf_sel_s_reg_0,
    pb_start_o_reg,
    zig_start,
    E,
    pb_start_o_reg_0,
    d);
  output [1:0]signbit_d1_reg;
  output dbuf_we;
  output zig_ready;
  output [6:0]ADDRBWRADDR;
  output \rd_en_d_reg[0]_0 ;
  output [0:0]ADDRARDADDR;
  output [10:0]\dividend_d1_reg[11] ;
  input CLK;
  input RST;
  input [0:0]zig_buf_sel_s_reg;
  input [6:0]zig_buf_sel_s_reg_0;
  input pb_start_o_reg;
  input zig_start;
  input [0:0]E;
  input [0:0]pb_start_o_reg_0;
  input [11:0]d;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire CLK;
  wire [0:0]E;
  wire RST;
  wire U_zigzag_n_1;
  wire U_zigzag_n_2;
  wire U_zigzag_n_26;
  wire U_zigzag_n_3;
  wire U_zigzag_n_4;
  wire U_zigzag_n_5;
  wire U_zigzag_n_6;
  wire U_zigzag_n_7;
  wire [11:0]d;
  wire [11:0]dbuf_data;
  wire dbuf_we;
  wire [10:0]\dividend_d1_reg[11] ;
  wire fifo_rden;
  wire pb_start_o_reg;
  wire [0:0]pb_start_o_reg_0;
  wire [5:0]rd_cnt;
  wire \rd_cnt[0]_i_1_n_0 ;
  wire \rd_cnt[1]_i_1_n_0 ;
  wire \rd_cnt[2]_i_1_n_0 ;
  wire \rd_cnt[3]_i_1_n_0 ;
  wire \rd_cnt[4]_i_1_n_0 ;
  wire \rd_cnt[5]_i_2_n_0 ;
  wire \rd_cnt[5]_i_3_n_0 ;
  wire [0:0]rd_en_d;
  wire \rd_en_d_reg[0]_0 ;
  wire rd_en_i_1_n_0;
  wire ready_pb_i_2_n_0;
  wire [1:0]signbit_d1_reg;
  wire \wr_cnt[5]_i_3_n_0 ;
  wire \wr_cnt_reg_n_0_[0] ;
  wire \wr_cnt_reg_n_0_[1] ;
  wire \wr_cnt_reg_n_0_[2] ;
  wire \wr_cnt_reg_n_0_[3] ;
  wire \wr_cnt_reg_n_0_[4] ;
  wire \wr_cnt_reg_n_0_[5] ;
  wire [0:0]zig_buf_sel_s_reg;
  wire [6:0]zig_buf_sel_s_reg_0;
  wire zig_ready;
  wire zig_start;
  wire zigzag_divalid;

  design_1_JpegEnc_0_0_RAMZ__parameterized0 U_RAMZ
       (.ADDRARDADDR({zig_buf_sel_s_reg,\wr_cnt_reg_n_0_[5] ,\wr_cnt_reg_n_0_[4] ,\wr_cnt_reg_n_0_[3] ,\wr_cnt_reg_n_0_[2] ,\wr_cnt_reg_n_0_[1] ,\wr_cnt_reg_n_0_[0] }),
        .ADDRBWRADDR(ADDRBWRADDR[6]),
        .CLK(CLK),
        .DOBDO(signbit_d1_reg),
        .RST(RST),
        .\dividend_d1_reg[11] (\dividend_d1_reg[11] ),
        .dovalid_reg(dbuf_we),
        .mem_reg_0(ADDRARDADDR),
        .q(dbuf_data),
        .zig_buf_sel_s_reg(zig_buf_sel_s_reg_0));
  design_1_JpegEnc_0_0_zigzag U_zigzag
       (.ADDRBWRADDR(ADDRBWRADDR[5:0]),
        .CLK(CLK),
        .D({U_zigzag_n_1,U_zigzag_n_2,U_zigzag_n_3,U_zigzag_n_4,U_zigzag_n_5,U_zigzag_n_6}),
        .Q(zigzag_divalid),
        .RST(RST),
        .d(d),
        .fifo_rden(fifo_rden),
        .fifo_rden_reg(U_zigzag_n_26),
        .mem_reg(dbuf_we),
        .q(dbuf_data),
        .\rd_cnt_reg[5] (rd_cnt),
        .ready_pb_reg(U_zigzag_n_7),
        .\wr_cnt_reg[0] (\wr_cnt[5]_i_3_n_0 ),
        .\wr_cnt_reg[1] (ready_pb_i_2_n_0),
        .\wr_cnt_reg[5] ({\wr_cnt_reg_n_0_[5] ,\wr_cnt_reg_n_0_[4] ,\wr_cnt_reg_n_0_[3] ,\wr_cnt_reg_n_0_[2] ,\wr_cnt_reg_n_0_[1] ,\wr_cnt_reg_n_0_[0] }));
  FDCE fdct_buf_sel_s_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(pb_start_o_reg),
        .Q(ADDRBWRADDR[6]));
  FDCE fifo_rden_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_zigzag_n_26),
        .Q(fifo_rden));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd_cnt[0]_i_1 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(rd_cnt[0]),
        .O(\rd_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rd_cnt[1]_i_1 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(rd_cnt[1]),
        .I2(rd_cnt[0]),
        .O(\rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rd_cnt[2]_i_1 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(rd_cnt[0]),
        .I2(rd_cnt[1]),
        .I3(rd_cnt[2]),
        .O(\rd_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rd_cnt[3]_i_1 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(rd_cnt[1]),
        .I2(rd_cnt[0]),
        .I3(rd_cnt[2]),
        .I4(rd_cnt[3]),
        .O(\rd_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rd_cnt[4]_i_1 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(rd_cnt[1]),
        .I2(rd_cnt[0]),
        .I3(rd_cnt[3]),
        .I4(rd_cnt[2]),
        .I5(rd_cnt[4]),
        .O(\rd_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rd_cnt[5]_i_2 
       (.I0(\rd_en_d_reg[0]_0 ),
        .I1(\rd_cnt[5]_i_3_n_0 ),
        .I2(rd_cnt[4]),
        .I3(rd_cnt[5]),
        .O(\rd_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_cnt[5]_i_3 
       (.I0(rd_cnt[1]),
        .I1(rd_cnt[0]),
        .I2(rd_cnt[3]),
        .I3(rd_cnt[2]),
        .O(\rd_cnt[5]_i_3_n_0 ));
  FDCE \rd_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[0]_i_1_n_0 ),
        .Q(rd_cnt[0]));
  FDCE \rd_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[1]_i_1_n_0 ),
        .Q(rd_cnt[1]));
  FDCE \rd_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[2]_i_1_n_0 ),
        .Q(rd_cnt[2]));
  FDCE \rd_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[3]_i_1_n_0 ),
        .Q(rd_cnt[3]));
  FDCE \rd_cnt_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[4]_i_1_n_0 ),
        .Q(rd_cnt[4]));
  FDCE \rd_cnt_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\rd_cnt[5]_i_2_n_0 ),
        .Q(rd_cnt[5]));
  FDCE \rd_en_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\rd_en_d_reg[0]_0 ),
        .Q(rd_en_d));
  FDCE \rd_en_d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_d),
        .Q(zigzag_divalid));
  LUT5 #(
    .INIT(32'hCFFFAAAA)) 
    rd_en_i_1
       (.I0(zig_start),
        .I1(\rd_cnt[5]_i_3_n_0 ),
        .I2(rd_cnt[4]),
        .I3(rd_cnt[5]),
        .I4(\rd_en_d_reg[0]_0 ),
        .O(rd_en_i_1_n_0));
  FDCE rd_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_i_1_n_0),
        .Q(\rd_en_d_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    ready_pb_i_2
       (.I0(\wr_cnt_reg_n_0_[1] ),
        .I1(\wr_cnt_reg_n_0_[0] ),
        .I2(\wr_cnt_reg_n_0_[4] ),
        .I3(\wr_cnt_reg_n_0_[2] ),
        .O(ready_pb_i_2_n_0));
  FDCE ready_pb_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(U_zigzag_n_7),
        .Q(zig_ready));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_cnt[5]_i_3 
       (.I0(\wr_cnt_reg_n_0_[0] ),
        .I1(\wr_cnt_reg_n_0_[1] ),
        .O(\wr_cnt[5]_i_3_n_0 ));
  FDCE \wr_cnt_reg[0] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(U_zigzag_n_6),
        .Q(\wr_cnt_reg_n_0_[0] ));
  FDCE \wr_cnt_reg[1] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(U_zigzag_n_5),
        .Q(\wr_cnt_reg_n_0_[1] ));
  FDCE \wr_cnt_reg[2] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(U_zigzag_n_4),
        .Q(\wr_cnt_reg_n_0_[2] ));
  FDCE \wr_cnt_reg[3] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(U_zigzag_n_3),
        .Q(\wr_cnt_reg_n_0_[3] ));
  FDCE \wr_cnt_reg[4] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(U_zigzag_n_2),
        .Q(\wr_cnt_reg_n_0_[4] ));
  FDCE \wr_cnt_reg[5] 
       (.C(CLK),
        .CE(pb_start_o_reg_0),
        .CLR(RST),
        .D(U_zigzag_n_1),
        .Q(\wr_cnt_reg_n_0_[5] ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_JpegEnc_0_0,JpegEnc,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "JpegEnc,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module design_1_JpegEnc_0_0
   (CLK,
    RST,
    OPB_ABus,
    OPB_BE,
    OPB_DBus_in,
    OPB_RNW,
    OPB_select,
    OPB_DBus_out,
    OPB_XferAck,
    OPB_retry,
    OPB_toutSup,
    OPB_errAck,
    iram_wdata,
    iram_wren,
    iram_fifo_afull,
    ram_byte,
    ram_wren,
    ram_wraddr,
    outif_almost_full);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RST, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST, xilinx.com:signal:reset:1.0 r RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, XIL_INTERFACENAME r, POLARITY ACTIVE_LOW" *) input RST;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PADDR" *) input [31:0]OPB_ABus;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PENABLE" *) input [3:0]OPB_BE;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PWDATA" *) input [31:0]OPB_DBus_in;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PWRITE" *) input OPB_RNW;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PSEL" *) input OPB_select;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PRDATA" *) output [31:0]OPB_DBus_out;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PREADY" *) output OPB_XferAck;
  output OPB_retry;
  output OPB_toutSup;
  (* x_interface_info = "xilinx.com:interface:apb:1.0 ADDR PSLVERR" *) output OPB_errAck;
  input [23:0]iram_wdata;
  input iram_wren;
  output iram_fifo_afull;
  output [7:0]ram_byte;
  output ram_wren;
  output [23:0]ram_wraddr;
  input outif_almost_full;

  wire \<const0> ;
  wire CLK;
  wire \Cb_reg_reg[21]_i_5_n_0 ;
  wire \Cb_reg_reg[21]_i_6_n_0 ;
  wire \Cr_reg_reg[21]_i_5_n_0 ;
  wire \Cr_reg_reg[21]_i_6_n_0 ;
  wire [31:0]OPB_ABus;
  wire [3:0]OPB_BE;
  wire [31:0]OPB_DBus_in;
  wire [31:0]OPB_DBus_out;
  wire OPB_RNW;
  wire OPB_XferAck;
  wire OPB_select;
  wire RST;
  wire U0_n_0;
  wire U0_n_4;
  wire U0_n_5;
  wire [18:18]\U_BUF_FIFO/minusOp0_in ;
  wire [18:18]\U_BUF_FIFO/minusOp1_in ;
  wire [6:0]\U_Huffman/U_DoubleFifo/U_FIFO_1/raddr_reg_reg ;
  wire [6:0]\U_Huffman/U_DoubleFifo/U_FIFO_1/waddr_reg_reg ;
  wire \U_Huffman/U_DoubleFifo/U_FIFO_1/we ;
  wire [6:0]\U_Huffman/U_DoubleFifo/U_FIFO_2/raddr_reg_reg ;
  wire [6:0]\U_Huffman/U_DoubleFifo/U_FIFO_2/waddr_reg_reg ;
  wire \U_Huffman/U_DoubleFifo/U_FIFO_2/we ;
  wire [7:0]\U_Huffman/U_DoubleFifo/fifo1_q ;
  wire [7:0]\U_Huffman/U_DoubleFifo/fifo2_q ;
  wire [7:0]\U_Huffman/U_DoubleFifo/fifo_data_in ;
  wire [5:0]\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/raddr_reg_reg ;
  wire [5:0]\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/waddr_reg_reg ;
  wire \U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/we ;
  wire [5:0]\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/raddr_reg_reg ;
  wire [5:0]\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/waddr_reg_reg ;
  wire \U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/we ;
  wire [19:0]\U_RLE_TOP/U_RleDoubleFifo/fifo1_q ;
  wire [19:0]\U_RLE_TOP/U_RleDoubleFifo/fifo2_q ;
  wire [19:0]\U_RLE_TOP/U_RleDoubleFifo/fifo_data_in ;
  wire \Y_reg_reg[21]_i_5_n_0 ;
  wire \Y_reg_reg[21]_i_6_n_0 ;
  wire \Y_reg_reg[21]_i_7_n_0 ;
  wire \counter_reg[12]_i_96_n_0 ;
  wire iram_fifo_afull;
  wire [23:0]iram_wdata;
  wire iram_wren;
  wire last_block_reg_i_11_n_0;
  wire outif_almost_full;
  wire [7:0]ram_byte;
  wire [23:0]ram_wraddr;
  wire ram_wren;
  wire \rd_addr2[9]_i_7_n_0 ;
  wire \rd_addr[9]_i_14_n_0 ;
  wire round_reg_i_2_n_0;
  wire \wr_addr[9]_i_7_n_0 ;
  wire [15:4]\NLW_U_FIFO_1/U_RAMF/mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_1/U_RAMF/mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_1/U_RAMF/mem_reg_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOPBDOP_UNCONNECTED ;
  wire [15:4]\NLW_U_FIFO_2/U_RAMF/mem_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_2/U_RAMF/mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_2/U_RAMF/mem_reg_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOPBDOP_UNCONNECTED ;

  assign OPB_errAck = \<const0> ;
  assign OPB_retry = \<const0> ;
  assign OPB_toutSup = \<const0> ;
  FDCE \Cb_reg_reg[21]_i_5 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Cb_reg_reg[21]_i_5_n_0 ));
  FDCE \Cb_reg_reg[21]_i_6 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Cb_reg_reg[21]_i_6_n_0 ));
  FDCE \Cr_reg_reg[21]_i_5 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Cr_reg_reg[21]_i_5_n_0 ));
  FDCE \Cr_reg_reg[21]_i_6 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Cr_reg_reg[21]_i_6_n_0 ));
  GND GND
       (.G(\<const0> ));
  design_1_JpegEnc_0_0_JpegEnc U0
       (.CLK(CLK),
        .CO(U0_n_4),
        .\Cb_reg_reg[21]_i_5 (\Cb_reg_reg[21]_i_5_n_0 ),
        .\Cb_reg_reg[21]_i_6 (\Cb_reg_reg[21]_i_6_n_0 ),
        .\Cr_reg_reg[21]_i_5 (\Cr_reg_reg[21]_i_5_n_0 ),
        .\Cr_reg_reg[21]_i_6 (\Cr_reg_reg[21]_i_6_n_0 ),
        .DOBDO(\U_Huffman/U_DoubleFifo/fifo1_q ),
        .E(U0_n_0),
        .O(\U_BUF_FIFO/minusOp0_in ),
        .O351(\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/raddr_reg_reg ),
        .O352(\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/waddr_reg_reg ),
        .O353(\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/raddr_reg_reg ),
        .O411(\U_Huffman/U_DoubleFifo/U_FIFO_1/raddr_reg_reg ),
        .O412(\U_Huffman/U_DoubleFifo/U_FIFO_2/waddr_reg_reg ),
        .O413(\U_Huffman/U_DoubleFifo/U_FIFO_2/raddr_reg_reg ),
        .OPB_ABus(OPB_ABus),
        .OPB_BE(OPB_BE),
        .OPB_DBus_in(OPB_DBus_in),
        .OPB_DBus_out(OPB_DBus_out),
        .OPB_RNW(OPB_RNW),
        .OPB_XferAck(OPB_XferAck),
        .OPB_select(OPB_select),
        .Q(\U_RLE_TOP/U_RleDoubleFifo/fifo_data_in ),
        .RST(RST),
        .S(\wr_addr[9]_i_7_n_0 ),
        .\U_FIFO_1/U_RAMF/mem_reg (\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/waddr_reg_reg ),
        .\U_FIFO_2/U_RAMF/mem_reg__0 (\U_Huffman/U_DoubleFifo/fifo_data_in ),
        .\U_FIFO_2/U_RAMF/mem_reg__0_0 (\U_Huffman/U_DoubleFifo/fifo2_q ),
        .\Y_reg_reg[21]_i_5 (\Y_reg_reg[21]_i_5_n_0 ),
        .\Y_reg_reg[21]_i_6 (\Y_reg_reg[21]_i_6_n_0 ),
        .\Y_reg_reg[21]_i_7 (\Y_reg_reg[21]_i_7_n_0 ),
        .\counter_reg[12]_i_96 (\counter_reg[12]_i_96_n_0 ),
        .fifo1_q(\U_RLE_TOP/U_RleDoubleFifo/fifo1_q ),
        .fifo2_q(\U_RLE_TOP/U_RleDoubleFifo/fifo2_q ),
        .\image_size_reg_reg[31] (\rd_addr[9]_i_14_n_0 ),
        .\image_size_reg_reg[31]_0 (\rd_addr2[9]_i_7_n_0 ),
        .iram_fifo_afull(iram_fifo_afull),
        .iram_wdata(iram_wdata),
        .iram_wren(iram_wren),
        .last_block_reg_i_11(last_block_reg_i_11_n_0),
        .out(\U_Huffman/U_DoubleFifo/U_FIFO_1/waddr_reg_reg ),
        .outif_almost_full(outif_almost_full),
        .ram_byte(ram_byte),
        .ram_wraddr(ram_wraddr),
        .ram_wren(ram_wren),
        .\rd_addr_reg[9] (\U_BUF_FIFO/minusOp1_in ),
        .\rd_addr_reg[9]_0 (U0_n_5),
        .round_reg_i_2(round_reg_i_2_n_0),
        .\waddr_reg_reg[5] (\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/we ),
        .\waddr_reg_reg[5]_0 (\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/we ),
        .\waddr_reg_reg[6] (\U_Huffman/U_DoubleFifo/U_FIFO_1/we ),
        .\waddr_reg_reg[6]_0 (\U_Huffman/U_DoubleFifo/U_FIFO_2/we ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1280" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \U_FIFO_1/U_RAMF/mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/raddr_reg_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/waddr_reg_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI(\U_RLE_TOP/U_RleDoubleFifo/fifo_data_in [15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\U_RLE_TOP/U_RleDoubleFifo/fifo_data_in [19:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\U_RLE_TOP/U_RleDoubleFifo/fifo1_q [15:0]),
        .DOBDO({\NLW_U_FIFO_1/U_RAMF/mem_reg_DOBDO_UNCONNECTED [15:4],\U_RLE_TOP/U_RleDoubleFifo/fifo1_q [19:16]}),
        .DOPADOP(\NLW_U_FIFO_1/U_RAMF/mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_U_FIFO_1/U_RAMF/mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/we ,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/we ,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/we ,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/we }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \U_FIFO_1/U_RAMF/mem_reg__0 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\U_Huffman/U_DoubleFifo/U_FIFO_1/waddr_reg_reg ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,\U_Huffman/U_DoubleFifo/U_FIFO_1/raddr_reg_reg ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\U_Huffman/U_DoubleFifo/fifo_data_in }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOBDO_UNCONNECTED [15:8],\U_Huffman/U_DoubleFifo/fifo1_q }),
        .DOPADOP(\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_U_FIFO_1/U_RAMF/mem_reg__0_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\U_Huffman/U_DoubleFifo/U_FIFO_1/we ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1280" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \U_FIFO_2/U_RAMF/mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/raddr_reg_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/waddr_reg_reg ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI(\U_RLE_TOP/U_RleDoubleFifo/fifo_data_in [15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\U_RLE_TOP/U_RleDoubleFifo/fifo_data_in [19:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\U_RLE_TOP/U_RleDoubleFifo/fifo2_q [15:0]),
        .DOBDO({\NLW_U_FIFO_2/U_RAMF/mem_reg_DOBDO_UNCONNECTED [15:4],\U_RLE_TOP/U_RleDoubleFifo/fifo2_q [19:16]}),
        .DOPADOP(\NLW_U_FIFO_2/U_RAMF/mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_U_FIFO_2/U_RAMF/mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/we ,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/we ,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/we ,\U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/we }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \U_FIFO_2/U_RAMF/mem_reg__0 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\U_Huffman/U_DoubleFifo/U_FIFO_2/waddr_reg_reg ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,\U_Huffman/U_DoubleFifo/U_FIFO_2/raddr_reg_reg ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\U_Huffman/U_DoubleFifo/fifo_data_in }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOBDO_UNCONNECTED [15:8],\U_Huffman/U_DoubleFifo/fifo2_q }),
        .DOPADOP(\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_U_FIFO_2/U_RAMF/mem_reg__0_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\U_Huffman/U_DoubleFifo/U_FIFO_2/we ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDCE \Y_reg_reg[21]_i_5 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Y_reg_reg[21]_i_5_n_0 ));
  FDCE \Y_reg_reg[21]_i_6 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Y_reg_reg[21]_i_6_n_0 ));
  FDCE \Y_reg_reg[21]_i_7 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(\Y_reg_reg[21]_i_7_n_0 ));
  FDCE \counter_reg[12]_i_96 
       (.C(CLK),
        .CE(U0_n_0),
        .CLR(RST),
        .D(1'b1),
        .Q(\counter_reg[12]_i_96_n_0 ));
  FDCE last_block_reg_i_11
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(last_block_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_addr2[9]_i_7 
       (.I0(U0_n_5),
        .I1(\U_BUF_FIFO/minusOp1_in ),
        .O(\rd_addr2[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_addr[9]_i_14 
       (.I0(U0_n_5),
        .I1(\U_BUF_FIFO/minusOp1_in ),
        .O(\rd_addr[9]_i_14_n_0 ));
  FDCE round_reg_i_2
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(1'b1),
        .Q(round_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_addr[9]_i_7 
       (.I0(U0_n_4),
        .I1(\U_BUF_FIFO/minusOp0_in ),
        .O(\wr_addr[9]_i_7_n_0 ));
endmodule

module design_1_JpegEnc_0_0_multiplier
   (CO,
    \threshold_reg[18]_0 ,
    \counter2_reg[0] ,
    \counter2_reg[0]_0 ,
    \counter_reg[0] ,
    \counter_reg[0]_0 ,
    \counter_reg[0]_1 ,
    O,
    fifo_almost_full_i_reg,
    fifo_almost_full_i_reg_0,
    fifo_almost_full_i_reg_1,
    fifo_almost_full_i_reg_2,
    fifo_almost_full_i_reg_3,
    fifo_almost_full_i_reg_4,
    fifo_almost_full_i_reg_5,
    \threshold_reg[18]_1 ,
    \threshold_reg[18]_2 ,
    E,
    CLK,
    img_size_y,
    img_size_x,
    S,
    \image_size_reg_reg[15] ,
    \image_size_reg_reg[27] ,
    \image_size_reg_reg[31] ,
    \rd_counter_reg[2] ,
    \rd_mod_reg[15] ,
    sof_reg_rep,
    init_table_rd_reg,
    fdct_fifo_rd,
    \wr_counter_reg[1] ,
    \wr_mod_reg[15] ,
    sof_reg_rep__0,
    init_table_wr_reg,
    iram_wren,
    \counter_reg[12]_i_96 ,
    rd_counter_total_reg,
    wr_counter_total_reg,
    \rd_counter_total_reg[11] ,
    \rd_counter_total_reg[23] ,
    \rd_counter_total_reg[30] ,
    \wr_counter_total_reg[11] ,
    \wr_counter_total_reg[23] ,
    \wr_counter_total_reg[30] ,
    DI,
    \rd_counter_total_reg[11]_0 ,
    \rd_counter_total_reg[15] ,
    \rd_counter_total_reg[18] ,
    RST,
    D);
  output [0:0]CO;
  output [0:0]\threshold_reg[18]_0 ;
  output [0:0]\counter2_reg[0] ;
  output [0:0]\counter2_reg[0]_0 ;
  output [0:0]\counter_reg[0] ;
  output [0:0]\counter_reg[0]_0 ;
  output [28:0]\counter_reg[0]_1 ;
  output [3:0]O;
  output [3:0]fifo_almost_full_i_reg;
  output [3:0]fifo_almost_full_i_reg_0;
  output [3:0]fifo_almost_full_i_reg_1;
  output [3:0]fifo_almost_full_i_reg_2;
  output [3:0]fifo_almost_full_i_reg_3;
  output [3:0]fifo_almost_full_i_reg_4;
  output [3:0]fifo_almost_full_i_reg_5;
  output [15:0]\threshold_reg[18]_1 ;
  output [15:0]\threshold_reg[18]_2 ;
  input [0:0]E;
  input CLK;
  input [15:0]img_size_y;
  input [15:0]img_size_x;
  input [3:0]S;
  input [1:0]\image_size_reg_reg[15] ;
  input [3:0]\image_size_reg_reg[27] ;
  input [1:0]\image_size_reg_reg[31] ;
  input \rd_counter_reg[2] ;
  input [0:0]\rd_mod_reg[15] ;
  input sof_reg_rep;
  input init_table_rd_reg;
  input fdct_fifo_rd;
  input \wr_counter_reg[1] ;
  input [0:0]\wr_mod_reg[15] ;
  input sof_reg_rep__0;
  input init_table_wr_reg;
  input iram_wren;
  input \counter_reg[12]_i_96 ;
  input [16:0]rd_counter_total_reg;
  input [2:0]wr_counter_total_reg;
  input [2:0]\rd_counter_total_reg[11] ;
  input [3:0]\rd_counter_total_reg[23] ;
  input [2:0]\rd_counter_total_reg[30] ;
  input [2:0]\wr_counter_total_reg[11] ;
  input [3:0]\wr_counter_total_reg[23] ;
  input [2:0]\wr_counter_total_reg[30] ;
  input [3:0]DI;
  input [3:0]\rd_counter_total_reg[11]_0 ;
  input [3:0]\rd_counter_total_reg[15] ;
  input [2:0]\rd_counter_total_reg[18] ;
  input RST;
  input [18:0]D;

  wire CLK;
  wire [0:0]CO;
  wire [18:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire RST;
  wire [3:0]S;
  wire \counter2[12]_i_26_n_0 ;
  wire [0:0]\counter2_reg[0] ;
  wire [0:0]\counter2_reg[0]_0 ;
  wire \counter2_reg[12]_i_10_n_0 ;
  wire \counter2_reg[12]_i_10_n_1 ;
  wire \counter2_reg[12]_i_10_n_2 ;
  wire \counter2_reg[12]_i_10_n_3 ;
  wire \counter2_reg[12]_i_18_n_0 ;
  wire \counter2_reg[12]_i_18_n_1 ;
  wire \counter2_reg[12]_i_18_n_2 ;
  wire \counter2_reg[12]_i_18_n_3 ;
  wire \counter2_reg[12]_i_5_n_2 ;
  wire \counter2_reg[12]_i_5_n_3 ;
  wire \counter[12]_i_101_n_0 ;
  wire \counter[12]_i_102_n_0 ;
  wire \counter[12]_i_103_n_0 ;
  wire \counter[12]_i_104_n_0 ;
  wire \counter[12]_i_109_n_0 ;
  wire \counter[12]_i_110_n_0 ;
  wire \counter[12]_i_111_n_0 ;
  wire \counter[12]_i_112_n_0 ;
  wire \counter[12]_i_36_n_0 ;
  wire \counter[12]_i_42_n_0 ;
  wire \counter[12]_i_43_n_0 ;
  wire \counter[12]_i_44_n_0 ;
  wire \counter[12]_i_49_n_0 ;
  wire \counter[12]_i_50_n_0 ;
  wire \counter[12]_i_51_n_0 ;
  wire \counter[12]_i_52_n_0 ;
  wire \counter[12]_i_57_n_0 ;
  wire \counter[12]_i_58_n_0 ;
  wire \counter[12]_i_59_n_0 ;
  wire \counter[12]_i_60_n_0 ;
  wire \counter[12]_i_76_n_0 ;
  wire \counter[12]_i_77_n_0 ;
  wire \counter[12]_i_78_n_0 ;
  wire \counter[12]_i_79_n_0 ;
  wire \counter[12]_i_84_n_0 ;
  wire \counter[12]_i_85_n_0 ;
  wire \counter[12]_i_86_n_0 ;
  wire \counter[12]_i_87_n_0 ;
  wire \counter[12]_i_92_n_0 ;
  wire \counter[12]_i_93_n_0 ;
  wire \counter[12]_i_94_n_0 ;
  wire \counter[12]_i_95_n_0 ;
  wire [0:0]\counter_reg[0] ;
  wire [0:0]\counter_reg[0]_0 ;
  wire [28:0]\counter_reg[0]_1 ;
  wire \counter_reg[12]_i_19_n_0 ;
  wire \counter_reg[12]_i_19_n_1 ;
  wire \counter_reg[12]_i_19_n_2 ;
  wire \counter_reg[12]_i_19_n_3 ;
  wire \counter_reg[12]_i_24_n_2 ;
  wire \counter_reg[12]_i_24_n_3 ;
  wire \counter_reg[12]_i_25_n_0 ;
  wire \counter_reg[12]_i_25_n_1 ;
  wire \counter_reg[12]_i_25_n_2 ;
  wire \counter_reg[12]_i_25_n_3 ;
  wire \counter_reg[12]_i_26_n_0 ;
  wire \counter_reg[12]_i_26_n_1 ;
  wire \counter_reg[12]_i_26_n_2 ;
  wire \counter_reg[12]_i_26_n_3 ;
  wire \counter_reg[12]_i_37_n_0 ;
  wire \counter_reg[12]_i_37_n_1 ;
  wire \counter_reg[12]_i_37_n_2 ;
  wire \counter_reg[12]_i_37_n_3 ;
  wire \counter_reg[12]_i_38_n_0 ;
  wire \counter_reg[12]_i_38_n_1 ;
  wire \counter_reg[12]_i_38_n_2 ;
  wire \counter_reg[12]_i_38_n_3 ;
  wire \counter_reg[12]_i_39_n_0 ;
  wire \counter_reg[12]_i_39_n_1 ;
  wire \counter_reg[12]_i_39_n_2 ;
  wire \counter_reg[12]_i_39_n_3 ;
  wire \counter_reg[12]_i_4_n_2 ;
  wire \counter_reg[12]_i_4_n_3 ;
  wire \counter_reg[12]_i_69_n_0 ;
  wire \counter_reg[12]_i_69_n_1 ;
  wire \counter_reg[12]_i_69_n_2 ;
  wire \counter_reg[12]_i_69_n_3 ;
  wire \counter_reg[12]_i_70_n_0 ;
  wire \counter_reg[12]_i_70_n_1 ;
  wire \counter_reg[12]_i_70_n_2 ;
  wire \counter_reg[12]_i_70_n_3 ;
  wire \counter_reg[12]_i_96 ;
  wire \counter_reg[12]_i_9_n_0 ;
  wire \counter_reg[12]_i_9_n_1 ;
  wire \counter_reg[12]_i_9_n_2 ;
  wire \counter_reg[12]_i_9_n_3 ;
  wire fdct_fifo_rd;
  wire fifo_almost_full_i_i_137_n_0;
  wire fifo_almost_full_i_i_138_n_0;
  wire fifo_almost_full_i_i_139_n_0;
  wire fifo_almost_full_i_i_146_n_0;
  wire fifo_almost_full_i_i_147_n_0;
  wire fifo_almost_full_i_i_148_n_0;
  wire fifo_almost_full_i_i_149_n_0;
  wire fifo_almost_full_i_i_155_n_0;
  wire fifo_almost_full_i_i_156_n_0;
  wire fifo_almost_full_i_i_157_n_0;
  wire fifo_almost_full_i_i_158_n_0;
  wire fifo_almost_full_i_i_160_n_0;
  wire fifo_almost_full_i_i_161_n_0;
  wire fifo_almost_full_i_i_162_n_0;
  wire fifo_almost_full_i_i_163_n_0;
  wire fifo_almost_full_i_i_164_n_0;
  wire fifo_almost_full_i_i_165_n_0;
  wire fifo_almost_full_i_i_166_n_0;
  wire fifo_almost_full_i_i_167_n_0;
  wire [3:0]fifo_almost_full_i_reg;
  wire [3:0]fifo_almost_full_i_reg_0;
  wire [3:0]fifo_almost_full_i_reg_1;
  wire [3:0]fifo_almost_full_i_reg_2;
  wire [3:0]fifo_almost_full_i_reg_3;
  wire [3:0]fifo_almost_full_i_reg_4;
  wire [3:0]fifo_almost_full_i_reg_5;
  wire fifo_almost_full_i_reg_i_130_n_0;
  wire fifo_almost_full_i_reg_i_130_n_1;
  wire fifo_almost_full_i_reg_i_130_n_2;
  wire fifo_almost_full_i_reg_i_130_n_3;
  wire fifo_almost_full_i_reg_i_136_n_0;
  wire fifo_almost_full_i_reg_i_136_n_1;
  wire fifo_almost_full_i_reg_i_136_n_2;
  wire fifo_almost_full_i_reg_i_136_n_3;
  wire fifo_almost_full_i_reg_i_145_n_0;
  wire fifo_almost_full_i_reg_i_145_n_1;
  wire fifo_almost_full_i_reg_i_145_n_2;
  wire fifo_almost_full_i_reg_i_145_n_3;
  wire fifo_almost_full_i_reg_i_154_n_0;
  wire fifo_almost_full_i_reg_i_154_n_1;
  wire fifo_almost_full_i_reg_i_154_n_2;
  wire fifo_almost_full_i_reg_i_154_n_3;
  wire fifo_almost_full_i_reg_i_159_n_0;
  wire fifo_almost_full_i_reg_i_159_n_1;
  wire fifo_almost_full_i_reg_i_159_n_2;
  wire fifo_almost_full_i_reg_i_159_n_3;
  wire fifo_almost_full_i_reg_i_34_n_1;
  wire fifo_almost_full_i_reg_i_34_n_2;
  wire fifo_almost_full_i_reg_i_34_n_3;
  wire fifo_almost_full_i_reg_i_64_n_0;
  wire fifo_almost_full_i_reg_i_64_n_1;
  wire fifo_almost_full_i_reg_i_64_n_2;
  wire fifo_almost_full_i_reg_i_64_n_3;
  wire fifo_almost_full_i_reg_i_99_n_0;
  wire fifo_almost_full_i_reg_i_99_n_1;
  wire fifo_almost_full_i_reg_i_99_n_2;
  wire fifo_almost_full_i_reg_i_99_n_3;
  wire [1:0]\image_size_reg_reg[15] ;
  wire [3:0]\image_size_reg_reg[27] ;
  wire [1:0]\image_size_reg_reg[31] ;
  wire [15:0]img_size_x;
  wire [15:0]img_size_y;
  wire init_table_rd_reg;
  wire init_table_wr_reg;
  wire iram_wren;
  wire [2:1]minusOp;
  wire multOp_n_100;
  wire multOp_n_101;
  wire multOp_n_102;
  wire multOp_n_103;
  wire multOp_n_104;
  wire multOp_n_105;
  wire multOp_n_74;
  wire multOp_n_75;
  wire multOp_n_76;
  wire multOp_n_77;
  wire multOp_n_78;
  wire multOp_n_79;
  wire multOp_n_80;
  wire multOp_n_81;
  wire multOp_n_82;
  wire multOp_n_83;
  wire multOp_n_84;
  wire multOp_n_85;
  wire multOp_n_86;
  wire multOp_n_87;
  wire multOp_n_88;
  wire multOp_n_89;
  wire multOp_n_90;
  wire multOp_n_91;
  wire multOp_n_92;
  wire multOp_n_93;
  wire multOp_n_94;
  wire multOp_n_95;
  wire multOp_n_96;
  wire multOp_n_97;
  wire multOp_n_98;
  wire multOp_n_99;
  wire neqOp_carry__0_n_3;
  wire neqOp_carry_n_0;
  wire neqOp_carry_n_1;
  wire neqOp_carry_n_2;
  wire neqOp_carry_n_3;
  wire \neqOp_inferred__0/i__carry__0_n_3 ;
  wire \neqOp_inferred__0/i__carry_n_0 ;
  wire \neqOp_inferred__0/i__carry_n_1 ;
  wire \neqOp_inferred__0/i__carry_n_2 ;
  wire \neqOp_inferred__0/i__carry_n_3 ;
  wire \rd_counter_reg[2] ;
  wire [16:0]rd_counter_total_reg;
  wire [2:0]\rd_counter_total_reg[11] ;
  wire [3:0]\rd_counter_total_reg[11]_0 ;
  wire [3:0]\rd_counter_total_reg[15] ;
  wire [2:0]\rd_counter_total_reg[18] ;
  wire [3:0]\rd_counter_total_reg[23] ;
  wire [2:0]\rd_counter_total_reg[30] ;
  wire [0:0]\rd_mod_reg[15] ;
  wire [30:0]result;
  wire sof_reg_rep;
  wire sof_reg_rep__0;
  wire [18:0]threshold;
  wire [0:0]\threshold_reg[18]_0 ;
  wire [15:0]\threshold_reg[18]_1 ;
  wire [15:0]\threshold_reg[18]_2 ;
  wire \wr_counter_reg[1] ;
  wire [2:0]wr_counter_total_reg;
  wire [2:0]\wr_counter_total_reg[11] ;
  wire [3:0]\wr_counter_total_reg[23] ;
  wire [2:0]\wr_counter_total_reg[30] ;
  wire [0:0]\wr_mod_reg[15] ;
  wire [3:0]\NLW_counter2_reg[12]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_counter2_reg[12]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_counter2_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter2_reg[12]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[12]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_counter_reg[12]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[12]_i_24_O_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[12]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_counter_reg[12]_i_9_O_UNCONNECTED ;
  wire [3:3]NLW_fifo_almost_full_i_reg_i_34_CO_UNCONNECTED;
  wire NLW_multOp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_multOp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_multOp_OVERFLOW_UNCONNECTED;
  wire NLW_multOp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_multOp_PATTERNDETECT_UNCONNECTED;
  wire NLW_multOp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_multOp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_multOp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_multOp_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_multOp_P_UNCONNECTED;
  wire [47:0]NLW_multOp_PCOUT_UNCONNECTED;
  wire [3:0]NLW_neqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_neqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_neqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_neqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_neqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__0/i__carry__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FF00F000F800F0)) 
    \counter2[12]_i_1 
       (.I0(\rd_counter_reg[2] ),
        .I1(\rd_mod_reg[15] ),
        .I2(sof_reg_rep),
        .I3(init_table_rd_reg),
        .I4(fdct_fifo_rd),
        .I5(\counter2_reg[0]_0 ),
        .O(\counter2_reg[0] ));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    \counter2[12]_i_26 
       (.I0(minusOp[2]),
        .I1(rd_counter_total_reg[2]),
        .I2(minusOp[1]),
        .I3(rd_counter_total_reg[1]),
        .I4(rd_counter_total_reg[0]),
        .I5(result[0]),
        .O(\counter2[12]_i_26_n_0 ));
  CARRY4 \counter2_reg[12]_i_10 
       (.CI(\counter2_reg[12]_i_18_n_0 ),
        .CO({\counter2_reg[12]_i_10_n_0 ,\counter2_reg[12]_i_10_n_1 ,\counter2_reg[12]_i_10_n_2 ,\counter2_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter2_reg[12]_i_10_O_UNCONNECTED [3:0]),
        .S(\rd_counter_total_reg[23] ));
  CARRY4 \counter2_reg[12]_i_18 
       (.CI(1'b0),
        .CO({\counter2_reg[12]_i_18_n_0 ,\counter2_reg[12]_i_18_n_1 ,\counter2_reg[12]_i_18_n_2 ,\counter2_reg[12]_i_18_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter2_reg[12]_i_18_O_UNCONNECTED [3:0]),
        .S({\rd_counter_total_reg[11] ,\counter2[12]_i_26_n_0 }));
  CARRY4 \counter2_reg[12]_i_5 
       (.CI(\counter2_reg[12]_i_10_n_0 ),
        .CO({\NLW_counter2_reg[12]_i_5_CO_UNCONNECTED [3],\counter2_reg[0]_0 ,\counter2_reg[12]_i_5_n_2 ,\counter2_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter2_reg[12]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\rd_counter_total_reg[30] }));
  LUT6 #(
    .INIT(64'h00FF00F000F800F0)) 
    \counter[12]_i_1 
       (.I0(\wr_counter_reg[1] ),
        .I1(\wr_mod_reg[15] ),
        .I2(sof_reg_rep__0),
        .I3(init_table_wr_reg),
        .I4(iram_wren),
        .I5(\counter_reg[0]_0 ),
        .O(\counter_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_100 
       (.I0(multOp_n_100),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_101 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_97),
        .O(\counter[12]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_102 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_98),
        .O(\counter[12]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_103 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_99),
        .O(\counter[12]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_104 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_100),
        .O(\counter[12]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_105 
       (.I0(multOp_n_101),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_106 
       (.I0(multOp_n_102),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_107 
       (.I0(multOp_n_103),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_108 
       (.I0(multOp_n_104),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_109 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_101),
        .O(\counter[12]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_110 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_102),
        .O(\counter[12]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_111 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_103),
        .O(\counter[12]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_112 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_104),
        .O(\counter[12]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    \counter[12]_i_36 
       (.I0(minusOp[2]),
        .I1(wr_counter_total_reg[2]),
        .I2(minusOp[1]),
        .I3(wr_counter_total_reg[1]),
        .I4(wr_counter_total_reg[0]),
        .I5(result[0]),
        .O(\counter[12]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_40 
       (.I0(multOp_n_75),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_41 
       (.I0(multOp_n_76),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[29]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_42 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_74),
        .O(\counter[12]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_43 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_75),
        .O(\counter[12]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_44 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_76),
        .O(\counter[12]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_45 
       (.I0(multOp_n_77),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_46 
       (.I0(multOp_n_78),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_47 
       (.I0(multOp_n_79),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_48 
       (.I0(multOp_n_80),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[25]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_49 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_77),
        .O(\counter[12]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_50 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_78),
        .O(\counter[12]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_51 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_79),
        .O(\counter[12]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_52 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_80),
        .O(\counter[12]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_53 
       (.I0(multOp_n_81),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_54 
       (.I0(multOp_n_82),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_55 
       (.I0(multOp_n_83),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_56 
       (.I0(multOp_n_84),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[21]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_57 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_81),
        .O(\counter[12]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_58 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_82),
        .O(\counter[12]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_59 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_83),
        .O(\counter[12]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_60 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_84),
        .O(\counter[12]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_71 
       (.I0(multOp_n_105),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_72 
       (.I0(multOp_n_85),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_73 
       (.I0(multOp_n_86),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_74 
       (.I0(multOp_n_87),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_75 
       (.I0(multOp_n_88),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[17]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_76 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_85),
        .O(\counter[12]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_77 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_86),
        .O(\counter[12]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_78 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_87),
        .O(\counter[12]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_79 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_88),
        .O(\counter[12]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_80 
       (.I0(multOp_n_89),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_81 
       (.I0(multOp_n_90),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_82 
       (.I0(multOp_n_91),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_83 
       (.I0(multOp_n_92),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[13]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_84 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_89),
        .O(\counter[12]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_85 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_90),
        .O(\counter[12]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_86 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_91),
        .O(\counter[12]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_87 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_92),
        .O(\counter[12]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_88 
       (.I0(multOp_n_93),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_89 
       (.I0(multOp_n_94),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_90 
       (.I0(multOp_n_95),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_91 
       (.I0(multOp_n_96),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[9]));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_92 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_93),
        .O(\counter[12]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_93 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_94),
        .O(\counter[12]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_94 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_95),
        .O(\counter[12]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \counter[12]_i_95 
       (.I0(\counter_reg[12]_i_96 ),
        .I1(multOp_n_96),
        .O(\counter[12]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_97 
       (.I0(multOp_n_97),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_98 
       (.I0(multOp_n_98),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[12]_i_99 
       (.I0(multOp_n_99),
        .I1(\counter_reg[12]_i_96 ),
        .O(result[6]));
  CARRY4 \counter_reg[12]_i_19 
       (.CI(1'b0),
        .CO({\counter_reg[12]_i_19_n_0 ,\counter_reg[12]_i_19_n_1 ,\counter_reg[12]_i_19_n_2 ,\counter_reg[12]_i_19_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter_reg[12]_i_19_O_UNCONNECTED [3:0]),
        .S({\wr_counter_total_reg[11] ,\counter[12]_i_36_n_0 }));
  CARRY4 \counter_reg[12]_i_24 
       (.CI(\counter_reg[12]_i_25_n_0 ),
        .CO({\NLW_counter_reg[12]_i_24_CO_UNCONNECTED [3:2],\counter_reg[12]_i_24_n_2 ,\counter_reg[12]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,result[30:29]}),
        .O({\NLW_counter_reg[12]_i_24_O_UNCONNECTED [3],\counter_reg[0]_1 [28:26]}),
        .S({1'b0,\counter[12]_i_42_n_0 ,\counter[12]_i_43_n_0 ,\counter[12]_i_44_n_0 }));
  CARRY4 \counter_reg[12]_i_25 
       (.CI(\counter_reg[12]_i_26_n_0 ),
        .CO({\counter_reg[12]_i_25_n_0 ,\counter_reg[12]_i_25_n_1 ,\counter_reg[12]_i_25_n_2 ,\counter_reg[12]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI(result[28:25]),
        .O(\counter_reg[0]_1 [25:22]),
        .S({\counter[12]_i_49_n_0 ,\counter[12]_i_50_n_0 ,\counter[12]_i_51_n_0 ,\counter[12]_i_52_n_0 }));
  CARRY4 \counter_reg[12]_i_26 
       (.CI(\counter_reg[12]_i_37_n_0 ),
        .CO({\counter_reg[12]_i_26_n_0 ,\counter_reg[12]_i_26_n_1 ,\counter_reg[12]_i_26_n_2 ,\counter_reg[12]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(result[24:21]),
        .O(\counter_reg[0]_1 [21:18]),
        .S({\counter[12]_i_57_n_0 ,\counter[12]_i_58_n_0 ,\counter[12]_i_59_n_0 ,\counter[12]_i_60_n_0 }));
  CARRY4 \counter_reg[12]_i_37 
       (.CI(\counter_reg[12]_i_38_n_0 ),
        .CO({\counter_reg[12]_i_37_n_0 ,\counter_reg[12]_i_37_n_1 ,\counter_reg[12]_i_37_n_2 ,\counter_reg[12]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI(result[20:17]),
        .O(\counter_reg[0]_1 [17:14]),
        .S({\counter[12]_i_76_n_0 ,\counter[12]_i_77_n_0 ,\counter[12]_i_78_n_0 ,\counter[12]_i_79_n_0 }));
  CARRY4 \counter_reg[12]_i_38 
       (.CI(\counter_reg[12]_i_39_n_0 ),
        .CO({\counter_reg[12]_i_38_n_0 ,\counter_reg[12]_i_38_n_1 ,\counter_reg[12]_i_38_n_2 ,\counter_reg[12]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(result[16:13]),
        .O(\counter_reg[0]_1 [13:10]),
        .S({\counter[12]_i_84_n_0 ,\counter[12]_i_85_n_0 ,\counter[12]_i_86_n_0 ,\counter[12]_i_87_n_0 }));
  CARRY4 \counter_reg[12]_i_39 
       (.CI(\counter_reg[12]_i_69_n_0 ),
        .CO({\counter_reg[12]_i_39_n_0 ,\counter_reg[12]_i_39_n_1 ,\counter_reg[12]_i_39_n_2 ,\counter_reg[12]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI(result[12:9]),
        .O(\counter_reg[0]_1 [9:6]),
        .S({\counter[12]_i_92_n_0 ,\counter[12]_i_93_n_0 ,\counter[12]_i_94_n_0 ,\counter[12]_i_95_n_0 }));
  CARRY4 \counter_reg[12]_i_4 
       (.CI(\counter_reg[12]_i_9_n_0 ),
        .CO({\NLW_counter_reg[12]_i_4_CO_UNCONNECTED [3],\counter_reg[0]_0 ,\counter_reg[12]_i_4_n_2 ,\counter_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter_reg[12]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\wr_counter_total_reg[30] }));
  CARRY4 \counter_reg[12]_i_69 
       (.CI(\counter_reg[12]_i_70_n_0 ),
        .CO({\counter_reg[12]_i_69_n_0 ,\counter_reg[12]_i_69_n_1 ,\counter_reg[12]_i_69_n_2 ,\counter_reg[12]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI(result[8:5]),
        .O(\counter_reg[0]_1 [5:2]),
        .S({\counter[12]_i_101_n_0 ,\counter[12]_i_102_n_0 ,\counter[12]_i_103_n_0 ,\counter[12]_i_104_n_0 }));
  CARRY4 \counter_reg[12]_i_70 
       (.CI(1'b0),
        .CO({\counter_reg[12]_i_70_n_0 ,\counter_reg[12]_i_70_n_1 ,\counter_reg[12]_i_70_n_2 ,\counter_reg[12]_i_70_n_3 }),
        .CYINIT(result[0]),
        .DI(result[4:1]),
        .O({\counter_reg[0]_1 [1:0],minusOp}),
        .S({\counter[12]_i_109_n_0 ,\counter[12]_i_110_n_0 ,\counter[12]_i_111_n_0 ,\counter[12]_i_112_n_0 }));
  CARRY4 \counter_reg[12]_i_9 
       (.CI(\counter_reg[12]_i_19_n_0 ),
        .CO({\counter_reg[12]_i_9_n_0 ,\counter_reg[12]_i_9_n_1 ,\counter_reg[12]_i_9_n_2 ,\counter_reg[12]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_counter_reg[12]_i_9_O_UNCONNECTED [3:0]),
        .S(\wr_counter_total_reg[23] ));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_137
       (.I0(\rd_counter_total_reg[18] [2]),
        .I1(threshold[18]),
        .O(fifo_almost_full_i_i_137_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_138
       (.I0(\rd_counter_total_reg[18] [1]),
        .I1(threshold[17]),
        .O(fifo_almost_full_i_i_138_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_139
       (.I0(\rd_counter_total_reg[18] [0]),
        .I1(threshold[16]),
        .O(fifo_almost_full_i_i_139_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_146
       (.I0(\rd_counter_total_reg[15] [3]),
        .I1(threshold[15]),
        .O(fifo_almost_full_i_i_146_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_147
       (.I0(\rd_counter_total_reg[15] [2]),
        .I1(threshold[14]),
        .O(fifo_almost_full_i_i_147_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_148
       (.I0(\rd_counter_total_reg[15] [1]),
        .I1(threshold[13]),
        .O(fifo_almost_full_i_i_148_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_149
       (.I0(\rd_counter_total_reg[15] [0]),
        .I1(threshold[12]),
        .O(fifo_almost_full_i_i_149_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_155
       (.I0(\rd_counter_total_reg[11]_0 [3]),
        .I1(threshold[11]),
        .O(fifo_almost_full_i_i_155_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_156
       (.I0(\rd_counter_total_reg[11]_0 [2]),
        .I1(threshold[10]),
        .O(fifo_almost_full_i_i_156_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_157
       (.I0(\rd_counter_total_reg[11]_0 [1]),
        .I1(threshold[9]),
        .O(fifo_almost_full_i_i_157_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_158
       (.I0(\rd_counter_total_reg[11]_0 [0]),
        .I1(threshold[8]),
        .O(fifo_almost_full_i_i_158_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_160
       (.I0(DI[3]),
        .I1(threshold[7]),
        .O(fifo_almost_full_i_i_160_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_161
       (.I0(DI[2]),
        .I1(threshold[6]),
        .O(fifo_almost_full_i_i_161_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_162
       (.I0(DI[1]),
        .I1(threshold[5]),
        .O(fifo_almost_full_i_i_162_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_163
       (.I0(DI[0]),
        .I1(threshold[4]),
        .O(fifo_almost_full_i_i_163_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_164
       (.I0(rd_counter_total_reg[3]),
        .I1(threshold[3]),
        .O(fifo_almost_full_i_i_164_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_165
       (.I0(rd_counter_total_reg[2]),
        .I1(threshold[2]),
        .O(fifo_almost_full_i_i_165_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_166
       (.I0(rd_counter_total_reg[1]),
        .I1(threshold[1]),
        .O(fifo_almost_full_i_i_166_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    fifo_almost_full_i_i_167
       (.I0(rd_counter_total_reg[0]),
        .I1(threshold[0]),
        .O(fifo_almost_full_i_i_167_n_0));
  CARRY4 fifo_almost_full_i_reg_i_130
       (.CI(fifo_almost_full_i_reg_i_136_n_0),
        .CO({fifo_almost_full_i_reg_i_130_n_0,fifo_almost_full_i_reg_i_130_n_1,fifo_almost_full_i_reg_i_130_n_2,fifo_almost_full_i_reg_i_130_n_3}),
        .CYINIT(1'b0),
        .DI({rd_counter_total_reg[4],\rd_counter_total_reg[18] }),
        .O(fifo_almost_full_i_reg_2),
        .S({rd_counter_total_reg[4],fifo_almost_full_i_i_137_n_0,fifo_almost_full_i_i_138_n_0,fifo_almost_full_i_i_139_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_136
       (.CI(fifo_almost_full_i_reg_i_145_n_0),
        .CO({fifo_almost_full_i_reg_i_136_n_0,fifo_almost_full_i_reg_i_136_n_1,fifo_almost_full_i_reg_i_136_n_2,fifo_almost_full_i_reg_i_136_n_3}),
        .CYINIT(1'b0),
        .DI(\rd_counter_total_reg[15] ),
        .O(fifo_almost_full_i_reg_1),
        .S({fifo_almost_full_i_i_146_n_0,fifo_almost_full_i_i_147_n_0,fifo_almost_full_i_i_148_n_0,fifo_almost_full_i_i_149_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_145
       (.CI(fifo_almost_full_i_reg_i_154_n_0),
        .CO({fifo_almost_full_i_reg_i_145_n_0,fifo_almost_full_i_reg_i_145_n_1,fifo_almost_full_i_reg_i_145_n_2,fifo_almost_full_i_reg_i_145_n_3}),
        .CYINIT(1'b0),
        .DI(\rd_counter_total_reg[11]_0 ),
        .O(fifo_almost_full_i_reg_0),
        .S({fifo_almost_full_i_i_155_n_0,fifo_almost_full_i_i_156_n_0,fifo_almost_full_i_i_157_n_0,fifo_almost_full_i_i_158_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_154
       (.CI(fifo_almost_full_i_reg_i_159_n_0),
        .CO({fifo_almost_full_i_reg_i_154_n_0,fifo_almost_full_i_reg_i_154_n_1,fifo_almost_full_i_reg_i_154_n_2,fifo_almost_full_i_reg_i_154_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(fifo_almost_full_i_reg),
        .S({fifo_almost_full_i_i_160_n_0,fifo_almost_full_i_i_161_n_0,fifo_almost_full_i_i_162_n_0,fifo_almost_full_i_i_163_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_159
       (.CI(1'b0),
        .CO({fifo_almost_full_i_reg_i_159_n_0,fifo_almost_full_i_reg_i_159_n_1,fifo_almost_full_i_reg_i_159_n_2,fifo_almost_full_i_reg_i_159_n_3}),
        .CYINIT(1'b0),
        .DI(rd_counter_total_reg[3:0]),
        .O(O),
        .S({fifo_almost_full_i_i_164_n_0,fifo_almost_full_i_i_165_n_0,fifo_almost_full_i_i_166_n_0,fifo_almost_full_i_i_167_n_0}));
  CARRY4 fifo_almost_full_i_reg_i_34
       (.CI(fifo_almost_full_i_reg_i_64_n_0),
        .CO({NLW_fifo_almost_full_i_reg_i_34_CO_UNCONNECTED[3],fifo_almost_full_i_reg_i_34_n_1,fifo_almost_full_i_reg_i_34_n_2,fifo_almost_full_i_reg_i_34_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rd_counter_total_reg[15:13]}),
        .O(fifo_almost_full_i_reg_5),
        .S(rd_counter_total_reg[16:13]));
  CARRY4 fifo_almost_full_i_reg_i_64
       (.CI(fifo_almost_full_i_reg_i_99_n_0),
        .CO({fifo_almost_full_i_reg_i_64_n_0,fifo_almost_full_i_reg_i_64_n_1,fifo_almost_full_i_reg_i_64_n_2,fifo_almost_full_i_reg_i_64_n_3}),
        .CYINIT(1'b0),
        .DI(rd_counter_total_reg[12:9]),
        .O(fifo_almost_full_i_reg_4),
        .S(rd_counter_total_reg[12:9]));
  CARRY4 fifo_almost_full_i_reg_i_99
       (.CI(fifo_almost_full_i_reg_i_130_n_0),
        .CO({fifo_almost_full_i_reg_i_99_n_0,fifo_almost_full_i_reg_i_99_n_1,fifo_almost_full_i_reg_i_99_n_2,fifo_almost_full_i_reg_i_99_n_3}),
        .CYINIT(1'b0),
        .DI(rd_counter_total_reg[8:5]),
        .O(fifo_almost_full_i_reg_3),
        .S(rd_counter_total_reg[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_size_x}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_multOp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,img_size_y}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_multOp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_multOp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_multOp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_multOp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_multOp_OVERFLOW_UNCONNECTED),
        .P({NLW_multOp_P_UNCONNECTED[47:32],multOp_n_74,multOp_n_75,multOp_n_76,multOp_n_77,multOp_n_78,multOp_n_79,multOp_n_80,multOp_n_81,multOp_n_82,multOp_n_83,multOp_n_84,multOp_n_85,multOp_n_86,multOp_n_87,multOp_n_88,multOp_n_89,multOp_n_90,multOp_n_91,multOp_n_92,multOp_n_93,multOp_n_94,multOp_n_95,multOp_n_96,multOp_n_97,multOp_n_98,multOp_n_99,multOp_n_100,multOp_n_101,multOp_n_102,multOp_n_103,multOp_n_104,multOp_n_105}),
        .PATTERNBDETECT(NLW_multOp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_multOp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_multOp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_multOp_UNDERFLOW_UNCONNECTED));
  CARRY4 neqOp_carry
       (.CI(1'b0),
        .CO({neqOp_carry_n_0,neqOp_carry_n_1,neqOp_carry_n_2,neqOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_neqOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 neqOp_carry__0
       (.CI(neqOp_carry_n_0),
        .CO({NLW_neqOp_carry__0_CO_UNCONNECTED[3:2],CO,neqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_neqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\image_size_reg_reg[15] }));
  CARRY4 \neqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\neqOp_inferred__0/i__carry_n_0 ,\neqOp_inferred__0/i__carry_n_1 ,\neqOp_inferred__0/i__carry_n_2 ,\neqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\image_size_reg_reg[27] ));
  CARRY4 \neqOp_inferred__0/i__carry__0 
       (.CI(\neqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_neqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\threshold_reg[18]_0 ,\neqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\image_size_reg_reg[31] }));
  FDCE \prev_x_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[0]),
        .Q(\threshold_reg[18]_2 [0]));
  FDCE \prev_x_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[10]),
        .Q(\threshold_reg[18]_2 [10]));
  FDCE \prev_x_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[11]),
        .Q(\threshold_reg[18]_2 [11]));
  FDCE \prev_x_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[12]),
        .Q(\threshold_reg[18]_2 [12]));
  FDCE \prev_x_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[13]),
        .Q(\threshold_reg[18]_2 [13]));
  FDCE \prev_x_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[14]),
        .Q(\threshold_reg[18]_2 [14]));
  FDCE \prev_x_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[15]),
        .Q(\threshold_reg[18]_2 [15]));
  FDCE \prev_x_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[1]),
        .Q(\threshold_reg[18]_2 [1]));
  FDCE \prev_x_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[2]),
        .Q(\threshold_reg[18]_2 [2]));
  FDCE \prev_x_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[3]),
        .Q(\threshold_reg[18]_2 [3]));
  FDCE \prev_x_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[4]),
        .Q(\threshold_reg[18]_2 [4]));
  FDCE \prev_x_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[5]),
        .Q(\threshold_reg[18]_2 [5]));
  FDCE \prev_x_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[6]),
        .Q(\threshold_reg[18]_2 [6]));
  FDCE \prev_x_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[7]),
        .Q(\threshold_reg[18]_2 [7]));
  FDCE \prev_x_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[8]),
        .Q(\threshold_reg[18]_2 [8]));
  FDCE \prev_x_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_x[9]),
        .Q(\threshold_reg[18]_2 [9]));
  FDCE \prev_y_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[0]),
        .Q(\threshold_reg[18]_1 [0]));
  FDCE \prev_y_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[10]),
        .Q(\threshold_reg[18]_1 [10]));
  FDCE \prev_y_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[11]),
        .Q(\threshold_reg[18]_1 [11]));
  FDCE \prev_y_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[12]),
        .Q(\threshold_reg[18]_1 [12]));
  FDCE \prev_y_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[13]),
        .Q(\threshold_reg[18]_1 [13]));
  FDCE \prev_y_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[14]),
        .Q(\threshold_reg[18]_1 [14]));
  FDCE \prev_y_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[15]),
        .Q(\threshold_reg[18]_1 [15]));
  FDCE \prev_y_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[1]),
        .Q(\threshold_reg[18]_1 [1]));
  FDCE \prev_y_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[2]),
        .Q(\threshold_reg[18]_1 [2]));
  FDCE \prev_y_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[3]),
        .Q(\threshold_reg[18]_1 [3]));
  FDCE \prev_y_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[4]),
        .Q(\threshold_reg[18]_1 [4]));
  FDCE \prev_y_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[5]),
        .Q(\threshold_reg[18]_1 [5]));
  FDCE \prev_y_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[6]),
        .Q(\threshold_reg[18]_1 [6]));
  FDCE \prev_y_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[7]),
        .Q(\threshold_reg[18]_1 [7]));
  FDCE \prev_y_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[8]),
        .Q(\threshold_reg[18]_1 [8]));
  FDCE \prev_y_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(img_size_y[9]),
        .Q(\threshold_reg[18]_1 [9]));
  FDCE \threshold_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[0]),
        .Q(threshold[0]));
  FDCE \threshold_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[10]),
        .Q(threshold[10]));
  FDCE \threshold_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[11]),
        .Q(threshold[11]));
  FDCE \threshold_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[12]),
        .Q(threshold[12]));
  FDCE \threshold_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[13]),
        .Q(threshold[13]));
  FDCE \threshold_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[14]),
        .Q(threshold[14]));
  FDCE \threshold_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[15]),
        .Q(threshold[15]));
  FDCE \threshold_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[16]),
        .Q(threshold[16]));
  FDCE \threshold_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[17]),
        .Q(threshold[17]));
  FDCE \threshold_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[18]),
        .Q(threshold[18]));
  FDCE \threshold_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[1]),
        .Q(threshold[1]));
  FDCE \threshold_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[2]),
        .Q(threshold[2]));
  FDCE \threshold_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[3]),
        .Q(threshold[3]));
  FDCE \threshold_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[4]),
        .Q(threshold[4]));
  FDCE \threshold_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[5]),
        .Q(threshold[5]));
  FDCE \threshold_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[6]),
        .Q(threshold[6]));
  FDCE \threshold_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[7]),
        .Q(threshold[7]));
  FDCE \threshold_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[8]),
        .Q(threshold[8]));
  FDCE \threshold_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[9]),
        .Q(threshold[9]));
endmodule

module design_1_JpegEnc_0_0_quantizer
   (mem_reg,
    D,
    ready_pb_reg,
    mem_reg_0,
    RST,
    CLK,
    E,
    qwren,
    \qaddr_reg[6] ,
    \qdata_reg[7] ,
    mem_reg_1,
    \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ,
    Q,
    round_reg_i_2,
    \wr_cnt_reg[1] ,
    \wr_cnt_reg[0] ,
    mem_reg_2);
  output mem_reg;
  output [5:0]D;
  output ready_pb_reg;
  output [11:0]mem_reg_0;
  input RST;
  input CLK;
  input [0:0]E;
  input qwren;
  input [6:0]\qaddr_reg[6] ;
  input [7:0]\qdata_reg[7] ;
  input [1:0]mem_reg_1;
  input \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ;
  input [5:0]Q;
  input round_reg_i_2;
  input \wr_cnt_reg[1] ;
  input \wr_cnt_reg[0] ;
  input [10:0]mem_reg_2;

  wire CLK;
  wire [5:0]D;
  wire [0:0]E;
  wire \G_REG_SM[3].Reg_reg[3][cmp_idx][1] ;
  wire [5:0]Q;
  wire RST;
  wire mem_reg;
  wire [11:0]mem_reg_0;
  wire [1:0]mem_reg_1;
  wire [10:0]mem_reg_2;
  wire [5:0]p_0_in;
  wire \pipeline_reg_reg[2]_srl3___U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_1_n_0 ;
  wire \pipeline_reg_reg[3]_U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_2_n_0 ;
  wire pipeline_reg_reg_gate_n_0;
  wire pipeline_reg_reg_r_0_n_0;
  wire pipeline_reg_reg_r_1_n_0;
  wire pipeline_reg_reg_r_2_n_0;
  wire pipeline_reg_reg_r_n_0;
  wire [6:0]\qaddr_reg[6] ;
  wire [7:0]\qdata_reg[7] ;
  wire qwren;
  wire ready_pb_reg;
  wire [5:0]romaddr_s_reg__0;
  wire [7:0]romdatao_s;
  wire round_reg_i_2;
  wire table_select;
  wire \wr_cnt_reg[0] ;
  wire \wr_cnt_reg[1] ;

  design_1_JpegEnc_0_0_RAMZ__parameterized1 U_RAMQ
       (.ADDRBWRADDR({table_select,romaddr_s_reg__0}),
        .CLK(CLK),
        .DOBDO(romdatao_s),
        .\qaddr_reg[6] (\qaddr_reg[6] ),
        .\qdata_reg[7] (\qdata_reg[7] ),
        .qwren(qwren));
  (* srl_bus_name = "\U0/U_QUANT_TOP/U_quantizer/pipeline_reg_reg " *) 
  (* srl_name = "\U0/U_QUANT_TOP/U_quantizer/pipeline_reg_reg[2]_srl3___U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_1 " *) 
  SRL16E \pipeline_reg_reg[2]_srl3___U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(E),
        .Q(\pipeline_reg_reg[2]_srl3___U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_1_n_0 ));
  FDRE \pipeline_reg_reg[3]_U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_2 
       (.C(CLK),
        .CE(1'b1),
        .D(\pipeline_reg_reg[2]_srl3___U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_1_n_0 ),
        .Q(\pipeline_reg_reg[3]_U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \pipeline_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pipeline_reg_reg_gate_n_0),
        .Q(mem_reg),
        .R(RST));
  LUT2 #(
    .INIT(4'h8)) 
    pipeline_reg_reg_gate
       (.I0(\pipeline_reg_reg[3]_U0_U_QUANT_TOP_U_quantizer_pipeline_reg_reg_r_2_n_0 ),
        .I1(pipeline_reg_reg_r_2_n_0),
        .O(pipeline_reg_reg_gate_n_0));
  FDRE pipeline_reg_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipeline_reg_reg_r_n_0),
        .R(RST));
  FDRE pipeline_reg_reg_r_0
       (.C(CLK),
        .CE(1'b1),
        .D(pipeline_reg_reg_r_n_0),
        .Q(pipeline_reg_reg_r_0_n_0),
        .R(RST));
  FDRE pipeline_reg_reg_r_1
       (.C(CLK),
        .CE(1'b1),
        .D(pipeline_reg_reg_r_0_n_0),
        .Q(pipeline_reg_reg_r_1_n_0),
        .R(RST));
  FDRE pipeline_reg_reg_r_2
       (.C(CLK),
        .CE(1'b1),
        .D(pipeline_reg_reg_r_1_n_0),
        .Q(pipeline_reg_reg_r_2_n_0),
        .R(RST));
  design_1_JpegEnc_0_0_r_divider r_divider
       (.CLK(CLK),
        .DOBDO(romdatao_s),
        .RST(RST),
        .mem_reg(mem_reg_0),
        .mem_reg_0(mem_reg_1),
        .mem_reg_1(mem_reg_2),
        .round_reg_i_2(round_reg_i_2));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ready_pb_i_1__0
       (.I0(mem_reg),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\wr_cnt_reg[1] ),
        .O(ready_pb_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \romaddr_s[0]_i_1 
       (.I0(romaddr_s_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \romaddr_s[1]_i_1 
       (.I0(romaddr_s_reg__0[0]),
        .I1(romaddr_s_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \romaddr_s[2]_i_1 
       (.I0(romaddr_s_reg__0[0]),
        .I1(romaddr_s_reg__0[1]),
        .I2(romaddr_s_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \romaddr_s[3]_i_1 
       (.I0(romaddr_s_reg__0[1]),
        .I1(romaddr_s_reg__0[0]),
        .I2(romaddr_s_reg__0[2]),
        .I3(romaddr_s_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \romaddr_s[4]_i_1 
       (.I0(romaddr_s_reg__0[2]),
        .I1(romaddr_s_reg__0[0]),
        .I2(romaddr_s_reg__0[1]),
        .I3(romaddr_s_reg__0[3]),
        .I4(romaddr_s_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \romaddr_s[5]_i_1 
       (.I0(romaddr_s_reg__0[3]),
        .I1(romaddr_s_reg__0[1]),
        .I2(romaddr_s_reg__0[0]),
        .I3(romaddr_s_reg__0[2]),
        .I4(romaddr_s_reg__0[4]),
        .I5(romaddr_s_reg__0[5]),
        .O(p_0_in[5]));
  FDRE \romaddr_s_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(romaddr_s_reg__0[0]),
        .R(RST));
  FDRE \romaddr_s_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(romaddr_s_reg__0[1]),
        .R(RST));
  FDRE \romaddr_s_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(romaddr_s_reg__0[2]),
        .R(RST));
  FDRE \romaddr_s_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(romaddr_s_reg__0[3]),
        .R(RST));
  FDRE \romaddr_s_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[4]),
        .Q(romaddr_s_reg__0[4]),
        .R(RST));
  FDRE \romaddr_s_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[5]),
        .Q(romaddr_s_reg__0[5]),
        .R(RST));
  FDRE table_select_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\G_REG_SM[3].Reg_reg[3][cmp_idx][1] ),
        .Q(table_select),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cnt[0]_i_1__0 
       (.I0(mem_reg),
        .I1(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h60)) 
    \wr_cnt[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mem_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \wr_cnt[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(mem_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \wr_cnt[3]_i_1__1 
       (.I0(mem_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \wr_cnt[4]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(mem_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \wr_cnt[5]_i_2__1 
       (.I0(mem_reg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\wr_cnt_reg[0] ),
        .I5(Q[5]),
        .O(D[5]));
endmodule

module design_1_JpegEnc_0_0_r_divider
   (mem_reg,
    CLK,
    DOBDO,
    RST,
    mem_reg_0,
    round_reg_i_2,
    mem_reg_1);
  output [11:0]mem_reg;
  input CLK;
  input [7:0]DOBDO;
  input RST;
  input [1:0]mem_reg_0;
  input round_reg_i_2;
  input [10:0]mem_reg_1;

  wire CLK;
  wire [7:0]DOBDO;
  wire RST;
  wire U_ROMR_n_0;
  wire U_ROMR_n_1;
  wire U_ROMR_n_10;
  wire U_ROMR_n_11;
  wire U_ROMR_n_12;
  wire U_ROMR_n_13;
  wire U_ROMR_n_14;
  wire U_ROMR_n_15;
  wire U_ROMR_n_2;
  wire U_ROMR_n_3;
  wire U_ROMR_n_4;
  wire U_ROMR_n_5;
  wire U_ROMR_n_6;
  wire U_ROMR_n_7;
  wire U_ROMR_n_8;
  wire U_ROMR_n_9;
  wire [11:0]dividend_d1;
  wire [11:0]mem_reg;
  wire [1:0]mem_reg_0;
  wire [10:0]mem_reg_1;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire mult_out0_n_100;
  wire mult_out0_n_101;
  wire mult_out0_n_102;
  wire mult_out0_n_103;
  wire mult_out0_n_104;
  wire mult_out0_n_105;
  wire mult_out0_n_78;
  wire mult_out0_n_79;
  wire mult_out0_n_80;
  wire mult_out0_n_81;
  wire mult_out0_n_82;
  wire mult_out0_n_83;
  wire mult_out0_n_84;
  wire mult_out0_n_85;
  wire mult_out0_n_86;
  wire mult_out0_n_87;
  wire mult_out0_n_88;
  wire mult_out0_n_89;
  wire mult_out0_n_90;
  wire mult_out0_n_91;
  wire mult_out0_n_92;
  wire mult_out0_n_93;
  wire mult_out0_n_94;
  wire mult_out0_n_95;
  wire mult_out0_n_96;
  wire mult_out0_n_97;
  wire mult_out0_n_98;
  wire mult_out0_n_99;
  wire [11:0]mult_out_s;
  wire mult_out_s_carry__0_i_1_n_0;
  wire mult_out_s_carry__0_i_2_n_0;
  wire mult_out_s_carry__0_i_3_n_0;
  wire mult_out_s_carry__0_i_4_n_0;
  wire mult_out_s_carry__0_n_0;
  wire mult_out_s_carry__0_n_1;
  wire mult_out_s_carry__0_n_2;
  wire mult_out_s_carry__0_n_3;
  wire mult_out_s_carry__0_n_4;
  wire mult_out_s_carry__0_n_5;
  wire mult_out_s_carry__0_n_6;
  wire mult_out_s_carry__0_n_7;
  wire mult_out_s_carry__1_i_1_n_0;
  wire mult_out_s_carry__1_i_2_n_0;
  wire mult_out_s_carry__1_i_3_n_0;
  wire mult_out_s_carry__1_i_4_n_0;
  wire mult_out_s_carry__1_n_1;
  wire mult_out_s_carry__1_n_2;
  wire mult_out_s_carry__1_n_3;
  wire mult_out_s_carry__1_n_4;
  wire mult_out_s_carry__1_n_5;
  wire mult_out_s_carry__1_n_6;
  wire mult_out_s_carry__1_n_7;
  wire mult_out_s_carry_i_1_n_0;
  wire mult_out_s_carry_i_2_n_0;
  wire mult_out_s_carry_i_3_n_0;
  wire mult_out_s_carry_i_4_n_0;
  wire mult_out_s_carry_n_0;
  wire mult_out_s_carry_n_1;
  wire mult_out_s_carry_n_2;
  wire mult_out_s_carry_n_3;
  wire mult_out_s_carry_n_4;
  wire mult_out_s_carry_n_5;
  wire mult_out_s_carry_n_6;
  wire mult_out_s_carry_n_7;
  wire [11:1]plusOp;
  wire \q[0]_i_1_n_0 ;
  wire \q[10]_i_1_n_0 ;
  wire \q[11]_i_1_n_0 ;
  wire \q[1]_i_1_n_0 ;
  wire \q[2]_i_1_n_0 ;
  wire \q[3]_i_1_n_0 ;
  wire \q[4]_i_1_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[8]_i_1_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[11]_i_2_n_2 ;
  wire \q_reg[11]_i_2_n_3 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_2_n_1 ;
  wire \q_reg[4]_i_2_n_2 ;
  wire \q_reg[4]_i_2_n_3 ;
  wire \q_reg[8]_i_2_n_0 ;
  wire \q_reg[8]_i_2_n_1 ;
  wire \q_reg[8]_i_2_n_2 ;
  wire \q_reg[8]_i_2_n_3 ;
  wire round;
  wire round_i_1_n_0;
  wire round_reg_i_2;
  wire signbit_d1;
  wire signbit_d2;
  wire signbit_d3;
  wire [3:2]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_minusOp_carry__1_O_UNCONNECTED;
  wire NLW_mult_out0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_out0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_out0_OVERFLOW_UNCONNECTED;
  wire NLW_mult_out0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_out0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_out0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_out0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_out0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_out0_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mult_out0_P_UNCONNECTED;
  wire [47:0]NLW_mult_out0_PCOUT_UNCONNECTED;
  wire [3:3]NLW_mult_out_s_carry__1_CO_UNCONNECTED;
  wire [3:2]\NLW_q_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_q_reg[11]_i_2_O_UNCONNECTED ;

  design_1_JpegEnc_0_0_ROMR U_ROMR
       (.CLK(CLK),
        .DOADO({U_ROMR_n_0,U_ROMR_n_1,U_ROMR_n_2,U_ROMR_n_3,U_ROMR_n_4,U_ROMR_n_5,U_ROMR_n_6,U_ROMR_n_7,U_ROMR_n_8,U_ROMR_n_9,U_ROMR_n_10,U_ROMR_n_11,U_ROMR_n_12,U_ROMR_n_13,U_ROMR_n_14,U_ROMR_n_15}),
        .DOBDO(DOBDO));
  FDCE \dividend_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_0[0]),
        .Q(dividend_d1[0]));
  FDCE \dividend_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[9]),
        .Q(dividend_d1[10]));
  FDCE \dividend_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[10]),
        .Q(dividend_d1[11]));
  FDCE \dividend_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[0]),
        .Q(dividend_d1[1]));
  FDCE \dividend_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[1]),
        .Q(dividend_d1[2]));
  FDCE \dividend_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[2]),
        .Q(dividend_d1[3]));
  FDCE \dividend_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[3]),
        .Q(dividend_d1[4]));
  FDCE \dividend_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[4]),
        .Q(dividend_d1[5]));
  FDCE \dividend_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[5]),
        .Q(dividend_d1[6]));
  FDCE \dividend_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[6]),
        .Q(dividend_d1[7]));
  FDCE \dividend_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[7]),
        .Q(dividend_d1[8]));
  FDCE \dividend_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_1[8]),
        .Q(dividend_d1[9]));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(mult_out_s[0]),
        .DI(mult_out_s[4:1]),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mult_out_s[8:5]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(mult_out_s[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(mult_out_s[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(mult_out_s[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(mult_out_s[5]),
        .O(minusOp_carry__0_i_4_n_0));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3:2],minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mult_out_s[10:9]}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3],minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S({1'b0,minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(mult_out_s[11]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(mult_out_s[10]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(mult_out_s[9]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(mult_out_s[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(mult_out_s[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(mult_out_s[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(mult_out_s[1]),
        .O(minusOp_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_out0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_ROMR_n_0,U_ROMR_n_1,U_ROMR_n_2,U_ROMR_n_3,U_ROMR_n_4,U_ROMR_n_5,U_ROMR_n_6,U_ROMR_n_7,U_ROMR_n_8,U_ROMR_n_9,U_ROMR_n_10,U_ROMR_n_11,U_ROMR_n_12,U_ROMR_n_13,U_ROMR_n_14,U_ROMR_n_15}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_out0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dividend_d1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_out0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_out0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_out0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_out0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_out0_OVERFLOW_UNCONNECTED),
        .P({NLW_mult_out0_P_UNCONNECTED[47:28],mult_out0_n_78,mult_out0_n_79,mult_out0_n_80,mult_out0_n_81,mult_out0_n_82,mult_out0_n_83,mult_out0_n_84,mult_out0_n_85,mult_out0_n_86,mult_out0_n_87,mult_out0_n_88,mult_out0_n_89,mult_out0_n_90,mult_out0_n_91,mult_out0_n_92,mult_out0_n_93,mult_out0_n_94,mult_out0_n_95,mult_out0_n_96,mult_out0_n_97,mult_out0_n_98,mult_out0_n_99,mult_out0_n_100,mult_out0_n_101,mult_out0_n_102,mult_out0_n_103,mult_out0_n_104,mult_out0_n_105}),
        .PATTERNBDETECT(NLW_mult_out0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_out0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mult_out0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_out0_UNDERFLOW_UNCONNECTED));
  CARRY4 mult_out_s_carry
       (.CI(1'b0),
        .CO({mult_out_s_carry_n_0,mult_out_s_carry_n_1,mult_out_s_carry_n_2,mult_out_s_carry_n_3}),
        .CYINIT(signbit_d2),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mult_out_s_carry_n_4,mult_out_s_carry_n_5,mult_out_s_carry_n_6,mult_out_s_carry_n_7}),
        .S({mult_out_s_carry_i_1_n_0,mult_out_s_carry_i_2_n_0,mult_out_s_carry_i_3_n_0,mult_out_s_carry_i_4_n_0}));
  CARRY4 mult_out_s_carry__0
       (.CI(mult_out_s_carry_n_0),
        .CO({mult_out_s_carry__0_n_0,mult_out_s_carry__0_n_1,mult_out_s_carry__0_n_2,mult_out_s_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mult_out_s_carry__0_n_4,mult_out_s_carry__0_n_5,mult_out_s_carry__0_n_6,mult_out_s_carry__0_n_7}),
        .S({mult_out_s_carry__0_i_1_n_0,mult_out_s_carry__0_i_2_n_0,mult_out_s_carry__0_i_3_n_0,mult_out_s_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__0_i_1
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_82),
        .O(mult_out_s_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__0_i_2
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_83),
        .O(mult_out_s_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__0_i_3
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_84),
        .O(mult_out_s_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__0_i_4
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_85),
        .O(mult_out_s_carry__0_i_4_n_0));
  CARRY4 mult_out_s_carry__1
       (.CI(mult_out_s_carry__0_n_0),
        .CO({NLW_mult_out_s_carry__1_CO_UNCONNECTED[3],mult_out_s_carry__1_n_1,mult_out_s_carry__1_n_2,mult_out_s_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({mult_out_s_carry__1_n_4,mult_out_s_carry__1_n_5,mult_out_s_carry__1_n_6,mult_out_s_carry__1_n_7}),
        .S({mult_out_s_carry__1_i_1_n_0,mult_out_s_carry__1_i_2_n_0,mult_out_s_carry__1_i_3_n_0,mult_out_s_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__1_i_1
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_78),
        .O(mult_out_s_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__1_i_2
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_79),
        .O(mult_out_s_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__1_i_3
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_80),
        .O(mult_out_s_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry__1_i_4
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_81),
        .O(mult_out_s_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry_i_1
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_86),
        .O(mult_out_s_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry_i_2
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_87),
        .O(mult_out_s_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry_i_3
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_88),
        .O(mult_out_s_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    mult_out_s_carry_i_4
       (.I0(signbit_d2),
        .I1(round_reg_i_2),
        .I2(mult_out0_n_89),
        .O(mult_out_s_carry_i_4_n_0));
  FDCE \mult_out_s_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry_n_7),
        .Q(mult_out_s[0]));
  FDCE \mult_out_s_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__1_n_5),
        .Q(mult_out_s[10]));
  FDCE \mult_out_s_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__1_n_4),
        .Q(mult_out_s[11]));
  FDCE \mult_out_s_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry_n_6),
        .Q(mult_out_s[1]));
  FDCE \mult_out_s_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry_n_5),
        .Q(mult_out_s[2]));
  FDCE \mult_out_s_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry_n_4),
        .Q(mult_out_s[3]));
  FDCE \mult_out_s_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__0_n_7),
        .Q(mult_out_s[4]));
  FDCE \mult_out_s_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__0_n_6),
        .Q(mult_out_s[5]));
  FDCE \mult_out_s_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__0_n_5),
        .Q(mult_out_s[6]));
  FDCE \mult_out_s_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__0_n_4),
        .Q(mult_out_s[7]));
  FDCE \mult_out_s_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__1_n_7),
        .Q(mult_out_s[8]));
  FDCE \mult_out_s_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mult_out_s_carry__1_n_6),
        .Q(mult_out_s[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \q[0]_i_1 
       (.I0(round),
        .I1(mult_out_s[0]),
        .O(\q[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[10]_i_1 
       (.I0(minusOp_carry__1_n_6),
        .I1(signbit_d3),
        .I2(plusOp[10]),
        .I3(round),
        .I4(mult_out_s[10]),
        .O(\q[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[11]_i_1 
       (.I0(minusOp_carry__1_n_5),
        .I1(signbit_d3),
        .I2(plusOp[11]),
        .I3(round),
        .I4(mult_out_s[11]),
        .O(\q[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[1]_i_1 
       (.I0(minusOp_carry_n_7),
        .I1(signbit_d3),
        .I2(plusOp[1]),
        .I3(round),
        .I4(mult_out_s[1]),
        .O(\q[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[2]_i_1 
       (.I0(minusOp_carry_n_6),
        .I1(signbit_d3),
        .I2(plusOp[2]),
        .I3(round),
        .I4(mult_out_s[2]),
        .O(\q[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[3]_i_1 
       (.I0(minusOp_carry_n_5),
        .I1(signbit_d3),
        .I2(plusOp[3]),
        .I3(round),
        .I4(mult_out_s[3]),
        .O(\q[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[4]_i_1 
       (.I0(minusOp_carry_n_4),
        .I1(signbit_d3),
        .I2(plusOp[4]),
        .I3(round),
        .I4(mult_out_s[4]),
        .O(\q[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[5]_i_1 
       (.I0(minusOp_carry__0_n_7),
        .I1(signbit_d3),
        .I2(plusOp[5]),
        .I3(round),
        .I4(mult_out_s[5]),
        .O(\q[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[6]_i_1 
       (.I0(minusOp_carry__0_n_6),
        .I1(signbit_d3),
        .I2(plusOp[6]),
        .I3(round),
        .I4(mult_out_s[6]),
        .O(\q[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[7]_i_1 
       (.I0(minusOp_carry__0_n_5),
        .I1(signbit_d3),
        .I2(plusOp[7]),
        .I3(round),
        .I4(mult_out_s[7]),
        .O(\q[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[8]_i_1 
       (.I0(minusOp_carry__0_n_4),
        .I1(signbit_d3),
        .I2(plusOp[8]),
        .I3(round),
        .I4(mult_out_s[8]),
        .O(\q[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \q[9]_i_1 
       (.I0(minusOp_carry__1_n_7),
        .I1(signbit_d3),
        .I2(plusOp[9]),
        .I3(round),
        .I4(mult_out_s[9]),
        .O(\q[9]_i_1_n_0 ));
  FDCE \q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[0]_i_1_n_0 ),
        .Q(mem_reg[0]));
  FDCE \q_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[10]_i_1_n_0 ),
        .Q(mem_reg[10]));
  FDCE \q_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[11]_i_1_n_0 ),
        .Q(mem_reg[11]));
  CARRY4 \q_reg[11]_i_2 
       (.CI(\q_reg[8]_i_2_n_0 ),
        .CO({\NLW_q_reg[11]_i_2_CO_UNCONNECTED [3:2],\q_reg[11]_i_2_n_2 ,\q_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_q_reg[11]_i_2_O_UNCONNECTED [3],plusOp[11:9]}),
        .S({1'b0,mult_out_s[11:9]}));
  FDCE \q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[1]_i_1_n_0 ),
        .Q(mem_reg[1]));
  FDCE \q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[2]_i_1_n_0 ),
        .Q(mem_reg[2]));
  FDCE \q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[3]_i_1_n_0 ),
        .Q(mem_reg[3]));
  FDCE \q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[4]_i_1_n_0 ),
        .Q(mem_reg[4]));
  CARRY4 \q_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\q_reg[4]_i_2_n_0 ,\q_reg[4]_i_2_n_1 ,\q_reg[4]_i_2_n_2 ,\q_reg[4]_i_2_n_3 }),
        .CYINIT(mult_out_s[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(mult_out_s[4:1]));
  FDCE \q_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[5]_i_1_n_0 ),
        .Q(mem_reg[5]));
  FDCE \q_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[6]_i_1_n_0 ),
        .Q(mem_reg[6]));
  FDCE \q_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[7]_i_1_n_0 ),
        .Q(mem_reg[7]));
  FDCE \q_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[8]_i_1_n_0 ),
        .Q(mem_reg[8]));
  CARRY4 \q_reg[8]_i_2 
       (.CI(\q_reg[4]_i_2_n_0 ),
        .CO({\q_reg[8]_i_2_n_0 ,\q_reg[8]_i_2_n_1 ,\q_reg[8]_i_2_n_2 ,\q_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(mult_out_s[8:5]));
  FDCE \q_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\q[9]_i_1_n_0 ),
        .Q(mem_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    round_i_1
       (.I0(mult_out0_n_90),
        .I1(round_reg_i_2),
        .O(round_i_1_n_0));
  FDCE round_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(round_i_1_n_0),
        .Q(round));
  FDCE signbit_d1_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(mem_reg_0[1]),
        .Q(signbit_d1));
  FDCE signbit_d2_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(signbit_d1),
        .Q(signbit_d2));
  FDCE signbit_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(signbit_d2),
        .Q(signbit_d3));
endmodule

module design_1_JpegEnc_0_0_rle
   (dbuf_we,
    \rd_cnt_reg[0]_0 ,
    \runlength_reg_reg[3]_0 ,
    fifo2_wr_reg,
    Q,
    E,
    ready_pb0_out,
    D,
    \fifo_data_in_reg[19] ,
    \wr_cnt_reg[5]_0 ,
    CLK,
    RST,
    S,
    DOBDO,
    rle_start,
    huf_buf_sel,
    fifo2_wr,
    \rle_sm_settings[cmp_idx] ,
    \wr_cnt_reg[4]_0 ,
    \wr_cnt_reg[5]_1 ,
    divalid_reg_0,
    mem_reg,
    divalid_reg_1,
    \G_REG_SM[4].Reg_reg[4][cmp_idx][1] ,
    SR);
  output dbuf_we;
  output \rd_cnt_reg[0]_0 ;
  output \runlength_reg_reg[3]_0 ;
  output fifo2_wr_reg;
  output [5:0]Q;
  output [0:0]E;
  output ready_pb0_out;
  output [15:0]D;
  output [3:0]\fifo_data_in_reg[19] ;
  output [5:0]\wr_cnt_reg[5]_0 ;
  input CLK;
  input RST;
  input [3:0]S;
  input [11:0]DOBDO;
  input rle_start;
  input huf_buf_sel;
  input fifo2_wr;
  input [2:0]\rle_sm_settings[cmp_idx] ;
  input \wr_cnt_reg[4]_0 ;
  input [5:0]\wr_cnt_reg[5]_1 ;
  input [0:0]divalid_reg_0;
  input [11:0]mem_reg;
  input [0:0]divalid_reg_1;
  input [0:0]\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  input [0:0]SR;

  wire CLK;
  wire [15:0]D;
  wire [11:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ;
  wire [5:0]Q;
  wire RST;
  wire [3:0]S;
  wire [0:0]SR;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire \_inferred__5/i__carry__0_n_0 ;
  wire \_inferred__5/i__carry__0_n_1 ;
  wire \_inferred__5/i__carry__0_n_2 ;
  wire \_inferred__5/i__carry__0_n_3 ;
  wire \_inferred__5/i__carry__1_n_0 ;
  wire \_inferred__5/i__carry__1_n_1 ;
  wire \_inferred__5/i__carry__1_n_2 ;
  wire \_inferred__5/i__carry__1_n_3 ;
  wire \_inferred__5/i__carry_n_0 ;
  wire \_inferred__5/i__carry_n_1 ;
  wire \_inferred__5/i__carry_n_2 ;
  wire \_inferred__5/i__carry_n_3 ;
  wire [12:0]acc_reg;
  wire \acc_reg[0]_i_1_n_0 ;
  wire \acc_reg[10]_i_1_n_0 ;
  wire \acc_reg[10]_i_2_n_0 ;
  wire \acc_reg[10]_i_3_n_0 ;
  wire \acc_reg[11]_i_1_n_0 ;
  wire \acc_reg[12]_i_1_n_0 ;
  wire \acc_reg[12]_i_2_n_0 ;
  wire \acc_reg[12]_i_3_n_0 ;
  wire \acc_reg[12]_i_4_n_0 ;
  wire \acc_reg[12]_i_5_n_0 ;
  wire \acc_reg[12]_i_6_n_0 ;
  wire \acc_reg[1]_i_1_n_0 ;
  wire \acc_reg[2]_i_1_n_0 ;
  wire \acc_reg[3]_i_1_n_0 ;
  wire \acc_reg[4]_i_1_n_0 ;
  wire \acc_reg[5]_i_1_n_0 ;
  wire \acc_reg[6]_i_1_n_0 ;
  wire \acc_reg[7]_i_1_n_0 ;
  wire \acc_reg[8]_i_1_n_0 ;
  wire \acc_reg[9]_i_1_n_0 ;
  wire \acc_reg_reg_n_0_[0] ;
  wire \acc_reg_reg_n_0_[10] ;
  wire \acc_reg_reg_n_0_[11] ;
  wire \acc_reg_reg_n_0_[12] ;
  wire \acc_reg_reg_n_0_[1] ;
  wire \acc_reg_reg_n_0_[2] ;
  wire \acc_reg_reg_n_0_[3] ;
  wire \acc_reg_reg_n_0_[4] ;
  wire \acc_reg_reg_n_0_[5] ;
  wire \acc_reg_reg_n_0_[6] ;
  wire \acc_reg_reg_n_0_[7] ;
  wire \acc_reg_reg_n_0_[8] ;
  wire \acc_reg_reg_n_0_[9] ;
  wire [11:1]ampli_vli_reg0;
  wire ampli_vli_reg1;
  wire \ampli_vli_reg[0]_i_1_n_0 ;
  wire \ampli_vli_reg[10]_i_1_n_0 ;
  wire \ampli_vli_reg[11]_i_10_n_0 ;
  wire \ampli_vli_reg[11]_i_11_n_0 ;
  wire \ampli_vli_reg[11]_i_12_n_0 ;
  wire \ampli_vli_reg[11]_i_13_n_0 ;
  wire \ampli_vli_reg[11]_i_14_n_0 ;
  wire \ampli_vli_reg[11]_i_15_n_0 ;
  wire \ampli_vli_reg[11]_i_16_n_0 ;
  wire \ampli_vli_reg[11]_i_17_n_0 ;
  wire \ampli_vli_reg[11]_i_18_n_0 ;
  wire \ampli_vli_reg[11]_i_19_n_0 ;
  wire \ampli_vli_reg[11]_i_1_n_0 ;
  wire \ampli_vli_reg[11]_i_20_n_0 ;
  wire \ampli_vli_reg[11]_i_5_n_0 ;
  wire \ampli_vli_reg[11]_i_6_n_0 ;
  wire \ampli_vli_reg[11]_i_7_n_0 ;
  wire \ampli_vli_reg[11]_i_8_n_0 ;
  wire \ampli_vli_reg[11]_i_9_n_0 ;
  wire \ampli_vli_reg[1]_i_1_n_0 ;
  wire \ampli_vli_reg[2]_i_1_n_0 ;
  wire \ampli_vli_reg[3]_i_1_n_0 ;
  wire \ampli_vli_reg[4]_i_1_n_0 ;
  wire \ampli_vli_reg[4]_i_3_n_0 ;
  wire \ampli_vli_reg[4]_i_4_n_0 ;
  wire \ampli_vli_reg[4]_i_5_n_0 ;
  wire \ampli_vli_reg[4]_i_6_n_0 ;
  wire \ampli_vli_reg[5]_i_1_n_0 ;
  wire \ampli_vli_reg[6]_i_1_n_0 ;
  wire \ampli_vli_reg[7]_i_1_n_0 ;
  wire \ampli_vli_reg[8]_i_1_n_0 ;
  wire \ampli_vli_reg[8]_i_3_n_0 ;
  wire \ampli_vli_reg[8]_i_4_n_0 ;
  wire \ampli_vli_reg[8]_i_5_n_0 ;
  wire \ampli_vli_reg[8]_i_6_n_0 ;
  wire \ampli_vli_reg[9]_i_1_n_0 ;
  wire \ampli_vli_reg_reg[11]_i_2_n_2 ;
  wire \ampli_vli_reg_reg[11]_i_2_n_3 ;
  wire \ampli_vli_reg_reg[11]_i_3_n_2 ;
  wire \ampli_vli_reg_reg[11]_i_3_n_3 ;
  wire \ampli_vli_reg_reg[11]_i_4_n_0 ;
  wire \ampli_vli_reg_reg[11]_i_4_n_1 ;
  wire \ampli_vli_reg_reg[11]_i_4_n_2 ;
  wire \ampli_vli_reg_reg[11]_i_4_n_3 ;
  wire \ampli_vli_reg_reg[4]_i_2_n_0 ;
  wire \ampli_vli_reg_reg[4]_i_2_n_1 ;
  wire \ampli_vli_reg_reg[4]_i_2_n_2 ;
  wire \ampli_vli_reg_reg[4]_i_2_n_3 ;
  wire \ampli_vli_reg_reg[8]_i_2_n_0 ;
  wire \ampli_vli_reg_reg[8]_i_2_n_1 ;
  wire \ampli_vli_reg_reg[8]_i_2_n_2 ;
  wire \ampli_vli_reg_reg[8]_i_2_n_3 ;
  wire dbuf_we;
  wire divalid_en_i_1_n_0;
  wire divalid_en_i_2_n_0;
  wire divalid_en_reg_n_0;
  wire divalid_i_1_n_0;
  wire divalid_i_2_n_0;
  wire [0:0]divalid_reg_0;
  wire [0:0]divalid_reg_1;
  wire dovalid_reg__0;
  wire dovalid_reg_i_1_n_0;
  wire fifo2_wr;
  wire fifo2_wr_reg;
  wire [3:0]\fifo_data_in_reg[19] ;
  wire huf_buf_sel;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire [11:0]mem_reg;
  wire [5:0]plusOp;
  wire [11:0]prev_dc_reg_0;
  wire [11:0]prev_dc_reg_1;
  wire [11:0]prev_dc_reg_2;
  wire \rd_cnt[0]_i_1__1_n_0 ;
  wire \rd_cnt[1]_i_1__1_n_0 ;
  wire \rd_cnt[2]_i_1__1_n_0 ;
  wire \rd_cnt[3]_i_1__1_n_0 ;
  wire \rd_cnt[4]_i_1__1_n_0 ;
  wire \rd_cnt[4]_i_2_n_0 ;
  wire \rd_cnt[5]_i_1__1_n_0 ;
  wire \rd_cnt[5]_i_2__1_n_0 ;
  wire \rd_cnt[5]_i_3__1_n_0 ;
  wire \rd_cnt[5]_i_4_n_0 ;
  wire \rd_cnt_reg[0]_0 ;
  wire rd_en_i_1__1_n_0;
  wire rd_en_i_2_n_0;
  wire rd_en_reg_n_0;
  wire ready_pb0_out;
  wire ready_pb_i_10_n_0;
  wire ready_pb_i_2__1_n_0;
  wire ready_pb_i_3_n_0;
  wire ready_pb_i_4_n_0;
  wire ready_pb_i_6_n_0;
  wire ready_pb_i_7_n_0;
  wire ready_pb_i_8_n_0;
  wire ready_pb_i_9_n_0;
  wire [2:0]\rle_sm_settings[cmp_idx] ;
  wire rle_start;
  wire runlength_reg1__0;
  wire \runlength_reg[0]_i_1_n_0 ;
  wire \runlength_reg[1]_i_1_n_0 ;
  wire \runlength_reg[2]_i_1_n_0 ;
  wire \runlength_reg[3]_i_1_n_0 ;
  wire \runlength_reg_reg[3]_0 ;
  wire \runlength_reg_reg_n_0_[0] ;
  wire \runlength_reg_reg_n_0_[1] ;
  wire \runlength_reg_reg_n_0_[2] ;
  wire \runlength_reg_reg_n_0_[3] ;
  wire size_reg0;
  wire size_reg1;
  wire size_reg117_out;
  wire size_reg165_out;
  wire size_reg19_in;
  wire size_reg2;
  wire size_reg210_in;
  wire size_reg212_in;
  wire size_reg213_in;
  wire size_reg215_in;
  wire size_reg216_in;
  wire size_reg218_in;
  wire size_reg219_in;
  wire size_reg221_in;
  wire size_reg222_in;
  wire size_reg224_in;
  wire size_reg225_in;
  wire size_reg227_in;
  wire size_reg228_in;
  wire size_reg230_in;
  wire size_reg231_in;
  wire size_reg233_in;
  wire size_reg234_in;
  wire size_reg236_in;
  wire size_reg237_in;
  wire size_reg239_in;
  wire size_reg240_in;
  wire size_reg242_in;
  wire size_reg243_in;
  wire size_reg245_in;
  wire size_reg246_in;
  wire size_reg248_in;
  wire size_reg249_in;
  wire size_reg251_in;
  wire size_reg252_in;
  wire size_reg254_in;
  wire size_reg255_in;
  wire size_reg257_in;
  wire size_reg258_in;
  wire size_reg260_in;
  wire size_reg261_in;
  wire size_reg263_in;
  wire size_reg264_in;
  wire \size_reg2_inferred__18/i__carry__0_n_2 ;
  wire \size_reg2_inferred__18/i__carry__0_n_3 ;
  wire \size_reg2_inferred__18/i__carry_n_0 ;
  wire \size_reg2_inferred__18/i__carry_n_1 ;
  wire \size_reg2_inferred__18/i__carry_n_2 ;
  wire \size_reg2_inferred__18/i__carry_n_3 ;
  wire \size_reg[0]_i_10_n_0 ;
  wire \size_reg[0]_i_11_n_0 ;
  wire \size_reg[0]_i_12_n_0 ;
  wire \size_reg[0]_i_13_n_0 ;
  wire \size_reg[0]_i_14_n_0 ;
  wire \size_reg[0]_i_1_n_0 ;
  wire \size_reg[0]_i_2_n_0 ;
  wire \size_reg[0]_i_3_n_0 ;
  wire \size_reg[0]_i_4_n_0 ;
  wire \size_reg[0]_i_5_n_0 ;
  wire \size_reg[0]_i_7_n_0 ;
  wire \size_reg[0]_i_8_n_0 ;
  wire \size_reg[0]_i_9_n_0 ;
  wire \size_reg[1]_i_1_n_0 ;
  wire \size_reg[1]_i_2_n_0 ;
  wire \size_reg[1]_i_3_n_0 ;
  wire \size_reg[1]_i_4_n_0 ;
  wire \size_reg[1]_i_5_n_0 ;
  wire \size_reg[1]_i_6_n_0 ;
  wire \size_reg[1]_i_7_n_0 ;
  wire \size_reg[1]_i_8_n_0 ;
  wire \size_reg[2]_i_1_n_0 ;
  wire \size_reg[3]_i_100_n_0 ;
  wire \size_reg[3]_i_101_n_0 ;
  wire \size_reg[3]_i_103_n_0 ;
  wire \size_reg[3]_i_104_n_0 ;
  wire \size_reg[3]_i_105_n_0 ;
  wire \size_reg[3]_i_106_n_0 ;
  wire \size_reg[3]_i_107_n_0 ;
  wire \size_reg[3]_i_108_n_0 ;
  wire \size_reg[3]_i_10_n_0 ;
  wire \size_reg[3]_i_110_n_0 ;
  wire \size_reg[3]_i_112_n_0 ;
  wire \size_reg[3]_i_113_n_0 ;
  wire \size_reg[3]_i_114_n_0 ;
  wire \size_reg[3]_i_116_n_0 ;
  wire \size_reg[3]_i_117_n_0 ;
  wire \size_reg[3]_i_118_n_0 ;
  wire \size_reg[3]_i_119_n_0 ;
  wire \size_reg[3]_i_11_n_0 ;
  wire \size_reg[3]_i_120_n_0 ;
  wire \size_reg[3]_i_121_n_0 ;
  wire \size_reg[3]_i_122_n_0 ;
  wire \size_reg[3]_i_123_n_0 ;
  wire \size_reg[3]_i_124_n_0 ;
  wire \size_reg[3]_i_126_n_0 ;
  wire \size_reg[3]_i_127_n_0 ;
  wire \size_reg[3]_i_128_n_0 ;
  wire \size_reg[3]_i_130_n_0 ;
  wire \size_reg[3]_i_131_n_0 ;
  wire \size_reg[3]_i_133_n_0 ;
  wire \size_reg[3]_i_134_n_0 ;
  wire \size_reg[3]_i_135_n_0 ;
  wire \size_reg[3]_i_136_n_0 ;
  wire \size_reg[3]_i_137_n_0 ;
  wire \size_reg[3]_i_139_n_0 ;
  wire \size_reg[3]_i_140_n_0 ;
  wire \size_reg[3]_i_142_n_0 ;
  wire \size_reg[3]_i_143_n_0 ;
  wire \size_reg[3]_i_144_n_0 ;
  wire \size_reg[3]_i_145_n_0 ;
  wire \size_reg[3]_i_147_n_0 ;
  wire \size_reg[3]_i_148_n_0 ;
  wire \size_reg[3]_i_150_n_0 ;
  wire \size_reg[3]_i_151_n_0 ;
  wire \size_reg[3]_i_152_n_0 ;
  wire \size_reg[3]_i_153_n_0 ;
  wire \size_reg[3]_i_155_n_0 ;
  wire \size_reg[3]_i_156_n_0 ;
  wire \size_reg[3]_i_15_n_0 ;
  wire \size_reg[3]_i_161_n_0 ;
  wire \size_reg[3]_i_162_n_0 ;
  wire \size_reg[3]_i_163_n_0 ;
  wire \size_reg[3]_i_164_n_0 ;
  wire \size_reg[3]_i_165_n_0 ;
  wire \size_reg[3]_i_166_n_0 ;
  wire \size_reg[3]_i_167_n_0 ;
  wire \size_reg[3]_i_168_n_0 ;
  wire \size_reg[3]_i_169_n_0 ;
  wire \size_reg[3]_i_170_n_0 ;
  wire \size_reg[3]_i_171_n_0 ;
  wire \size_reg[3]_i_172_n_0 ;
  wire \size_reg[3]_i_173_n_0 ;
  wire \size_reg[3]_i_174_n_0 ;
  wire \size_reg[3]_i_175_n_0 ;
  wire \size_reg[3]_i_176_n_0 ;
  wire \size_reg[3]_i_177_n_0 ;
  wire \size_reg[3]_i_178_n_0 ;
  wire \size_reg[3]_i_180_n_0 ;
  wire \size_reg[3]_i_181_n_0 ;
  wire \size_reg[3]_i_182_n_0 ;
  wire \size_reg[3]_i_183_n_0 ;
  wire \size_reg[3]_i_185_n_0 ;
  wire \size_reg[3]_i_186_n_0 ;
  wire \size_reg[3]_i_188_n_0 ;
  wire \size_reg[3]_i_189_n_0 ;
  wire \size_reg[3]_i_190_n_0 ;
  wire \size_reg[3]_i_191_n_0 ;
  wire \size_reg[3]_i_193_n_0 ;
  wire \size_reg[3]_i_194_n_0 ;
  wire \size_reg[3]_i_196_n_0 ;
  wire \size_reg[3]_i_197_n_0 ;
  wire \size_reg[3]_i_198_n_0 ;
  wire \size_reg[3]_i_200_n_0 ;
  wire \size_reg[3]_i_201_n_0 ;
  wire \size_reg[3]_i_202_n_0 ;
  wire \size_reg[3]_i_203_n_0 ;
  wire \size_reg[3]_i_204_n_0 ;
  wire \size_reg[3]_i_205_n_0 ;
  wire \size_reg[3]_i_206_n_0 ;
  wire \size_reg[3]_i_207_n_0 ;
  wire \size_reg[3]_i_208_n_0 ;
  wire \size_reg[3]_i_209_n_0 ;
  wire \size_reg[3]_i_20_n_0 ;
  wire \size_reg[3]_i_210_n_0 ;
  wire \size_reg[3]_i_211_n_0 ;
  wire \size_reg[3]_i_212_n_0 ;
  wire \size_reg[3]_i_213_n_0 ;
  wire \size_reg[3]_i_214_n_0 ;
  wire \size_reg[3]_i_215_n_0 ;
  wire \size_reg[3]_i_216_n_0 ;
  wire \size_reg[3]_i_217_n_0 ;
  wire \size_reg[3]_i_218_n_0 ;
  wire \size_reg[3]_i_219_n_0 ;
  wire \size_reg[3]_i_21_n_0 ;
  wire \size_reg[3]_i_220_n_0 ;
  wire \size_reg[3]_i_221_n_0 ;
  wire \size_reg[3]_i_222_n_0 ;
  wire \size_reg[3]_i_223_n_0 ;
  wire \size_reg[3]_i_224_n_0 ;
  wire \size_reg[3]_i_225_n_0 ;
  wire \size_reg[3]_i_226_n_0 ;
  wire \size_reg[3]_i_227_n_0 ;
  wire \size_reg[3]_i_228_n_0 ;
  wire \size_reg[3]_i_229_n_0 ;
  wire \size_reg[3]_i_22_n_0 ;
  wire \size_reg[3]_i_230_n_0 ;
  wire \size_reg[3]_i_231_n_0 ;
  wire \size_reg[3]_i_232_n_0 ;
  wire \size_reg[3]_i_233_n_0 ;
  wire \size_reg[3]_i_234_n_0 ;
  wire \size_reg[3]_i_235_n_0 ;
  wire \size_reg[3]_i_236_n_0 ;
  wire \size_reg[3]_i_237_n_0 ;
  wire \size_reg[3]_i_238_n_0 ;
  wire \size_reg[3]_i_239_n_0 ;
  wire \size_reg[3]_i_240_n_0 ;
  wire \size_reg[3]_i_241_n_0 ;
  wire \size_reg[3]_i_242_n_0 ;
  wire \size_reg[3]_i_243_n_0 ;
  wire \size_reg[3]_i_244_n_0 ;
  wire \size_reg[3]_i_245_n_0 ;
  wire \size_reg[3]_i_246_n_0 ;
  wire \size_reg[3]_i_247_n_0 ;
  wire \size_reg[3]_i_248_n_0 ;
  wire \size_reg[3]_i_249_n_0 ;
  wire \size_reg[3]_i_250_n_0 ;
  wire \size_reg[3]_i_251_n_0 ;
  wire \size_reg[3]_i_252_n_0 ;
  wire \size_reg[3]_i_253_n_0 ;
  wire \size_reg[3]_i_254_n_0 ;
  wire \size_reg[3]_i_255_n_0 ;
  wire \size_reg[3]_i_256_n_0 ;
  wire \size_reg[3]_i_257_n_0 ;
  wire \size_reg[3]_i_258_n_0 ;
  wire \size_reg[3]_i_259_n_0 ;
  wire \size_reg[3]_i_260_n_0 ;
  wire \size_reg[3]_i_261_n_0 ;
  wire \size_reg[3]_i_262_n_0 ;
  wire \size_reg[3]_i_263_n_0 ;
  wire \size_reg[3]_i_264_n_0 ;
  wire \size_reg[3]_i_265_n_0 ;
  wire \size_reg[3]_i_266_n_0 ;
  wire \size_reg[3]_i_267_n_0 ;
  wire \size_reg[3]_i_268_n_0 ;
  wire \size_reg[3]_i_269_n_0 ;
  wire \size_reg[3]_i_270_n_0 ;
  wire \size_reg[3]_i_271_n_0 ;
  wire \size_reg[3]_i_272_n_0 ;
  wire \size_reg[3]_i_273_n_0 ;
  wire \size_reg[3]_i_274_n_0 ;
  wire \size_reg[3]_i_275_n_0 ;
  wire \size_reg[3]_i_276_n_0 ;
  wire \size_reg[3]_i_277_n_0 ;
  wire \size_reg[3]_i_278_n_0 ;
  wire \size_reg[3]_i_279_n_0 ;
  wire \size_reg[3]_i_280_n_0 ;
  wire \size_reg[3]_i_281_n_0 ;
  wire \size_reg[3]_i_282_n_0 ;
  wire \size_reg[3]_i_283_n_0 ;
  wire \size_reg[3]_i_284_n_0 ;
  wire \size_reg[3]_i_285_n_0 ;
  wire \size_reg[3]_i_286_n_0 ;
  wire \size_reg[3]_i_287_n_0 ;
  wire \size_reg[3]_i_288_n_0 ;
  wire \size_reg[3]_i_289_n_0 ;
  wire \size_reg[3]_i_290_n_0 ;
  wire \size_reg[3]_i_291_n_0 ;
  wire \size_reg[3]_i_292_n_0 ;
  wire \size_reg[3]_i_293_n_0 ;
  wire \size_reg[3]_i_294_n_0 ;
  wire \size_reg[3]_i_295_n_0 ;
  wire \size_reg[3]_i_296_n_0 ;
  wire \size_reg[3]_i_297_n_0 ;
  wire \size_reg[3]_i_298_n_0 ;
  wire \size_reg[3]_i_299_n_0 ;
  wire \size_reg[3]_i_2_n_0 ;
  wire \size_reg[3]_i_300_n_0 ;
  wire \size_reg[3]_i_301_n_0 ;
  wire \size_reg[3]_i_302_n_0 ;
  wire \size_reg[3]_i_303_n_0 ;
  wire \size_reg[3]_i_305_n_0 ;
  wire \size_reg[3]_i_306_n_0 ;
  wire \size_reg[3]_i_308_n_0 ;
  wire \size_reg[3]_i_309_n_0 ;
  wire \size_reg[3]_i_310_n_0 ;
  wire \size_reg[3]_i_311_n_0 ;
  wire \size_reg[3]_i_313_n_0 ;
  wire \size_reg[3]_i_314_n_0 ;
  wire \size_reg[3]_i_316_n_0 ;
  wire \size_reg[3]_i_317_n_0 ;
  wire \size_reg[3]_i_318_n_0 ;
  wire \size_reg[3]_i_319_n_0 ;
  wire \size_reg[3]_i_320_n_0 ;
  wire \size_reg[3]_i_321_n_0 ;
  wire \size_reg[3]_i_322_n_0 ;
  wire \size_reg[3]_i_323_n_0 ;
  wire \size_reg[3]_i_324_n_0 ;
  wire \size_reg[3]_i_325_n_0 ;
  wire \size_reg[3]_i_326_n_0 ;
  wire \size_reg[3]_i_327_n_0 ;
  wire \size_reg[3]_i_328_n_0 ;
  wire \size_reg[3]_i_329_n_0 ;
  wire \size_reg[3]_i_330_n_0 ;
  wire \size_reg[3]_i_331_n_0 ;
  wire \size_reg[3]_i_332_n_0 ;
  wire \size_reg[3]_i_333_n_0 ;
  wire \size_reg[3]_i_334_n_0 ;
  wire \size_reg[3]_i_335_n_0 ;
  wire \size_reg[3]_i_336_n_0 ;
  wire \size_reg[3]_i_337_n_0 ;
  wire \size_reg[3]_i_338_n_0 ;
  wire \size_reg[3]_i_339_n_0 ;
  wire \size_reg[3]_i_340_n_0 ;
  wire \size_reg[3]_i_341_n_0 ;
  wire \size_reg[3]_i_342_n_0 ;
  wire \size_reg[3]_i_343_n_0 ;
  wire \size_reg[3]_i_344_n_0 ;
  wire \size_reg[3]_i_345_n_0 ;
  wire \size_reg[3]_i_346_n_0 ;
  wire \size_reg[3]_i_347_n_0 ;
  wire \size_reg[3]_i_348_n_0 ;
  wire \size_reg[3]_i_349_n_0 ;
  wire \size_reg[3]_i_350_n_0 ;
  wire \size_reg[3]_i_351_n_0 ;
  wire \size_reg[3]_i_352_n_0 ;
  wire \size_reg[3]_i_353_n_0 ;
  wire \size_reg[3]_i_354_n_0 ;
  wire \size_reg[3]_i_355_n_0 ;
  wire \size_reg[3]_i_356_n_0 ;
  wire \size_reg[3]_i_357_n_0 ;
  wire \size_reg[3]_i_358_n_0 ;
  wire \size_reg[3]_i_359_n_0 ;
  wire \size_reg[3]_i_360_n_0 ;
  wire \size_reg[3]_i_361_n_0 ;
  wire \size_reg[3]_i_362_n_0 ;
  wire \size_reg[3]_i_363_n_0 ;
  wire \size_reg[3]_i_364_n_0 ;
  wire \size_reg[3]_i_365_n_0 ;
  wire \size_reg[3]_i_366_n_0 ;
  wire \size_reg[3]_i_367_n_0 ;
  wire \size_reg[3]_i_368_n_0 ;
  wire \size_reg[3]_i_369_n_0 ;
  wire \size_reg[3]_i_370_n_0 ;
  wire \size_reg[3]_i_371_n_0 ;
  wire \size_reg[3]_i_372_n_0 ;
  wire \size_reg[3]_i_373_n_0 ;
  wire \size_reg[3]_i_374_n_0 ;
  wire \size_reg[3]_i_375_n_0 ;
  wire \size_reg[3]_i_376_n_0 ;
  wire \size_reg[3]_i_377_n_0 ;
  wire \size_reg[3]_i_378_n_0 ;
  wire \size_reg[3]_i_379_n_0 ;
  wire \size_reg[3]_i_380_n_0 ;
  wire \size_reg[3]_i_381_n_0 ;
  wire \size_reg[3]_i_382_n_0 ;
  wire \size_reg[3]_i_383_n_0 ;
  wire \size_reg[3]_i_384_n_0 ;
  wire \size_reg[3]_i_3_n_0 ;
  wire \size_reg[3]_i_41_n_0 ;
  wire \size_reg[3]_i_43_n_0 ;
  wire \size_reg[3]_i_44_n_0 ;
  wire \size_reg[3]_i_46_n_0 ;
  wire \size_reg[3]_i_47_n_0 ;
  wire \size_reg[3]_i_49_n_0 ;
  wire \size_reg[3]_i_4_n_0 ;
  wire \size_reg[3]_i_50_n_0 ;
  wire \size_reg[3]_i_51_n_0 ;
  wire \size_reg[3]_i_52_n_0 ;
  wire \size_reg[3]_i_59_n_0 ;
  wire \size_reg[3]_i_5_n_0 ;
  wire \size_reg[3]_i_60_n_0 ;
  wire \size_reg[3]_i_61_n_0 ;
  wire \size_reg[3]_i_62_n_0 ;
  wire \size_reg[3]_i_63_n_0 ;
  wire \size_reg[3]_i_64_n_0 ;
  wire \size_reg[3]_i_65_n_0 ;
  wire \size_reg[3]_i_66_n_0 ;
  wire \size_reg[3]_i_67_n_0 ;
  wire \size_reg[3]_i_68_n_0 ;
  wire \size_reg[3]_i_69_n_0 ;
  wire \size_reg[3]_i_6_n_0 ;
  wire \size_reg[3]_i_70_n_0 ;
  wire \size_reg[3]_i_71_n_0 ;
  wire \size_reg[3]_i_72_n_0 ;
  wire \size_reg[3]_i_73_n_0 ;
  wire \size_reg[3]_i_74_n_0 ;
  wire \size_reg[3]_i_75_n_0 ;
  wire \size_reg[3]_i_76_n_0 ;
  wire \size_reg[3]_i_7_n_0 ;
  wire \size_reg[3]_i_81_n_0 ;
  wire \size_reg[3]_i_83_n_0 ;
  wire \size_reg[3]_i_84_n_0 ;
  wire \size_reg[3]_i_86_n_0 ;
  wire \size_reg[3]_i_87_n_0 ;
  wire \size_reg[3]_i_88_n_0 ;
  wire \size_reg[3]_i_89_n_0 ;
  wire \size_reg[3]_i_8_n_0 ;
  wire \size_reg[3]_i_90_n_0 ;
  wire \size_reg[3]_i_91_n_0 ;
  wire \size_reg[3]_i_92_n_0 ;
  wire \size_reg[3]_i_93_n_0 ;
  wire \size_reg[3]_i_94_n_0 ;
  wire \size_reg[3]_i_95_n_0 ;
  wire \size_reg[3]_i_96_n_0 ;
  wire \size_reg[3]_i_97_n_0 ;
  wire \size_reg[3]_i_98_n_0 ;
  wire \size_reg[3]_i_99_n_0 ;
  wire \size_reg[3]_i_9_n_0 ;
  wire \size_reg_reg[3]_i_102_n_0 ;
  wire \size_reg_reg[3]_i_102_n_1 ;
  wire \size_reg_reg[3]_i_102_n_2 ;
  wire \size_reg_reg[3]_i_102_n_3 ;
  wire \size_reg_reg[3]_i_109_n_0 ;
  wire \size_reg_reg[3]_i_109_n_1 ;
  wire \size_reg_reg[3]_i_109_n_2 ;
  wire \size_reg_reg[3]_i_109_n_3 ;
  wire \size_reg_reg[3]_i_111_n_0 ;
  wire \size_reg_reg[3]_i_111_n_1 ;
  wire \size_reg_reg[3]_i_111_n_2 ;
  wire \size_reg_reg[3]_i_111_n_3 ;
  wire \size_reg_reg[3]_i_115_n_0 ;
  wire \size_reg_reg[3]_i_115_n_1 ;
  wire \size_reg_reg[3]_i_115_n_2 ;
  wire \size_reg_reg[3]_i_115_n_3 ;
  wire \size_reg_reg[3]_i_125_n_0 ;
  wire \size_reg_reg[3]_i_125_n_1 ;
  wire \size_reg_reg[3]_i_125_n_2 ;
  wire \size_reg_reg[3]_i_125_n_3 ;
  wire \size_reg_reg[3]_i_129_n_0 ;
  wire \size_reg_reg[3]_i_129_n_1 ;
  wire \size_reg_reg[3]_i_129_n_2 ;
  wire \size_reg_reg[3]_i_129_n_3 ;
  wire \size_reg_reg[3]_i_12_n_3 ;
  wire \size_reg_reg[3]_i_132_n_0 ;
  wire \size_reg_reg[3]_i_132_n_1 ;
  wire \size_reg_reg[3]_i_132_n_2 ;
  wire \size_reg_reg[3]_i_132_n_3 ;
  wire \size_reg_reg[3]_i_138_n_0 ;
  wire \size_reg_reg[3]_i_138_n_1 ;
  wire \size_reg_reg[3]_i_138_n_2 ;
  wire \size_reg_reg[3]_i_138_n_3 ;
  wire \size_reg_reg[3]_i_13_n_3 ;
  wire \size_reg_reg[3]_i_141_n_0 ;
  wire \size_reg_reg[3]_i_141_n_1 ;
  wire \size_reg_reg[3]_i_141_n_2 ;
  wire \size_reg_reg[3]_i_141_n_3 ;
  wire \size_reg_reg[3]_i_146_n_0 ;
  wire \size_reg_reg[3]_i_146_n_1 ;
  wire \size_reg_reg[3]_i_146_n_2 ;
  wire \size_reg_reg[3]_i_146_n_3 ;
  wire \size_reg_reg[3]_i_149_n_0 ;
  wire \size_reg_reg[3]_i_149_n_1 ;
  wire \size_reg_reg[3]_i_149_n_2 ;
  wire \size_reg_reg[3]_i_149_n_3 ;
  wire \size_reg_reg[3]_i_14_n_2 ;
  wire \size_reg_reg[3]_i_14_n_3 ;
  wire \size_reg_reg[3]_i_154_n_0 ;
  wire \size_reg_reg[3]_i_154_n_1 ;
  wire \size_reg_reg[3]_i_154_n_2 ;
  wire \size_reg_reg[3]_i_154_n_3 ;
  wire \size_reg_reg[3]_i_157_n_3 ;
  wire \size_reg_reg[3]_i_158_n_2 ;
  wire \size_reg_reg[3]_i_158_n_3 ;
  wire \size_reg_reg[3]_i_159_n_3 ;
  wire \size_reg_reg[3]_i_160_n_2 ;
  wire \size_reg_reg[3]_i_160_n_3 ;
  wire \size_reg_reg[3]_i_16_n_3 ;
  wire \size_reg_reg[3]_i_179_n_0 ;
  wire \size_reg_reg[3]_i_179_n_1 ;
  wire \size_reg_reg[3]_i_179_n_2 ;
  wire \size_reg_reg[3]_i_179_n_3 ;
  wire \size_reg_reg[3]_i_17_n_2 ;
  wire \size_reg_reg[3]_i_17_n_3 ;
  wire \size_reg_reg[3]_i_184_n_0 ;
  wire \size_reg_reg[3]_i_184_n_1 ;
  wire \size_reg_reg[3]_i_184_n_2 ;
  wire \size_reg_reg[3]_i_184_n_3 ;
  wire \size_reg_reg[3]_i_187_n_0 ;
  wire \size_reg_reg[3]_i_187_n_1 ;
  wire \size_reg_reg[3]_i_187_n_2 ;
  wire \size_reg_reg[3]_i_187_n_3 ;
  wire \size_reg_reg[3]_i_18_n_1 ;
  wire \size_reg_reg[3]_i_18_n_2 ;
  wire \size_reg_reg[3]_i_18_n_3 ;
  wire \size_reg_reg[3]_i_192_n_0 ;
  wire \size_reg_reg[3]_i_192_n_1 ;
  wire \size_reg_reg[3]_i_192_n_2 ;
  wire \size_reg_reg[3]_i_192_n_3 ;
  wire \size_reg_reg[3]_i_195_n_0 ;
  wire \size_reg_reg[3]_i_195_n_1 ;
  wire \size_reg_reg[3]_i_195_n_2 ;
  wire \size_reg_reg[3]_i_195_n_3 ;
  wire \size_reg_reg[3]_i_199_n_0 ;
  wire \size_reg_reg[3]_i_199_n_1 ;
  wire \size_reg_reg[3]_i_199_n_2 ;
  wire \size_reg_reg[3]_i_199_n_3 ;
  wire \size_reg_reg[3]_i_19_n_2 ;
  wire \size_reg_reg[3]_i_19_n_3 ;
  wire \size_reg_reg[3]_i_23_n_3 ;
  wire \size_reg_reg[3]_i_24_n_2 ;
  wire \size_reg_reg[3]_i_24_n_3 ;
  wire \size_reg_reg[3]_i_25_n_1 ;
  wire \size_reg_reg[3]_i_25_n_2 ;
  wire \size_reg_reg[3]_i_25_n_3 ;
  wire \size_reg_reg[3]_i_26_n_1 ;
  wire \size_reg_reg[3]_i_26_n_2 ;
  wire \size_reg_reg[3]_i_26_n_3 ;
  wire \size_reg_reg[3]_i_28_n_1 ;
  wire \size_reg_reg[3]_i_28_n_2 ;
  wire \size_reg_reg[3]_i_28_n_3 ;
  wire \size_reg_reg[3]_i_304_n_0 ;
  wire \size_reg_reg[3]_i_304_n_1 ;
  wire \size_reg_reg[3]_i_304_n_2 ;
  wire \size_reg_reg[3]_i_304_n_3 ;
  wire \size_reg_reg[3]_i_307_n_0 ;
  wire \size_reg_reg[3]_i_307_n_1 ;
  wire \size_reg_reg[3]_i_307_n_2 ;
  wire \size_reg_reg[3]_i_307_n_3 ;
  wire \size_reg_reg[3]_i_30_n_3 ;
  wire \size_reg_reg[3]_i_312_n_0 ;
  wire \size_reg_reg[3]_i_312_n_1 ;
  wire \size_reg_reg[3]_i_312_n_2 ;
  wire \size_reg_reg[3]_i_312_n_3 ;
  wire \size_reg_reg[3]_i_315_n_0 ;
  wire \size_reg_reg[3]_i_315_n_1 ;
  wire \size_reg_reg[3]_i_315_n_2 ;
  wire \size_reg_reg[3]_i_315_n_3 ;
  wire \size_reg_reg[3]_i_32_n_1 ;
  wire \size_reg_reg[3]_i_32_n_2 ;
  wire \size_reg_reg[3]_i_32_n_3 ;
  wire \size_reg_reg[3]_i_33_n_3 ;
  wire \size_reg_reg[3]_i_34_n_3 ;
  wire \size_reg_reg[3]_i_35_n_2 ;
  wire \size_reg_reg[3]_i_35_n_3 ;
  wire \size_reg_reg[3]_i_36_n_3 ;
  wire \size_reg_reg[3]_i_37_n_2 ;
  wire \size_reg_reg[3]_i_37_n_3 ;
  wire \size_reg_reg[3]_i_38_n_3 ;
  wire \size_reg_reg[3]_i_39_n_2 ;
  wire \size_reg_reg[3]_i_39_n_3 ;
  wire \size_reg_reg[3]_i_40_n_3 ;
  wire \size_reg_reg[3]_i_42_n_0 ;
  wire \size_reg_reg[3]_i_42_n_1 ;
  wire \size_reg_reg[3]_i_42_n_2 ;
  wire \size_reg_reg[3]_i_42_n_3 ;
  wire \size_reg_reg[3]_i_45_n_0 ;
  wire \size_reg_reg[3]_i_45_n_1 ;
  wire \size_reg_reg[3]_i_45_n_2 ;
  wire \size_reg_reg[3]_i_45_n_3 ;
  wire \size_reg_reg[3]_i_48_n_0 ;
  wire \size_reg_reg[3]_i_48_n_1 ;
  wire \size_reg_reg[3]_i_48_n_2 ;
  wire \size_reg_reg[3]_i_48_n_3 ;
  wire \size_reg_reg[3]_i_53_n_2 ;
  wire \size_reg_reg[3]_i_53_n_3 ;
  wire \size_reg_reg[3]_i_54_n_3 ;
  wire \size_reg_reg[3]_i_55_n_2 ;
  wire \size_reg_reg[3]_i_55_n_3 ;
  wire \size_reg_reg[3]_i_56_n_3 ;
  wire \size_reg_reg[3]_i_57_n_3 ;
  wire \size_reg_reg[3]_i_58_n_2 ;
  wire \size_reg_reg[3]_i_58_n_3 ;
  wire \size_reg_reg[3]_i_77_n_3 ;
  wire \size_reg_reg[3]_i_78_n_2 ;
  wire \size_reg_reg[3]_i_78_n_3 ;
  wire \size_reg_reg[3]_i_79_n_3 ;
  wire \size_reg_reg[3]_i_80_n_3 ;
  wire \size_reg_reg[3]_i_82_n_0 ;
  wire \size_reg_reg[3]_i_82_n_1 ;
  wire \size_reg_reg[3]_i_82_n_2 ;
  wire \size_reg_reg[3]_i_82_n_3 ;
  wire \size_reg_reg[3]_i_85_n_0 ;
  wire \size_reg_reg[3]_i_85_n_1 ;
  wire \size_reg_reg[3]_i_85_n_2 ;
  wire \size_reg_reg[3]_i_85_n_3 ;
  wire wr_cnt0;
  wire wr_cnt1;
  wire \wr_cnt[2]_i_2__0_n_0 ;
  wire \wr_cnt[4]_i_2__0_n_0 ;
  wire \wr_cnt[5]_i_4_n_0 ;
  wire \wr_cnt[5]_i_5_n_0 ;
  wire \wr_cnt_reg[4]_0 ;
  wire [5:0]\wr_cnt_reg[5]_0 ;
  wire [5:0]\wr_cnt_reg[5]_1 ;
  wire [5:0]wr_cnt_reg__0;
  wire \zero_cnt[0]_i_1_n_0 ;
  wire \zero_cnt[0]_i_2_n_0 ;
  wire \zero_cnt[0]_i_3_n_0 ;
  wire \zero_cnt[0]_i_4_n_0 ;
  wire \zero_cnt[1]_i_1_n_0 ;
  wire \zero_cnt[2]_i_1_n_0 ;
  wire \zero_cnt[2]_i_2_n_0 ;
  wire \zero_cnt[3]_i_1_n_0 ;
  wire \zero_cnt[3]_i_3_n_0 ;
  wire \zero_cnt[4]_i_1_n_0 ;
  wire \zero_cnt[5]_i_1_n_0 ;
  wire \zero_cnt[5]_i_2_n_0 ;
  wire \zero_cnt[5]_i_3_n_0 ;
  wire \zero_cnt[5]_i_5_n_0 ;
  wire \zero_cnt[5]_i_6_n_0 ;
  wire \zero_cnt_reg_n_0_[0] ;
  wire \zero_cnt_reg_n_0_[1] ;
  wire \zero_cnt_reg_n_0_[2] ;
  wire \zero_cnt_reg_n_0_[3] ;
  wire \zero_cnt_reg_n_0_[4] ;
  wire \zero_cnt_reg_n_0_[5] ;
  wire [11:0]zrl_di;
  wire \zrl_di[11]_i_1_n_0 ;
  wire zrl_proc;
  wire zrl_proc_i_1_n_0;
  wire [3:0]NLW__carry_O_UNCONNECTED;
  wire [3:0]\NLW__inferred__5/i__carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__5/i__carry__2_O_UNCONNECTED ;
  wire [3:3]\NLW_ampli_vli_reg_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ampli_vli_reg_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_ampli_vli_reg_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ampli_vli_reg_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ampli_vli_reg_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg2_inferred__18/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg2_inferred__18/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg2_inferred__18/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_102_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_109_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_111_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_115_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_125_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_129_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_132_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_138_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_141_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_146_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_149_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_154_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_157_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_157_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_158_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_158_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_159_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_159_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_160_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_160_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_179_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_184_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_187_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_192_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_195_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_199_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_23_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_24_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_26_O_UNCONNECTED ;
  wire [3:1]\NLW_size_reg_reg[3]_i_27_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_28_O_UNCONNECTED ;
  wire [3:1]\NLW_size_reg_reg[3]_i_29_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_29_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_304_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_307_O_UNCONNECTED ;
  wire [3:1]\NLW_size_reg_reg[3]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_312_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_315_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_33_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_33_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_34_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_34_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_36_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_36_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_38_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_38_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_39_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_39_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_40_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_48_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_53_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_53_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_54_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_54_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_55_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_55_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_56_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_56_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_57_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_57_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_58_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_58_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_77_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_77_O_UNCONNECTED ;
  wire [3:3]\NLW_size_reg_reg[3]_i_78_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_78_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_79_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_79_O_UNCONNECTED ;
  wire [3:2]\NLW_size_reg_reg[3]_i_80_CO_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_80_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_82_O_UNCONNECTED ;
  wire [3:0]\NLW_size_reg_reg[3]_i_85_O_UNCONNECTED ;

  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__5/i__carry_n_0 ,\_inferred__5/i__carry_n_1 ,\_inferred__5/i__carry_n_2 ,\_inferred__5/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(acc_reg[3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__0 
       (.CI(\_inferred__5/i__carry_n_0 ),
        .CO({\_inferred__5/i__carry__0_n_0 ,\_inferred__5/i__carry__0_n_1 ,\_inferred__5/i__carry__0_n_2 ,\_inferred__5/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(acc_reg[7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__1 
       (.CI(\_inferred__5/i__carry__0_n_0 ),
        .CO({\_inferred__5/i__carry__1_n_0 ,\_inferred__5/i__carry__1_n_1 ,\_inferred__5/i__carry__1_n_2 ,\_inferred__5/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(acc_reg[11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__2 
       (.CI(\_inferred__5/i__carry__1_n_0 ),
        .CO(\NLW__inferred__5/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__5/i__carry__2_O_UNCONNECTED [3:1],acc_reg[12]}),
        .S({1'b0,1'b0,1'b0,i__carry__2_i_1_n_0}));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[0]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[0]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[0]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[0]),
        .O(\acc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[10]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[10]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[10]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[10]),
        .O(\acc_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \acc_reg[10]_i_2 
       (.I0(zrl_proc),
        .I1(\zero_cnt_reg_n_0_[5] ),
        .I2(\zero_cnt_reg_n_0_[4] ),
        .I3(_carry_n_0),
        .I4(\runlength_reg_reg[3]_0 ),
        .O(\acc_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \acc_reg[10]_i_3 
       (.I0(\zero_cnt_reg_n_0_[4] ),
        .I1(\zero_cnt_reg_n_0_[5] ),
        .I2(zrl_proc),
        .O(\acc_reg[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \acc_reg[11]_i_1 
       (.I0(acc_reg[11]),
        .I1(\acc_reg[12]_i_4_n_0 ),
        .I2(\acc_reg[12]_i_5_n_0 ),
        .O(\acc_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBAAFAAA)) 
    \acc_reg[12]_i_1 
       (.I0(zrl_proc),
        .I1(\rle_sm_settings[cmp_idx] [2]),
        .I2(\acc_reg[12]_i_3_n_0 ),
        .I3(\rd_cnt_reg[0]_0 ),
        .I4(\runlength_reg_reg[3]_0 ),
        .O(\acc_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \acc_reg[12]_i_2 
       (.I0(acc_reg[12]),
        .I1(\acc_reg[12]_i_4_n_0 ),
        .I2(\acc_reg[12]_i_5_n_0 ),
        .O(\acc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \acc_reg[12]_i_3 
       (.I0(\acc_reg[12]_i_6_n_0 ),
        .I1(wr_cnt_reg__0[1]),
        .I2(wr_cnt_reg__0[0]),
        .I3(wr_cnt_reg__0[3]),
        .I4(wr_cnt_reg__0[2]),
        .I5(_carry_n_0),
        .O(\acc_reg[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \acc_reg[12]_i_4 
       (.I0(\runlength_reg_reg[3]_0 ),
        .I1(zrl_proc),
        .O(\acc_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00040000000400)) 
    \acc_reg[12]_i_5 
       (.I0(\runlength_reg_reg[3]_0 ),
        .I1(DOBDO[11]),
        .I2(_carry_n_0),
        .I3(runlength_reg1__0),
        .I4(zrl_proc),
        .I5(zrl_di[11]),
        .O(\acc_reg[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \acc_reg[12]_i_6 
       (.I0(wr_cnt_reg__0[4]),
        .I1(wr_cnt_reg__0[5]),
        .O(\acc_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[1]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[1]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[1]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[1]),
        .O(\acc_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[2]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[2]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[2]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[2]),
        .O(\acc_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[3]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[3]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[3]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[3]),
        .O(\acc_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[4]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[4]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[4]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[4]),
        .O(\acc_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[5]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[5]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[5]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[5]),
        .O(\acc_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[6]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[6]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[6]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[6]),
        .O(\acc_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[7]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[7]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[7]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[7]),
        .O(\acc_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[8]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[8]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[8]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[8]),
        .O(\acc_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \acc_reg[9]_i_1 
       (.I0(\acc_reg[10]_i_2_n_0 ),
        .I1(DOBDO[9]),
        .I2(\acc_reg[12]_i_4_n_0 ),
        .I3(acc_reg[9]),
        .I4(\acc_reg[10]_i_3_n_0 ),
        .I5(zrl_di[9]),
        .O(\acc_reg[9]_i_1_n_0 ));
  FDCE \acc_reg_reg[0] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[0]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[0] ));
  FDCE \acc_reg_reg[10] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[10]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[10] ));
  FDCE \acc_reg_reg[11] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[11]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[11] ));
  FDCE \acc_reg_reg[12] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[12]_i_2_n_0 ),
        .Q(\acc_reg_reg_n_0_[12] ));
  FDCE \acc_reg_reg[1] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[1]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[1] ));
  FDCE \acc_reg_reg[2] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[2]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[2] ));
  FDCE \acc_reg_reg[3] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[3]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[3] ));
  FDCE \acc_reg_reg[4] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[4]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[4] ));
  FDCE \acc_reg_reg[5] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[5]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[5] ));
  FDCE \acc_reg_reg[6] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[6]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[6] ));
  FDCE \acc_reg_reg[7] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[7]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[7] ));
  FDCE \acc_reg_reg[8] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[8]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[8] ));
  FDCE \acc_reg_reg[9] 
       (.C(CLK),
        .CE(\acc_reg[12]_i_1_n_0 ),
        .CLR(RST),
        .D(\acc_reg[9]_i_1_n_0 ),
        .Q(\acc_reg_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ampli_vli_reg[0]_i_1 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(ampli_vli_reg1),
        .O(\ampli_vli_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[10]_i_1 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[10]),
        .O(\ampli_vli_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[11]_i_1 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[11]),
        .O(\ampli_vli_reg[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[11]_i_10 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .O(\ampli_vli_reg[11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[11]_i_11 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .O(\ampli_vli_reg[11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[11]_i_12 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .O(\ampli_vli_reg[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ampli_vli_reg[11]_i_13 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\ampli_vli_reg[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ampli_vli_reg[11]_i_14 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\ampli_vli_reg[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ampli_vli_reg[11]_i_15 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\ampli_vli_reg[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ampli_vli_reg[11]_i_16 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\ampli_vli_reg[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ampli_vli_reg[11]_i_17 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\ampli_vli_reg[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ampli_vli_reg[11]_i_18 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\ampli_vli_reg[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ampli_vli_reg[11]_i_19 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\ampli_vli_reg[11]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ampli_vli_reg[11]_i_20 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\ampli_vli_reg[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ampli_vli_reg[11]_i_5 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\ampli_vli_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ampli_vli_reg[11]_i_6 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\ampli_vli_reg[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[11]_i_7 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\ampli_vli_reg[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ampli_vli_reg[11]_i_8 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\ampli_vli_reg[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ampli_vli_reg[11]_i_9 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\ampli_vli_reg[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[1]_i_1 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[1]),
        .O(\ampli_vli_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[2]_i_1 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[2]),
        .O(\ampli_vli_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[3]_i_1 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[3]),
        .O(\ampli_vli_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[4]_i_1 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[4]),
        .O(\ampli_vli_reg[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[4]_i_3 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .O(\ampli_vli_reg[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[4]_i_4 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .O(\ampli_vli_reg[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[4]_i_5 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .O(\ampli_vli_reg[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[4]_i_6 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .O(\ampli_vli_reg[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[5]_i_1 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[5]),
        .O(\ampli_vli_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[6]_i_1 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[6]),
        .O(\ampli_vli_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[7]_i_1 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[7]),
        .O(\ampli_vli_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[8]_i_1 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[8]),
        .O(\ampli_vli_reg[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[8]_i_3 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .O(\ampli_vli_reg[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[8]_i_4 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .O(\ampli_vli_reg[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[8]_i_5 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .O(\ampli_vli_reg[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ampli_vli_reg[8]_i_6 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .O(\ampli_vli_reg[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ampli_vli_reg[9]_i_1 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(ampli_vli_reg1),
        .I2(ampli_vli_reg0[9]),
        .O(\ampli_vli_reg[9]_i_1_n_0 ));
  FDCE \ampli_vli_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[0]_i_1_n_0 ),
        .Q(D[0]));
  FDCE \ampli_vli_reg_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[10]_i_1_n_0 ),
        .Q(D[10]));
  FDCE \ampli_vli_reg_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[11]_i_1_n_0 ),
        .Q(D[11]));
  CARRY4 \ampli_vli_reg_reg[11]_i_2 
       (.CI(\ampli_vli_reg_reg[11]_i_4_n_0 ),
        .CO({\NLW_ampli_vli_reg_reg[11]_i_2_CO_UNCONNECTED [3],ampli_vli_reg1,\ampli_vli_reg_reg[11]_i_2_n_2 ,\ampli_vli_reg_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ampli_vli_reg[11]_i_5_n_0 ,\ampli_vli_reg[11]_i_6_n_0 }),
        .O(\NLW_ampli_vli_reg_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ampli_vli_reg[11]_i_7_n_0 ,\ampli_vli_reg[11]_i_8_n_0 ,\ampli_vli_reg[11]_i_9_n_0 }));
  CARRY4 \ampli_vli_reg_reg[11]_i_3 
       (.CI(\ampli_vli_reg_reg[8]_i_2_n_0 ),
        .CO({\NLW_ampli_vli_reg_reg[11]_i_3_CO_UNCONNECTED [3:2],\ampli_vli_reg_reg[11]_i_3_n_2 ,\ampli_vli_reg_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\acc_reg_reg_n_0_[10] ,\acc_reg_reg_n_0_[9] }),
        .O({\NLW_ampli_vli_reg_reg[11]_i_3_O_UNCONNECTED [3],ampli_vli_reg0[11:9]}),
        .S({1'b0,\ampli_vli_reg[11]_i_10_n_0 ,\ampli_vli_reg[11]_i_11_n_0 ,\ampli_vli_reg[11]_i_12_n_0 }));
  CARRY4 \ampli_vli_reg_reg[11]_i_4 
       (.CI(1'b0),
        .CO({\ampli_vli_reg_reg[11]_i_4_n_0 ,\ampli_vli_reg_reg[11]_i_4_n_1 ,\ampli_vli_reg_reg[11]_i_4_n_2 ,\ampli_vli_reg_reg[11]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({\ampli_vli_reg[11]_i_13_n_0 ,\ampli_vli_reg[11]_i_14_n_0 ,\ampli_vli_reg[11]_i_15_n_0 ,\ampli_vli_reg[11]_i_16_n_0 }),
        .O(\NLW_ampli_vli_reg_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\ampli_vli_reg[11]_i_17_n_0 ,\ampli_vli_reg[11]_i_18_n_0 ,\ampli_vli_reg[11]_i_19_n_0 ,\ampli_vli_reg[11]_i_20_n_0 }));
  FDCE \ampli_vli_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[1]_i_1_n_0 ),
        .Q(D[1]));
  FDCE \ampli_vli_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[2]_i_1_n_0 ),
        .Q(D[2]));
  FDCE \ampli_vli_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[3]_i_1_n_0 ),
        .Q(D[3]));
  FDCE \ampli_vli_reg_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[4]_i_1_n_0 ),
        .Q(D[4]));
  CARRY4 \ampli_vli_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ampli_vli_reg_reg[4]_i_2_n_0 ,\ampli_vli_reg_reg[4]_i_2_n_1 ,\ampli_vli_reg_reg[4]_i_2_n_2 ,\ampli_vli_reg_reg[4]_i_2_n_3 }),
        .CYINIT(\acc_reg_reg_n_0_[0] ),
        .DI({\acc_reg_reg_n_0_[4] ,\acc_reg_reg_n_0_[3] ,\acc_reg_reg_n_0_[2] ,\acc_reg_reg_n_0_[1] }),
        .O(ampli_vli_reg0[4:1]),
        .S({\ampli_vli_reg[4]_i_3_n_0 ,\ampli_vli_reg[4]_i_4_n_0 ,\ampli_vli_reg[4]_i_5_n_0 ,\ampli_vli_reg[4]_i_6_n_0 }));
  FDCE \ampli_vli_reg_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[5]_i_1_n_0 ),
        .Q(D[5]));
  FDCE \ampli_vli_reg_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[6]_i_1_n_0 ),
        .Q(D[6]));
  FDCE \ampli_vli_reg_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[7]_i_1_n_0 ),
        .Q(D[7]));
  FDCE \ampli_vli_reg_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[8]_i_1_n_0 ),
        .Q(D[8]));
  CARRY4 \ampli_vli_reg_reg[8]_i_2 
       (.CI(\ampli_vli_reg_reg[4]_i_2_n_0 ),
        .CO({\ampli_vli_reg_reg[8]_i_2_n_0 ,\ampli_vli_reg_reg[8]_i_2_n_1 ,\ampli_vli_reg_reg[8]_i_2_n_2 ,\ampli_vli_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_reg_n_0_[8] ,\acc_reg_reg_n_0_[7] ,\acc_reg_reg_n_0_[6] ,\acc_reg_reg_n_0_[5] }),
        .O(ampli_vli_reg0[8:5]),
        .S({\ampli_vli_reg[8]_i_3_n_0 ,\ampli_vli_reg[8]_i_4_n_0 ,\ampli_vli_reg[8]_i_5_n_0 ,\ampli_vli_reg[8]_i_6_n_0 }));
  FDCE \ampli_vli_reg_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\ampli_vli_reg[9]_i_1_n_0 ),
        .Q(D[9]));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF0000)) 
    divalid_en_i_1
       (.I0(wr_cnt_reg__0[2]),
        .I1(wr_cnt_reg__0[1]),
        .I2(wr_cnt_reg__0[0]),
        .I3(divalid_en_i_2_n_0),
        .I4(rle_start),
        .I5(divalid_en_reg_n_0),
        .O(divalid_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    divalid_en_i_2
       (.I0(\rd_cnt_reg[0]_0 ),
        .I1(wr_cnt_reg__0[5]),
        .I2(wr_cnt_reg__0[4]),
        .I3(wr_cnt_reg__0[3]),
        .O(divalid_en_i_2_n_0));
  FDCE divalid_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(divalid_en_i_1_n_0),
        .Q(divalid_en_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT5 #(
    .INIT(32'h888AAAAA)) 
    divalid_i_1
       (.I0(divalid_i_2_n_0),
        .I1(RST),
        .I2(\zero_cnt_reg_n_0_[4] ),
        .I3(\zero_cnt_reg_n_0_[5] ),
        .I4(zrl_proc),
        .O(divalid_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEEE4444FAAA5500)) 
    divalid_i_2
       (.I0(RST),
        .I1(divalid_en_reg_n_0),
        .I2(\rd_cnt[5]_i_3__1_n_0 ),
        .I3(rd_en_reg_n_0),
        .I4(\rd_cnt_reg[0]_0 ),
        .I5(zrl_proc),
        .O(divalid_i_2_n_0));
  FDRE divalid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(divalid_i_1_n_0),
        .Q(\rd_cnt_reg[0]_0 ),
        .R(1'b0));
  FDCE dovalid_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dovalid_reg__0),
        .Q(dbuf_we));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    dovalid_reg_i_1
       (.I0(zrl_proc),
        .I1(\runlength_reg_reg[3]_0 ),
        .I2(\rd_cnt_reg[0]_0 ),
        .I3(\acc_reg[12]_i_3_n_0 ),
        .O(dovalid_reg_i_1_n_0));
  FDCE dovalid_reg_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(dovalid_reg_i_1_n_0),
        .Q(dovalid_reg__0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo2_wr_i_1
       (.I0(dbuf_we),
        .I1(huf_buf_sel),
        .I2(fifo2_wr),
        .O(fifo2_wr_reg));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__0_i_1
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[7]),
        .I2(prev_dc_reg_1[7]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[7]),
        .I5(DOBDO[7]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__0_i_1__0
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__0_i_2__0
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[6]),
        .I2(prev_dc_reg_1[6]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[6]),
        .I5(DOBDO[6]),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__0_i_2__1
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(i__carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__0_i_3
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[5]),
        .I2(prev_dc_reg_1[5]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[5]),
        .I5(DOBDO[5]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__0_i_4
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[4]),
        .I2(prev_dc_reg_1[4]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[4]),
        .I5(DOBDO[4]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hA695AAAAA6955555)) 
    i__carry__1_i_1
       (.I0(DOBDO[11]),
        .I1(\rle_sm_settings[cmp_idx] [0]),
        .I2(prev_dc_reg_2[11]),
        .I3(prev_dc_reg_1[11]),
        .I4(\rle_sm_settings[cmp_idx] [1]),
        .I5(prev_dc_reg_0[11]),
        .O(i__carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__1_i_2
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[10]),
        .I2(prev_dc_reg_1[10]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[10]),
        .I5(DOBDO[10]),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__1_i_3
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[9]),
        .I2(prev_dc_reg_1[9]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[9]),
        .I5(DOBDO[9]),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry__1_i_4
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[8]),
        .I2(prev_dc_reg_1[8]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[8]),
        .I5(DOBDO[8]),
        .O(i__carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hA695AAAAA6955555)) 
    i__carry__2_i_1
       (.I0(DOBDO[11]),
        .I1(\rle_sm_settings[cmp_idx] [0]),
        .I2(prev_dc_reg_2[11]),
        .I3(prev_dc_reg_1[11]),
        .I4(\rle_sm_settings[cmp_idx] [1]),
        .I5(prev_dc_reg_0[11]),
        .O(i__carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry_i_1__0
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[3]),
        .I2(prev_dc_reg_1[3]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[3]),
        .I5(DOBDO[3]),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__1
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry_i_2__0
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[2]),
        .I2(prev_dc_reg_1[2]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[2]),
        .I5(DOBDO[2]),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_2__1
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry_i_3__0
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[1]),
        .I2(prev_dc_reg_1[1]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[1]),
        .I5(DOBDO[1]),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3__1
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hD8FFD800270027FF)) 
    i__carry_i_4__0
       (.I0(\rle_sm_settings[cmp_idx] [0]),
        .I1(prev_dc_reg_2[0]),
        .I2(prev_dc_reg_1[0]),
        .I3(\rle_sm_settings[cmp_idx] [1]),
        .I4(prev_dc_reg_0[0]),
        .I5(DOBDO[0]),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_4__1
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_8
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(i__carry_i_8_n_0));
  FDCE \prev_dc_reg_0_reg[0] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[0]),
        .Q(prev_dc_reg_0[0]));
  FDCE \prev_dc_reg_0_reg[10] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[10]),
        .Q(prev_dc_reg_0[10]));
  FDCE \prev_dc_reg_0_reg[11] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[11]),
        .Q(prev_dc_reg_0[11]));
  FDCE \prev_dc_reg_0_reg[1] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[1]),
        .Q(prev_dc_reg_0[1]));
  FDCE \prev_dc_reg_0_reg[2] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[2]),
        .Q(prev_dc_reg_0[2]));
  FDCE \prev_dc_reg_0_reg[3] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[3]),
        .Q(prev_dc_reg_0[3]));
  FDCE \prev_dc_reg_0_reg[4] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[4]),
        .Q(prev_dc_reg_0[4]));
  FDCE \prev_dc_reg_0_reg[5] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[5]),
        .Q(prev_dc_reg_0[5]));
  FDCE \prev_dc_reg_0_reg[6] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[6]),
        .Q(prev_dc_reg_0[6]));
  FDCE \prev_dc_reg_0_reg[7] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[7]),
        .Q(prev_dc_reg_0[7]));
  FDCE \prev_dc_reg_0_reg[8] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[8]),
        .Q(prev_dc_reg_0[8]));
  FDCE \prev_dc_reg_0_reg[9] 
       (.C(CLK),
        .CE(\G_REG_SM[4].Reg_reg[4][cmp_idx][1] ),
        .CLR(RST),
        .D(mem_reg[9]),
        .Q(prev_dc_reg_0[9]));
  FDCE \prev_dc_reg_1_reg[0] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[0]),
        .Q(prev_dc_reg_1[0]));
  FDCE \prev_dc_reg_1_reg[10] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[10]),
        .Q(prev_dc_reg_1[10]));
  FDCE \prev_dc_reg_1_reg[11] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[11]),
        .Q(prev_dc_reg_1[11]));
  FDCE \prev_dc_reg_1_reg[1] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[1]),
        .Q(prev_dc_reg_1[1]));
  FDCE \prev_dc_reg_1_reg[2] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[2]),
        .Q(prev_dc_reg_1[2]));
  FDCE \prev_dc_reg_1_reg[3] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[3]),
        .Q(prev_dc_reg_1[3]));
  FDCE \prev_dc_reg_1_reg[4] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[4]),
        .Q(prev_dc_reg_1[4]));
  FDCE \prev_dc_reg_1_reg[5] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[5]),
        .Q(prev_dc_reg_1[5]));
  FDCE \prev_dc_reg_1_reg[6] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[6]),
        .Q(prev_dc_reg_1[6]));
  FDCE \prev_dc_reg_1_reg[7] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[7]),
        .Q(prev_dc_reg_1[7]));
  FDCE \prev_dc_reg_1_reg[8] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[8]),
        .Q(prev_dc_reg_1[8]));
  FDCE \prev_dc_reg_1_reg[9] 
       (.C(CLK),
        .CE(divalid_reg_1),
        .CLR(RST),
        .D(mem_reg[9]),
        .Q(prev_dc_reg_1[9]));
  FDCE \prev_dc_reg_2_reg[0] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[0]),
        .Q(prev_dc_reg_2[0]));
  FDCE \prev_dc_reg_2_reg[10] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[10]),
        .Q(prev_dc_reg_2[10]));
  FDCE \prev_dc_reg_2_reg[11] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[11]),
        .Q(prev_dc_reg_2[11]));
  FDCE \prev_dc_reg_2_reg[1] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[1]),
        .Q(prev_dc_reg_2[1]));
  FDCE \prev_dc_reg_2_reg[2] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[2]),
        .Q(prev_dc_reg_2[2]));
  FDCE \prev_dc_reg_2_reg[3] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[3]),
        .Q(prev_dc_reg_2[3]));
  FDCE \prev_dc_reg_2_reg[4] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[4]),
        .Q(prev_dc_reg_2[4]));
  FDCE \prev_dc_reg_2_reg[5] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[5]),
        .Q(prev_dc_reg_2[5]));
  FDCE \prev_dc_reg_2_reg[6] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[6]),
        .Q(prev_dc_reg_2[6]));
  FDCE \prev_dc_reg_2_reg[7] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[7]),
        .Q(prev_dc_reg_2[7]));
  FDCE \prev_dc_reg_2_reg[8] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[8]),
        .Q(prev_dc_reg_2[8]));
  FDCE \prev_dc_reg_2_reg[9] 
       (.C(CLK),
        .CE(divalid_reg_0),
        .CLR(RST),
        .D(mem_reg[9]),
        .Q(prev_dc_reg_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd_cnt[0]_i_1__1 
       (.I0(\rd_cnt[4]_i_2_n_0 ),
        .I1(Q[0]),
        .O(\rd_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rd_cnt[1]_i_1__1 
       (.I0(\rd_cnt[4]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\rd_cnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rd_cnt[2]_i_1__1 
       (.I0(\rd_cnt[4]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\rd_cnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rd_cnt[3]_i_1__1 
       (.I0(\rd_cnt[4]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\rd_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \rd_cnt[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\rd_cnt[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(\rd_cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \rd_cnt[4]_i_2 
       (.I0(rd_en_reg_n_0),
        .I1(\rd_cnt[5]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\rd_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    \rd_cnt[5]_i_1__1 
       (.I0(zrl_proc),
        .I1(runlength_reg1__0),
        .I2(rle_start),
        .I3(rd_en_reg_n_0),
        .I4(\rd_cnt_reg[0]_0 ),
        .I5(\rd_cnt[5]_i_3__1_n_0 ),
        .O(\rd_cnt[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \rd_cnt[5]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\rd_cnt[5]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(rd_en_reg_n_0),
        .I5(Q[5]),
        .O(\rd_cnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    \rd_cnt[5]_i_3__1 
       (.I0(_carry_n_0),
        .I1(\runlength_reg_reg[3]_0 ),
        .I2(\zero_cnt_reg_n_0_[4] ),
        .I3(\zero_cnt_reg_n_0_[5] ),
        .O(\rd_cnt[5]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rd_cnt[5]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rd_cnt[5]_i_4_n_0 ));
  FDCE \rd_cnt_reg[0] 
       (.C(CLK),
        .CE(\rd_cnt[5]_i_1__1_n_0 ),
        .CLR(RST),
        .D(\rd_cnt[0]_i_1__1_n_0 ),
        .Q(Q[0]));
  FDCE \rd_cnt_reg[1] 
       (.C(CLK),
        .CE(\rd_cnt[5]_i_1__1_n_0 ),
        .CLR(RST),
        .D(\rd_cnt[1]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \rd_cnt_reg[2] 
       (.C(CLK),
        .CE(\rd_cnt[5]_i_1__1_n_0 ),
        .CLR(RST),
        .D(\rd_cnt[2]_i_1__1_n_0 ),
        .Q(Q[2]));
  FDCE \rd_cnt_reg[3] 
       (.C(CLK),
        .CE(\rd_cnt[5]_i_1__1_n_0 ),
        .CLR(RST),
        .D(\rd_cnt[3]_i_1__1_n_0 ),
        .Q(Q[3]));
  FDCE \rd_cnt_reg[4] 
       (.C(CLK),
        .CE(\rd_cnt[5]_i_1__1_n_0 ),
        .CLR(RST),
        .D(\rd_cnt[4]_i_1__1_n_0 ),
        .Q(Q[4]));
  FDCE \rd_cnt_reg[5] 
       (.C(CLK),
        .CE(\rd_cnt[5]_i_1__1_n_0 ),
        .CLR(RST),
        .D(\rd_cnt[5]_i_2__1_n_0 ),
        .Q(Q[5]));
  LUT3 #(
    .INIT(8'hE2)) 
    rd_en_i_1__1
       (.I0(rle_start),
        .I1(rd_en_reg_n_0),
        .I2(rd_en_i_2_n_0),
        .O(rd_en_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(rd_en_i_2_n_0));
  FDCE rd_en_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(rd_en_i_1__1_n_0),
        .Q(rd_en_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    ready_pb_i_10
       (.I0(\fifo_data_in_reg[19] [0]),
        .I1(\wr_cnt_reg[5]_1 [0]),
        .I2(\wr_cnt_reg[5]_1 [1]),
        .I3(\fifo_data_in_reg[19] [1]),
        .I4(\wr_cnt_reg[5]_1 [2]),
        .I5(\fifo_data_in_reg[19] [2]),
        .O(ready_pb_i_10_n_0));
  LUT4 #(
    .INIT(16'hAA80)) 
    ready_pb_i_1__1
       (.I0(dbuf_we),
        .I1(ready_pb_i_2__1_n_0),
        .I2(ready_pb_i_3_n_0),
        .I3(ready_pb_i_4_n_0),
        .O(ready_pb0_out));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ready_pb_i_2__1
       (.I0(\wr_cnt_reg[4]_0 ),
        .I1(ready_pb_i_6_n_0),
        .I2(D[15]),
        .I3(D[14]),
        .I4(D[13]),
        .I5(D[12]),
        .O(ready_pb_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ready_pb_i_3
       (.I0(ready_pb_i_7_n_0),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .I4(D[2]),
        .I5(ready_pb_i_8_n_0),
        .O(ready_pb_i_3_n_0));
  LUT6 #(
    .INIT(64'h0114400000000000)) 
    ready_pb_i_4
       (.I0(ready_pb_i_9_n_0),
        .I1(ready_pb_i_10_n_0),
        .I2(\fifo_data_in_reg[19] [3]),
        .I3(\wr_cnt_reg[5]_1 [3]),
        .I4(\wr_cnt_reg[5]_1 [4]),
        .I5(\wr_cnt_reg[5]_1 [5]),
        .O(ready_pb_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ready_pb_i_6
       (.I0(D[11]),
        .I1(D[10]),
        .I2(D[9]),
        .I3(D[8]),
        .O(ready_pb_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ready_pb_i_7
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[5]),
        .I3(D[4]),
        .O(ready_pb_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ready_pb_i_8
       (.I0(\fifo_data_in_reg[19] [0]),
        .I1(\fifo_data_in_reg[19] [1]),
        .I2(\fifo_data_in_reg[19] [2]),
        .I3(\fifo_data_in_reg[19] [3]),
        .O(ready_pb_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    ready_pb_i_9
       (.I0(\wr_cnt_reg[5]_1 [2]),
        .I1(\fifo_data_in_reg[19] [2]),
        .I2(\fifo_data_in_reg[19] [0]),
        .I3(\wr_cnt_reg[5]_1 [0]),
        .I4(\wr_cnt_reg[5]_1 [1]),
        .I5(\fifo_data_in_reg[19] [1]),
        .O(ready_pb_i_9_n_0));
  FDCE \runlength_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg_reg_n_0_[0] ),
        .Q(\fifo_data_in_reg[19] [0]));
  LUT6 #(
    .INIT(64'hAAAEAAAE0000AAAE)) 
    \runlength_reg[0]_i_1 
       (.I0(zrl_proc),
        .I1(\rd_cnt_reg[0]_0 ),
        .I2(_carry_n_0),
        .I3(\runlength_reg_reg[3]_0 ),
        .I4(runlength_reg1__0),
        .I5(\zero_cnt_reg_n_0_[0] ),
        .O(\runlength_reg[0]_i_1_n_0 ));
  FDCE \runlength_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg_reg_n_0_[1] ),
        .Q(\fifo_data_in_reg[19] [1]));
  LUT6 #(
    .INIT(64'hAAAEAAAE0000AAAE)) 
    \runlength_reg[1]_i_1 
       (.I0(zrl_proc),
        .I1(\rd_cnt_reg[0]_0 ),
        .I2(_carry_n_0),
        .I3(\runlength_reg_reg[3]_0 ),
        .I4(runlength_reg1__0),
        .I5(\zero_cnt_reg_n_0_[1] ),
        .O(\runlength_reg[1]_i_1_n_0 ));
  FDCE \runlength_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg_reg_n_0_[2] ),
        .Q(\fifo_data_in_reg[19] [2]));
  LUT6 #(
    .INIT(64'hAAAEAAAE0000AAAE)) 
    \runlength_reg[2]_i_1 
       (.I0(zrl_proc),
        .I1(\rd_cnt_reg[0]_0 ),
        .I2(_carry_n_0),
        .I3(\runlength_reg_reg[3]_0 ),
        .I4(runlength_reg1__0),
        .I5(\zero_cnt_reg_n_0_[2] ),
        .O(\runlength_reg[2]_i_1_n_0 ));
  FDCE \runlength_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg_reg_n_0_[3] ),
        .Q(\fifo_data_in_reg[19] [3]));
  LUT6 #(
    .INIT(64'hAAAEAAAE0000AAAE)) 
    \runlength_reg[3]_i_1 
       (.I0(zrl_proc),
        .I1(\rd_cnt_reg[0]_0 ),
        .I2(_carry_n_0),
        .I3(\runlength_reg_reg[3]_0 ),
        .I4(runlength_reg1__0),
        .I5(\zero_cnt_reg_n_0_[3] ),
        .O(\runlength_reg[3]_i_1_n_0 ));
  FDCE \runlength_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[0]_i_1_n_0 ),
        .Q(\runlength_reg_reg_n_0_[0] ));
  FDCE \runlength_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[1]_i_1_n_0 ),
        .Q(\runlength_reg_reg_n_0_[1] ));
  FDCE \runlength_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[2]_i_1_n_0 ),
        .Q(\runlength_reg_reg_n_0_[2] ));
  FDCE \runlength_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\runlength_reg[3]_i_1_n_0 ),
        .Q(\runlength_reg_reg_n_0_[3] ));
  CARRY4 \size_reg2_inferred__18/i__carry 
       (.CI(1'b0),
        .CO({\size_reg2_inferred__18/i__carry_n_0 ,\size_reg2_inferred__18/i__carry_n_1 ,\size_reg2_inferred__18/i__carry_n_2 ,\size_reg2_inferred__18/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}),
        .O(\NLW_size_reg2_inferred__18/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \size_reg2_inferred__18/i__carry__0 
       (.CI(\size_reg2_inferred__18/i__carry_n_0 ),
        .CO({\NLW_size_reg2_inferred__18/i__carry__0_CO_UNCONNECTED [3],size_reg234_in,\size_reg2_inferred__18/i__carry__0_n_2 ,\size_reg2_inferred__18/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__0_n_0,i__carry__0_i_2__1_n_0}),
        .O(\NLW_size_reg2_inferred__18/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h0000000ACCCCCCCA)) 
    \size_reg[0]_i_1 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\size_reg[0]_i_2_n_0 ),
        .I2(\size_reg[0]_i_3_n_0 ),
        .I3(\size_reg[0]_i_4_n_0 ),
        .I4(\size_reg[0]_i_5_n_0 ),
        .I5(size_reg165_out),
        .O(\size_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAFF)) 
    \size_reg[0]_i_10 
       (.I0(\size_reg[3]_i_5_n_0 ),
        .I1(size_reg237_in),
        .I2(size_reg236_in),
        .I3(\size_reg[0]_i_11_n_0 ),
        .I4(\size_reg[0]_i_12_n_0 ),
        .I5(\size_reg[0]_i_13_n_0 ),
        .O(\size_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000888)) 
    \size_reg[0]_i_11 
       (.I0(size_reg2),
        .I1(size_reg210_in),
        .I2(size_reg212_in),
        .I3(size_reg213_in),
        .I4(\size_reg[0]_i_14_n_0 ),
        .I5(size_reg117_out),
        .O(\size_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    \size_reg[0]_i_12 
       (.I0(size_reg231_in),
        .I1(size_reg230_in),
        .I2(size_reg228_in),
        .I3(size_reg227_in),
        .I4(size_reg233_in),
        .I5(size_reg234_in),
        .O(\size_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000700070007000)) 
    \size_reg[0]_i_13 
       (.I0(size_reg225_in),
        .I1(size_reg224_in),
        .I2(size_reg222_in),
        .I3(size_reg221_in),
        .I4(size_reg230_in),
        .I5(size_reg231_in),
        .O(\size_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \size_reg[0]_i_14 
       (.I0(size_reg231_in),
        .I1(size_reg230_in),
        .I2(size_reg225_in),
        .I3(size_reg224_in),
        .I4(size_reg218_in),
        .I5(size_reg219_in),
        .O(\size_reg[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[0]_i_15 
       (.I0(size_reg216_in),
        .I1(size_reg215_in),
        .O(size_reg117_out));
  LUT6 #(
    .INIT(64'hAAAAAEEEAEEEAEEE)) 
    \size_reg[0]_i_2 
       (.I0(\size_reg[0]_i_7_n_0 ),
        .I1(\size_reg[0]_i_8_n_0 ),
        .I2(size_reg257_in),
        .I3(size_reg258_in),
        .I4(size_reg251_in),
        .I5(size_reg252_in),
        .O(\size_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \size_reg[0]_i_3 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .I2(\acc_reg_reg_n_0_[8] ),
        .I3(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \size_reg[0]_i_4 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .I2(\acc_reg_reg_n_0_[4] ),
        .I3(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \size_reg[0]_i_5 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .I2(\acc_reg_reg_n_0_[11] ),
        .I3(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[0]_i_6 
       (.I0(size_reg264_in),
        .I1(size_reg263_in),
        .O(size_reg165_out));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    \size_reg[0]_i_7 
       (.I0(size_reg258_in),
        .I1(size_reg257_in),
        .I2(size_reg255_in),
        .I3(size_reg254_in),
        .I4(size_reg260_in),
        .I5(size_reg261_in),
        .O(\size_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEEEAEEEAEEE)) 
    \size_reg[0]_i_8 
       (.I0(\size_reg[0]_i_9_n_0 ),
        .I1(\size_reg[0]_i_10_n_0 ),
        .I2(size_reg245_in),
        .I3(size_reg246_in),
        .I4(size_reg239_in),
        .I5(size_reg240_in),
        .O(\size_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    \size_reg[0]_i_9 
       (.I0(size_reg246_in),
        .I1(size_reg245_in),
        .I2(size_reg243_in),
        .I3(size_reg242_in),
        .I4(size_reg248_in),
        .I5(size_reg249_in),
        .O(\size_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \size_reg[1]_i_1 
       (.I0(\size_reg[1]_i_2_n_0 ),
        .I1(\size_reg[1]_i_3_n_0 ),
        .I2(\size_reg[1]_i_4_n_0 ),
        .I3(\size_reg[1]_i_5_n_0 ),
        .I4(\size_reg[3]_i_7_n_0 ),
        .I5(\size_reg[1]_i_6_n_0 ),
        .O(\size_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[1]_i_2 
       (.I0(size_reg263_in),
        .I1(size_reg264_in),
        .I2(size_reg260_in),
        .I3(size_reg261_in),
        .O(\size_reg[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[1]_i_3 
       (.I0(size_reg251_in),
        .I1(size_reg252_in),
        .I2(size_reg248_in),
        .I3(size_reg249_in),
        .O(\size_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAFAFAEAF)) 
    \size_reg[1]_i_4 
       (.I0(\size_reg[3]_i_20_n_0 ),
        .I1(\size_reg[3]_i_10_n_0 ),
        .I2(\size_reg[3]_i_5_n_0 ),
        .I3(\size_reg[1]_i_7_n_0 ),
        .I4(\size_reg[3]_i_41_n_0 ),
        .I5(\size_reg[1]_i_8_n_0 ),
        .O(\size_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[1]_i_5 
       (.I0(size_reg245_in),
        .I1(size_reg246_in),
        .I2(size_reg242_in),
        .I3(size_reg243_in),
        .O(\size_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \size_reg[1]_i_6 
       (.I0(\size_reg[0]_i_5_n_0 ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .I2(\acc_reg_reg_n_0_[3] ),
        .I3(\acc_reg_reg_n_0_[4] ),
        .I4(\acc_reg_reg_n_0_[1] ),
        .I5(\size_reg[0]_i_3_n_0 ),
        .O(\size_reg[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[1]_i_7 
       (.I0(size_reg215_in),
        .I1(size_reg216_in),
        .I2(size_reg212_in),
        .I3(size_reg213_in),
        .O(\size_reg[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[1]_i_8 
       (.I0(size_reg227_in),
        .I1(size_reg228_in),
        .I2(size_reg224_in),
        .I3(size_reg225_in),
        .O(\size_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555555D)) 
    \size_reg[2]_i_1 
       (.I0(\size_reg[3]_i_9_n_0 ),
        .I1(\size_reg[3]_i_11_n_0 ),
        .I2(\size_reg[3]_i_4_n_0 ),
        .I3(\size_reg[3]_i_10_n_0 ),
        .I4(\size_reg[3]_i_5_n_0 ),
        .I5(\size_reg[3]_i_8_n_0 ),
        .O(\size_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \size_reg[3]_i_1 
       (.I0(\size_reg[3]_i_3_n_0 ),
        .I1(\size_reg[3]_i_4_n_0 ),
        .I2(\size_reg[3]_i_5_n_0 ),
        .I3(\size_reg[3]_i_6_n_0 ),
        .I4(\size_reg[3]_i_7_n_0 ),
        .I5(\size_reg[3]_i_8_n_0 ),
        .O(size_reg0));
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[3]_i_10 
       (.I0(size_reg230_in),
        .I1(size_reg231_in),
        .I2(size_reg233_in),
        .I3(size_reg234_in),
        .O(\size_reg[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_100 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_101 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_103 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_104 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_105 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_106 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_107 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_108 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \size_reg[3]_i_11 
       (.I0(size_reg225_in),
        .I1(size_reg224_in),
        .I2(size_reg228_in),
        .I3(size_reg227_in),
        .I4(\size_reg[3]_i_41_n_0 ),
        .O(\size_reg[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_110 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_112 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_113 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_114 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_116 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_117 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_118 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_119 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_120 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_121 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_122 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_123 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_124 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_126 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_127 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_128 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_128_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_130 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_130_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_131 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_131_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_133 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_133_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_134 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_135 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_136 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_136_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_137 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_139 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_139_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_140 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_140_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_142 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_142_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_143 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_143_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_144 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_144_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_145 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_145_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_147 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_147_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_148 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \size_reg[3]_i_15 
       (.I0(size_reg213_in),
        .I1(size_reg212_in),
        .I2(size_reg216_in),
        .I3(size_reg215_in),
        .I4(size_reg1),
        .I5(size_reg19_in),
        .O(\size_reg[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_150 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_151 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_151_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_152 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_153 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_153_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_155 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_155_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_156 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_161 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_161_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_162 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_162_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_163 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_163_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_164 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_164_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_165 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_165_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_166 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_166_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_167 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_167_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_168 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_168_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_169 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_169_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_170 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_170_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_171 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_171_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_172 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_172_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_173 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_173_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_174 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_174_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_175 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_175_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_176 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_176_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_177 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_177_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_178 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_178_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_180 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_180_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_181 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_182 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_182_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_183 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_183_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_185 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_185_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_186 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_186_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_188 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_188_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_189 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_189_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_190 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_190_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_191 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_191_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_193 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_193_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_194 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_194_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_196 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_196_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_197 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_197_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_198 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404044)) 
    \size_reg[3]_i_2 
       (.I0(\size_reg[3]_i_8_n_0 ),
        .I1(\size_reg[3]_i_9_n_0 ),
        .I2(\size_reg[3]_i_4_n_0 ),
        .I3(\size_reg[3]_i_10_n_0 ),
        .I4(\size_reg[3]_i_11_n_0 ),
        .I5(\size_reg[3]_i_5_n_0 ),
        .O(\size_reg[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[3]_i_20 
       (.I0(size_reg239_in),
        .I1(size_reg240_in),
        .I2(size_reg236_in),
        .I3(size_reg237_in),
        .O(\size_reg[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_200 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_200_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_201 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_201_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_202 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_202_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_203 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_203_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_204 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_205 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_205_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_206 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_206_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_207 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_207_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_208 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_208_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_209 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_209_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \size_reg[3]_i_21 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .I2(\acc_reg_reg_n_0_[12] ),
        .I3(\acc_reg_reg_n_0_[2] ),
        .I4(\acc_reg_reg_n_0_[3] ),
        .I5(\size_reg[3]_i_81_n_0 ),
        .O(\size_reg[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_210 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_210_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_211 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_211_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_212 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_212_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_213 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_213_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_214 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_214_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_215 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_215_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_216 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_216_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_217 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_217_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_218 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_218_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_219 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_219_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_22 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_220 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_220_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_221 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_221_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_222 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_222_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_223 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_223_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_224 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_224_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_225 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_225_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_226 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_226_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_227 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_227_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_228 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_228_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_229 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_229_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_230 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_230_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_231 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_231_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_232 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_232_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_233 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_233_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_234 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_234_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_235 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_235_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_236 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_236_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_237 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_237_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_238 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_238_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_239 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_239_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_240 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_240_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_241 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_241_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_242 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_242_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_243 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_243_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_244 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_244_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_245 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_245_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_246 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_246_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_247 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_247_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_248 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_248_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_249 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_249_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_250 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_250_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_251 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_251_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_252 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_252_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_253 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_253_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_254 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_254_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_255 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_255_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_256 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_256_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_257 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_257_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_258 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_258_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_259 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_259_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_260 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_260_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_261 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_261_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_262 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_262_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_263 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_263_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_264 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_264_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_265 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_265_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_266 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_266_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_267 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_267_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_268 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_268_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_269 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_269_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_270 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_270_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_271 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_271_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_272 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_272_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_273 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_273_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_274 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_274_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_275 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_275_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_276 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_276_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_277 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_277_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_278 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_278_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_279 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_279_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_280 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_280_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_281 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_281_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_282 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_282_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_283 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_283_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_284 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_284_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_285 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_285_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_286 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_286_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_287 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_287_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_288 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_288_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_289 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_289_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_290 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_290_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_291 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_291_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_292 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_292_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_293 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_293_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_294 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_294_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_295 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_295_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_296 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_296_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_297 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_297_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_298 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_298_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_299 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_299_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \size_reg[3]_i_3 
       (.I0(\size_reg[3]_i_11_n_0 ),
        .I1(size_reg233_in),
        .I2(size_reg234_in),
        .I3(size_reg230_in),
        .I4(size_reg231_in),
        .I5(\size_reg[3]_i_15_n_0 ),
        .O(\size_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_300 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_300_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_301 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_301_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_302 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_302_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_303 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_303_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_305 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_305_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_306 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_306_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_308 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_308_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_309 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_309_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_310 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_310_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_311 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_311_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_313 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_313_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_314 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_314_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_316 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_316_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_317 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_317_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_318 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_318_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_319 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_319_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_320 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_320_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_321 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_321_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_322 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_322_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_323 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_323_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_324 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_324_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_325 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_325_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_326 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_326_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_327 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_327_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_328 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_328_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_329 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_329_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_330 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_330_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_331 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_331_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_332 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_332_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_333 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_333_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_334 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_334_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_335 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_335_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_336 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_336_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_337 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_337_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_338 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_338_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_339 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_339_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_340 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_340_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_341 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_341_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_342 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_342_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_343 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_343_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_344 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_344_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_345 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_345_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_346 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_346_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_347 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_347_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_348 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_348_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_349 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_349_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_350 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_350_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_351 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_351_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_352 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_352_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_353 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_353_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_354 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_354_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_355 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_355_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_356 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_356_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_357 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_357_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_358 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_358_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_359 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_359_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_360 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_360_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_361 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_361_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_362 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_362_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_363 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_363_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_364 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_364_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_365 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_365_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_366 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_366_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_367 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_367_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_368 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_368_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_369 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_369_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_370 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_370_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_371 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_371_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_372 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_372_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_373 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_373_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_374 
       (.I0(\acc_reg_reg_n_0_[2] ),
        .I1(\acc_reg_reg_n_0_[3] ),
        .O(\size_reg[3]_i_374_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_375 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_375_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_376 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_376_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_377 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_377_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_378 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_378_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_379 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_379_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_380 
       (.I0(\acc_reg_reg_n_0_[1] ),
        .I1(\acc_reg_reg_n_0_[0] ),
        .O(\size_reg[3]_i_380_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_381 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_381_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_382 
       (.I0(\acc_reg_reg_n_0_[5] ),
        .I1(\acc_reg_reg_n_0_[4] ),
        .O(\size_reg[3]_i_382_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_383 
       (.I0(\acc_reg_reg_n_0_[3] ),
        .I1(\acc_reg_reg_n_0_[2] ),
        .O(\size_reg[3]_i_383_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_384 
       (.I0(\acc_reg_reg_n_0_[0] ),
        .I1(\acc_reg_reg_n_0_[1] ),
        .O(\size_reg[3]_i_384_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \size_reg[3]_i_4 
       (.I0(size_reg243_in),
        .I1(size_reg242_in),
        .I2(size_reg246_in),
        .I3(size_reg245_in),
        .I4(\size_reg[3]_i_20_n_0 ),
        .O(\size_reg[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[3]_i_41 
       (.I0(size_reg221_in),
        .I1(size_reg222_in),
        .I2(size_reg218_in),
        .I3(size_reg219_in),
        .O(\size_reg[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_43 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_44 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_46 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_47 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_49 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \size_reg[3]_i_5 
       (.I0(\size_reg[3]_i_21_n_0 ),
        .I1(\size_reg[3]_i_22_n_0 ),
        .I2(\acc_reg_reg_n_0_[9] ),
        .I3(\acc_reg_reg_n_0_[8] ),
        .I4(\acc_reg_reg_n_0_[7] ),
        .I5(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_50 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_51 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_52 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_59 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \size_reg[3]_i_6 
       (.I0(size_reg2),
        .I1(size_reg210_in),
        .I2(size_reg249_in),
        .I3(size_reg248_in),
        .I4(size_reg252_in),
        .I5(size_reg251_in),
        .O(\size_reg[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_60 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_61 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_62 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_63 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_64 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_65 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_66 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_67 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_68 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_69 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \size_reg[3]_i_7 
       (.I0(size_reg257_in),
        .I1(size_reg258_in),
        .I2(size_reg254_in),
        .I3(size_reg255_in),
        .O(\size_reg[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_70 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_71 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_72 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_73 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_74 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_75 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_76 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \size_reg[3]_i_8 
       (.I0(size_reg261_in),
        .I1(size_reg260_in),
        .I2(size_reg264_in),
        .I3(size_reg263_in),
        .I4(\size_reg[1]_i_6_n_0 ),
        .O(\size_reg[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_81 
       (.I0(\acc_reg_reg_n_0_[4] ),
        .I1(\acc_reg_reg_n_0_[5] ),
        .O(\size_reg[3]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_83 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_84 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \size_reg[3]_i_86 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_87 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \size_reg[3]_i_88 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \size_reg[3]_i_89 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT5 #(
    .INIT(32'h00000777)) 
    \size_reg[3]_i_9 
       (.I0(size_reg255_in),
        .I1(size_reg254_in),
        .I2(size_reg258_in),
        .I3(size_reg257_in),
        .I4(\size_reg[1]_i_3_n_0 ),
        .O(\size_reg[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_90 
       (.I0(\acc_reg_reg_n_0_[10] ),
        .I1(\acc_reg_reg_n_0_[11] ),
        .O(\size_reg[3]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_91 
       (.I0(\acc_reg_reg_n_0_[8] ),
        .I1(\acc_reg_reg_n_0_[9] ),
        .O(\size_reg[3]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \size_reg[3]_i_92 
       (.I0(\acc_reg_reg_n_0_[6] ),
        .I1(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_93 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_94 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_95 
       (.I0(\acc_reg_reg_n_0_[9] ),
        .I1(\acc_reg_reg_n_0_[8] ),
        .O(\size_reg[3]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_96 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .I1(\acc_reg_reg_n_0_[6] ),
        .O(\size_reg[3]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_97 
       (.I0(\acc_reg_reg_n_0_[7] ),
        .O(\size_reg[3]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \size_reg[3]_i_98 
       (.I0(\acc_reg_reg_n_0_[12] ),
        .O(\size_reg[3]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \size_reg[3]_i_99 
       (.I0(\acc_reg_reg_n_0_[11] ),
        .I1(\acc_reg_reg_n_0_[10] ),
        .O(\size_reg[3]_i_99_n_0 ));
  FDCE \size_reg_reg[0] 
       (.C(CLK),
        .CE(size_reg0),
        .CLR(RST),
        .D(\size_reg[0]_i_1_n_0 ),
        .Q(D[12]));
  FDCE \size_reg_reg[1] 
       (.C(CLK),
        .CE(size_reg0),
        .CLR(RST),
        .D(\size_reg[1]_i_1_n_0 ),
        .Q(D[13]));
  FDCE \size_reg_reg[2] 
       (.C(CLK),
        .CE(size_reg0),
        .CLR(RST),
        .D(\size_reg[2]_i_1_n_0 ),
        .Q(D[14]));
  FDCE \size_reg_reg[3] 
       (.C(CLK),
        .CE(size_reg0),
        .CLR(RST),
        .D(\size_reg[3]_i_2_n_0 ),
        .Q(D[15]));
  CARRY4 \size_reg_reg[3]_i_102 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_102_n_0 ,\size_reg_reg[3]_i_102_n_1 ,\size_reg_reg[3]_i_102_n_2 ,\size_reg_reg[3]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_229_n_0 ,\size_reg[3]_i_230_n_0 ,\size_reg[3]_i_231_n_0 ,\acc_reg_reg_n_0_[5] }),
        .O(\NLW_size_reg_reg[3]_i_102_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_232_n_0 ,\size_reg[3]_i_233_n_0 ,\size_reg[3]_i_234_n_0 ,\size_reg[3]_i_235_n_0 }));
  CARRY4 \size_reg_reg[3]_i_109 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_109_n_0 ,\size_reg_reg[3]_i_109_n_1 ,\size_reg_reg[3]_i_109_n_2 ,\size_reg_reg[3]_i_109_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_236_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_109_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_237_n_0 ,\size_reg[3]_i_238_n_0 ,\size_reg[3]_i_239_n_0 ,\size_reg[3]_i_240_n_0 }));
  CARRY4 \size_reg_reg[3]_i_111 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_111_n_0 ,\size_reg_reg[3]_i_111_n_1 ,\size_reg_reg[3]_i_111_n_2 ,\size_reg_reg[3]_i_111_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_241_n_0 ,\size_reg[3]_i_242_n_0 ,\size_reg[3]_i_243_n_0 ,\acc_reg_reg_n_0_[3] }),
        .O(\NLW_size_reg_reg[3]_i_111_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_244_n_0 ,\size_reg[3]_i_245_n_0 ,\size_reg[3]_i_246_n_0 ,\size_reg[3]_i_247_n_0 }));
  CARRY4 \size_reg_reg[3]_i_115 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_115_n_0 ,\size_reg_reg[3]_i_115_n_1 ,\size_reg_reg[3]_i_115_n_2 ,\size_reg_reg[3]_i_115_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_248_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_115_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_249_n_0 ,\size_reg[3]_i_250_n_0 ,\size_reg[3]_i_251_n_0 ,\size_reg[3]_i_252_n_0 }));
  CARRY4 \size_reg_reg[3]_i_12 
       (.CI(\size_reg_reg[3]_i_42_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_12_CO_UNCONNECTED [3:2],size_reg233_in,\size_reg_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_43_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_44_n_0 }));
  CARRY4 \size_reg_reg[3]_i_125 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_125_n_0 ,\size_reg_reg[3]_i_125_n_1 ,\size_reg_reg[3]_i_125_n_2 ,\size_reg_reg[3]_i_125_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_253_n_0 ,\size_reg[3]_i_254_n_0 ,\size_reg[3]_i_255_n_0 ,\size_reg[3]_i_256_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_125_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_257_n_0 ,\size_reg[3]_i_258_n_0 ,\size_reg[3]_i_259_n_0 ,\size_reg[3]_i_260_n_0 }));
  CARRY4 \size_reg_reg[3]_i_129 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_129_n_0 ,\size_reg_reg[3]_i_129_n_1 ,\size_reg_reg[3]_i_129_n_2 ,\size_reg_reg[3]_i_129_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_261_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_129_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_262_n_0 ,\size_reg[3]_i_263_n_0 ,\size_reg[3]_i_264_n_0 ,\size_reg[3]_i_265_n_0 }));
  CARRY4 \size_reg_reg[3]_i_13 
       (.CI(\size_reg_reg[3]_i_45_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_13_CO_UNCONNECTED [3:2],size_reg230_in,\size_reg_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_46_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_47_n_0 }));
  CARRY4 \size_reg_reg[3]_i_132 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_132_n_0 ,\size_reg_reg[3]_i_132_n_1 ,\size_reg_reg[3]_i_132_n_2 ,\size_reg_reg[3]_i_132_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_266_n_0 ,\size_reg[3]_i_267_n_0 ,\size_reg[3]_i_268_n_0 ,\acc_reg_reg_n_0_[1] }),
        .O(\NLW_size_reg_reg[3]_i_132_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_269_n_0 ,\size_reg[3]_i_270_n_0 ,\size_reg[3]_i_271_n_0 ,\size_reg[3]_i_272_n_0 }));
  CARRY4 \size_reg_reg[3]_i_138 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_138_n_0 ,\size_reg_reg[3]_i_138_n_1 ,\size_reg_reg[3]_i_138_n_2 ,\size_reg_reg[3]_i_138_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_273_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_138_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_274_n_0 ,\size_reg[3]_i_275_n_0 ,\size_reg[3]_i_276_n_0 ,\size_reg[3]_i_277_n_0 }));
  CARRY4 \size_reg_reg[3]_i_14 
       (.CI(\size_reg_reg[3]_i_48_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_14_CO_UNCONNECTED [3],size_reg231_in,\size_reg_reg[3]_i_14_n_2 ,\size_reg_reg[3]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_49_n_0 ,\size_reg[3]_i_50_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_14_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_51_n_0 ,\size_reg[3]_i_52_n_0 }));
  CARRY4 \size_reg_reg[3]_i_141 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_141_n_0 ,\size_reg_reg[3]_i_141_n_1 ,\size_reg_reg[3]_i_141_n_2 ,\size_reg_reg[3]_i_141_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_278_n_0 ,\size_reg[3]_i_279_n_0 ,1'b0,\size_reg[3]_i_280_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_141_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_281_n_0 ,\size_reg[3]_i_282_n_0 ,\size_reg[3]_i_283_n_0 ,\size_reg[3]_i_284_n_0 }));
  CARRY4 \size_reg_reg[3]_i_146 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_146_n_0 ,\size_reg_reg[3]_i_146_n_1 ,\size_reg_reg[3]_i_146_n_2 ,\size_reg_reg[3]_i_146_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,1'b0,\size_reg[3]_i_285_n_0 ,\size_reg[3]_i_286_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_146_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_287_n_0 ,\size_reg[3]_i_288_n_0 ,\size_reg[3]_i_289_n_0 ,\size_reg[3]_i_290_n_0 }));
  CARRY4 \size_reg_reg[3]_i_149 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_149_n_0 ,\size_reg_reg[3]_i_149_n_1 ,\size_reg_reg[3]_i_149_n_2 ,\size_reg_reg[3]_i_149_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_291_n_0 ,\size_reg[3]_i_292_n_0 ,\size_reg[3]_i_293_n_0 ,\size_reg[3]_i_294_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_149_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_295_n_0 ,\size_reg[3]_i_296_n_0 ,\size_reg[3]_i_297_n_0 ,\size_reg[3]_i_298_n_0 }));
  CARRY4 \size_reg_reg[3]_i_154 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_154_n_0 ,\size_reg_reg[3]_i_154_n_1 ,\size_reg_reg[3]_i_154_n_2 ,\size_reg_reg[3]_i_154_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_299_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_154_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_300_n_0 ,\size_reg[3]_i_301_n_0 ,\size_reg[3]_i_302_n_0 ,\size_reg[3]_i_303_n_0 }));
  CARRY4 \size_reg_reg[3]_i_157 
       (.CI(\size_reg_reg[3]_i_304_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_157_CO_UNCONNECTED [3:2],size_reg221_in,\size_reg_reg[3]_i_157_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_305_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_157_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_306_n_0 }));
  CARRY4 \size_reg_reg[3]_i_158 
       (.CI(\size_reg_reg[3]_i_307_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_158_CO_UNCONNECTED [3],size_reg222_in,\size_reg_reg[3]_i_158_n_2 ,\size_reg_reg[3]_i_158_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_308_n_0 ,\size_reg[3]_i_309_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_158_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_310_n_0 ,\size_reg[3]_i_311_n_0 }));
  CARRY4 \size_reg_reg[3]_i_159 
       (.CI(\size_reg_reg[3]_i_312_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_159_CO_UNCONNECTED [3:2],size_reg218_in,\size_reg_reg[3]_i_159_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_313_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_159_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_314_n_0 }));
  CARRY4 \size_reg_reg[3]_i_16 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_16_CO_UNCONNECTED [3:2],size_reg243_in,\size_reg_reg[3]_i_16_n_3 }),
        .CYINIT(\size_reg[3]_i_59_n_0 ),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_60_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_16_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_61_n_0 ,\size_reg[3]_i_62_n_0 }));
  CARRY4 \size_reg_reg[3]_i_160 
       (.CI(\size_reg_reg[3]_i_315_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_160_CO_UNCONNECTED [3],size_reg219_in,\size_reg_reg[3]_i_160_n_2 ,\size_reg_reg[3]_i_160_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_316_n_0 ,\size_reg[3]_i_317_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_160_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_318_n_0 ,\size_reg[3]_i_319_n_0 }));
  CARRY4 \size_reg_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_17_CO_UNCONNECTED [3],size_reg242_in,\size_reg_reg[3]_i_17_n_2 ,\size_reg_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\acc_reg_reg_n_0_[12] ,1'b0,\size_reg[3]_i_63_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({1'b0,\size_reg[3]_i_64_n_0 ,\size_reg[3]_i_65_n_0 ,\size_reg[3]_i_66_n_0 }));
  CARRY4 \size_reg_reg[3]_i_179 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_179_n_0 ,\size_reg_reg[3]_i_179_n_1 ,\size_reg_reg[3]_i_179_n_2 ,\size_reg_reg[3]_i_179_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_320_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_179_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_321_n_0 ,\size_reg[3]_i_322_n_0 ,\size_reg[3]_i_323_n_0 ,\size_reg[3]_i_324_n_0 }));
  CARRY4 \size_reg_reg[3]_i_18 
       (.CI(1'b0),
        .CO({size_reg246_in,\size_reg_reg[3]_i_18_n_1 ,\size_reg_reg[3]_i_18_n_2 ,\size_reg_reg[3]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\size_reg[3]_i_67_n_0 ,\size_reg[3]_i_68_n_0 ,\acc_reg_reg_n_0_[7] }),
        .O(\NLW_size_reg_reg[3]_i_18_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_69_n_0 ,\size_reg[3]_i_70_n_0 ,\size_reg[3]_i_71_n_0 ,\size_reg[3]_i_72_n_0 }));
  CARRY4 \size_reg_reg[3]_i_184 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_184_n_0 ,\size_reg_reg[3]_i_184_n_1 ,\size_reg_reg[3]_i_184_n_2 ,\size_reg_reg[3]_i_184_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({\size_reg[3]_i_325_n_0 ,\size_reg[3]_i_326_n_0 ,\size_reg[3]_i_327_n_0 ,\size_reg[3]_i_328_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_184_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_329_n_0 ,\size_reg[3]_i_330_n_0 ,\size_reg[3]_i_331_n_0 ,\size_reg[3]_i_332_n_0 }));
  CARRY4 \size_reg_reg[3]_i_187 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_187_n_0 ,\size_reg_reg[3]_i_187_n_1 ,\size_reg_reg[3]_i_187_n_2 ,\size_reg_reg[3]_i_187_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_333_n_0 ,1'b0,1'b0,\size_reg[3]_i_334_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_187_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_335_n_0 ,\size_reg[3]_i_336_n_0 ,\size_reg[3]_i_337_n_0 ,\size_reg[3]_i_338_n_0 }));
  CARRY4 \size_reg_reg[3]_i_19 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_19_CO_UNCONNECTED [3],size_reg245_in,\size_reg_reg[3]_i_19_n_2 ,\size_reg_reg[3]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\acc_reg_reg_n_0_[12] ,1'b0,\size_reg[3]_i_73_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_19_O_UNCONNECTED [3:0]),
        .S({1'b0,\size_reg[3]_i_74_n_0 ,\size_reg[3]_i_75_n_0 ,\size_reg[3]_i_76_n_0 }));
  CARRY4 \size_reg_reg[3]_i_192 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_192_n_0 ,\size_reg_reg[3]_i_192_n_1 ,\size_reg_reg[3]_i_192_n_2 ,\size_reg_reg[3]_i_192_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,\size_reg[3]_i_339_n_0 ,\size_reg[3]_i_340_n_0 ,\size_reg[3]_i_341_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_192_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_342_n_0 ,\size_reg[3]_i_343_n_0 ,\size_reg[3]_i_344_n_0 ,\size_reg[3]_i_345_n_0 }));
  CARRY4 \size_reg_reg[3]_i_195 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_195_n_0 ,\size_reg_reg[3]_i_195_n_1 ,\size_reg_reg[3]_i_195_n_2 ,\size_reg_reg[3]_i_195_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({\size_reg[3]_i_346_n_0 ,\size_reg[3]_i_347_n_0 ,\size_reg[3]_i_348_n_0 ,\size_reg[3]_i_349_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_195_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_350_n_0 ,\size_reg[3]_i_351_n_0 ,\size_reg[3]_i_352_n_0 ,\size_reg[3]_i_353_n_0 }));
  CARRY4 \size_reg_reg[3]_i_199 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_199_n_0 ,\size_reg_reg[3]_i_199_n_1 ,\size_reg_reg[3]_i_199_n_2 ,\size_reg_reg[3]_i_199_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_354_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_199_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_355_n_0 ,\size_reg[3]_i_356_n_0 ,\size_reg[3]_i_357_n_0 ,\size_reg[3]_i_358_n_0 }));
  CARRY4 \size_reg_reg[3]_i_23 
       (.CI(\size_reg_reg[3]_i_82_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_23_CO_UNCONNECTED [3:2],size_reg2,\size_reg_reg[3]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_83_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_23_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_84_n_0 }));
  CARRY4 \size_reg_reg[3]_i_24 
       (.CI(\size_reg_reg[3]_i_85_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_24_CO_UNCONNECTED [3],size_reg210_in,\size_reg_reg[3]_i_24_n_2 ,\size_reg_reg[3]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_86_n_0 ,\size_reg[3]_i_87_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_24_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_88_n_0 ,\size_reg[3]_i_89_n_0 }));
  CARRY4 \size_reg_reg[3]_i_25 
       (.CI(1'b0),
        .CO({size_reg249_in,\size_reg_reg[3]_i_25_n_1 ,\size_reg_reg[3]_i_25_n_2 ,\size_reg_reg[3]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\size_reg[3]_i_90_n_0 ,\size_reg[3]_i_91_n_0 ,\size_reg[3]_i_92_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_25_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_93_n_0 ,\size_reg[3]_i_94_n_0 ,\size_reg[3]_i_95_n_0 ,\size_reg[3]_i_96_n_0 }));
  CARRY4 \size_reg_reg[3]_i_26 
       (.CI(1'b0),
        .CO({size_reg248_in,\size_reg_reg[3]_i_26_n_1 ,\size_reg_reg[3]_i_26_n_2 ,\size_reg_reg[3]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_reg_n_0_[12] ,1'b0,1'b0,\size_reg[3]_i_97_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_26_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_98_n_0 ,\size_reg[3]_i_99_n_0 ,\size_reg[3]_i_100_n_0 ,\size_reg[3]_i_101_n_0 }));
  CARRY4 \size_reg_reg[3]_i_27 
       (.CI(\size_reg_reg[3]_i_102_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_27_CO_UNCONNECTED [3:1],size_reg252_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\size_reg[3]_i_103_n_0 }));
  CARRY4 \size_reg_reg[3]_i_28 
       (.CI(1'b0),
        .CO({size_reg251_in,\size_reg_reg[3]_i_28_n_1 ,\size_reg_reg[3]_i_28_n_2 ,\size_reg_reg[3]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_reg_n_0_[12] ,1'b0,1'b0,\size_reg[3]_i_104_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_28_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_105_n_0 ,\size_reg[3]_i_106_n_0 ,\size_reg[3]_i_107_n_0 ,\size_reg[3]_i_108_n_0 }));
  CARRY4 \size_reg_reg[3]_i_29 
       (.CI(\size_reg_reg[3]_i_109_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_29_CO_UNCONNECTED [3:1],size_reg257_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\acc_reg_reg_n_0_[12] }),
        .O(\NLW_size_reg_reg[3]_i_29_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\size_reg[3]_i_110_n_0 }));
  CARRY4 \size_reg_reg[3]_i_30 
       (.CI(\size_reg_reg[3]_i_111_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_30_CO_UNCONNECTED [3:2],size_reg258_in,\size_reg_reg[3]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_112_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_30_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_113_n_0 ,\size_reg[3]_i_114_n_0 }));
  CARRY4 \size_reg_reg[3]_i_304 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_304_n_0 ,\size_reg_reg[3]_i_304_n_1 ,\size_reg_reg[3]_i_304_n_2 ,\size_reg_reg[3]_i_304_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,1'b0,\size_reg[3]_i_359_n_0 ,\size_reg[3]_i_360_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_304_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_361_n_0 ,\size_reg[3]_i_362_n_0 ,\size_reg[3]_i_363_n_0 ,\size_reg[3]_i_364_n_0 }));
  CARRY4 \size_reg_reg[3]_i_307 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_307_n_0 ,\size_reg_reg[3]_i_307_n_1 ,\size_reg_reg[3]_i_307_n_2 ,\size_reg_reg[3]_i_307_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_365_n_0 ,\size_reg[3]_i_366_n_0 ,1'b0,\size_reg[3]_i_367_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_307_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_368_n_0 ,\size_reg[3]_i_369_n_0 ,\size_reg[3]_i_370_n_0 ,\size_reg[3]_i_371_n_0 }));
  CARRY4 \size_reg_reg[3]_i_31 
       (.CI(\size_reg_reg[3]_i_115_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_31_CO_UNCONNECTED [3:1],size_reg254_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\acc_reg_reg_n_0_[12] }),
        .O(\NLW_size_reg_reg[3]_i_31_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\size_reg[3]_i_116_n_0 }));
  CARRY4 \size_reg_reg[3]_i_312 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_312_n_0 ,\size_reg_reg[3]_i_312_n_1 ,\size_reg_reg[3]_i_312_n_2 ,\size_reg_reg[3]_i_312_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,\size_reg[3]_i_372_n_0 ,\size_reg[3]_i_373_n_0 ,\size_reg[3]_i_374_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_312_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_375_n_0 ,\size_reg[3]_i_376_n_0 ,\size_reg[3]_i_377_n_0 ,\size_reg[3]_i_378_n_0 }));
  CARRY4 \size_reg_reg[3]_i_315 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_315_n_0 ,\size_reg_reg[3]_i_315_n_1 ,\size_reg_reg[3]_i_315_n_2 ,\size_reg_reg[3]_i_315_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_379_n_0 ,1'b0,1'b0,\size_reg[3]_i_380_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_315_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_381_n_0 ,\size_reg[3]_i_382_n_0 ,\size_reg[3]_i_383_n_0 ,\size_reg[3]_i_384_n_0 }));
  CARRY4 \size_reg_reg[3]_i_32 
       (.CI(1'b0),
        .CO({size_reg255_in,\size_reg_reg[3]_i_32_n_1 ,\size_reg_reg[3]_i_32_n_2 ,\size_reg_reg[3]_i_32_n_3 }),
        .CYINIT(\size_reg[3]_i_117_n_0 ),
        .DI({1'b0,\size_reg[3]_i_118_n_0 ,\size_reg[3]_i_119_n_0 ,\size_reg[3]_i_120_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_121_n_0 ,\size_reg[3]_i_122_n_0 ,\size_reg[3]_i_123_n_0 ,\size_reg[3]_i_124_n_0 }));
  CARRY4 \size_reg_reg[3]_i_33 
       (.CI(\size_reg_reg[3]_i_125_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_33_CO_UNCONNECTED [3:2],size_reg261_in,\size_reg_reg[3]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_126_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_33_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_127_n_0 ,\size_reg[3]_i_128_n_0 }));
  CARRY4 \size_reg_reg[3]_i_34 
       (.CI(\size_reg_reg[3]_i_129_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_34_CO_UNCONNECTED [3:2],size_reg260_in,\size_reg_reg[3]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_34_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_130_n_0 ,\size_reg[3]_i_131_n_0 }));
  CARRY4 \size_reg_reg[3]_i_35 
       (.CI(\size_reg_reg[3]_i_132_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_35_CO_UNCONNECTED [3],size_reg264_in,\size_reg_reg[3]_i_35_n_2 ,\size_reg_reg[3]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_133_n_0 ,\size_reg[3]_i_134_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_35_O_UNCONNECTED [3:0]),
        .S({1'b0,\size_reg[3]_i_135_n_0 ,\size_reg[3]_i_136_n_0 ,\size_reg[3]_i_137_n_0 }));
  CARRY4 \size_reg_reg[3]_i_36 
       (.CI(\size_reg_reg[3]_i_138_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_36_CO_UNCONNECTED [3:2],size_reg263_in,\size_reg_reg[3]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_36_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_139_n_0 ,\size_reg[3]_i_140_n_0 }));
  CARRY4 \size_reg_reg[3]_i_37 
       (.CI(\size_reg_reg[3]_i_141_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_37_CO_UNCONNECTED [3],size_reg225_in,\size_reg_reg[3]_i_37_n_2 ,\size_reg_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_142_n_0 ,\size_reg[3]_i_143_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_144_n_0 ,\size_reg[3]_i_145_n_0 }));
  CARRY4 \size_reg_reg[3]_i_38 
       (.CI(\size_reg_reg[3]_i_146_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_38_CO_UNCONNECTED [3:2],size_reg224_in,\size_reg_reg[3]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_147_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_38_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_148_n_0 }));
  CARRY4 \size_reg_reg[3]_i_39 
       (.CI(\size_reg_reg[3]_i_149_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_39_CO_UNCONNECTED [3],size_reg228_in,\size_reg_reg[3]_i_39_n_2 ,\size_reg_reg[3]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_150_n_0 ,\size_reg[3]_i_151_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_39_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_152_n_0 ,\size_reg[3]_i_153_n_0 }));
  CARRY4 \size_reg_reg[3]_i_40 
       (.CI(\size_reg_reg[3]_i_154_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_40_CO_UNCONNECTED [3:2],size_reg227_in,\size_reg_reg[3]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_155_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_40_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_156_n_0 }));
  CARRY4 \size_reg_reg[3]_i_42 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_42_n_0 ,\size_reg_reg[3]_i_42_n_1 ,\size_reg_reg[3]_i_42_n_2 ,\size_reg_reg[3]_i_42_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_42_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_162_n_0 ,\size_reg[3]_i_163_n_0 ,\size_reg[3]_i_164_n_0 ,\size_reg[3]_i_165_n_0 }));
  CARRY4 \size_reg_reg[3]_i_45 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_45_n_0 ,\size_reg_reg[3]_i_45_n_1 ,\size_reg_reg[3]_i_45_n_2 ,\size_reg_reg[3]_i_45_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_166_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_45_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_167_n_0 ,\size_reg[3]_i_168_n_0 ,\size_reg[3]_i_169_n_0 ,\size_reg[3]_i_170_n_0 }));
  CARRY4 \size_reg_reg[3]_i_48 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_48_n_0 ,\size_reg_reg[3]_i_48_n_1 ,\size_reg_reg[3]_i_48_n_2 ,\size_reg_reg[3]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\size_reg[3]_i_171_n_0 ,\size_reg[3]_i_172_n_0 ,\size_reg[3]_i_173_n_0 ,\size_reg[3]_i_174_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_48_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_175_n_0 ,\size_reg[3]_i_176_n_0 ,\size_reg[3]_i_177_n_0 ,\size_reg[3]_i_178_n_0 }));
  CARRY4 \size_reg_reg[3]_i_53 
       (.CI(\size_reg_reg[3]_i_179_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_53_CO_UNCONNECTED [3],size_reg213_in,\size_reg_reg[3]_i_53_n_2 ,\size_reg_reg[3]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_180_n_0 ,\size_reg[3]_i_181_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_53_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_182_n_0 ,\size_reg[3]_i_183_n_0 }));
  CARRY4 \size_reg_reg[3]_i_54 
       (.CI(\size_reg_reg[3]_i_184_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_54_CO_UNCONNECTED [3:2],size_reg212_in,\size_reg_reg[3]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_185_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_54_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_186_n_0 }));
  CARRY4 \size_reg_reg[3]_i_55 
       (.CI(\size_reg_reg[3]_i_187_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_55_CO_UNCONNECTED [3],size_reg216_in,\size_reg_reg[3]_i_55_n_2 ,\size_reg_reg[3]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_188_n_0 ,\size_reg[3]_i_189_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_55_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_190_n_0 ,\size_reg[3]_i_191_n_0 }));
  CARRY4 \size_reg_reg[3]_i_56 
       (.CI(\size_reg_reg[3]_i_192_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_56_CO_UNCONNECTED [3:2],size_reg215_in,\size_reg_reg[3]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_193_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_56_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_194_n_0 }));
  CARRY4 \size_reg_reg[3]_i_57 
       (.CI(\size_reg_reg[3]_i_195_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_57_CO_UNCONNECTED [3:2],size_reg1,\size_reg_reg[3]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_196_n_0 ,\size_reg[3]_i_197_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_57_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_198_n_0 }));
  CARRY4 \size_reg_reg[3]_i_58 
       (.CI(\size_reg_reg[3]_i_199_n_0 ),
        .CO({\NLW_size_reg_reg[3]_i_58_CO_UNCONNECTED [3],size_reg19_in,\size_reg_reg[3]_i_58_n_2 ,\size_reg_reg[3]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_200_n_0 ,1'b0}),
        .O(\NLW_size_reg_reg[3]_i_58_O_UNCONNECTED [3:0]),
        .S({1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_201_n_0 ,\size_reg[3]_i_202_n_0 }));
  CARRY4 \size_reg_reg[3]_i_77 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_77_CO_UNCONNECTED [3:2],size_reg239_in,\size_reg_reg[3]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_203_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_77_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_204_n_0 ,\size_reg[3]_i_205_n_0 }));
  CARRY4 \size_reg_reg[3]_i_78 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_78_CO_UNCONNECTED [3],size_reg240_in,\size_reg_reg[3]_i_78_n_2 ,\size_reg_reg[3]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\size_reg[3]_i_206_n_0 ,\acc_reg_reg_n_0_[9] }),
        .O(\NLW_size_reg_reg[3]_i_78_O_UNCONNECTED [3:0]),
        .S({1'b0,\size_reg[3]_i_207_n_0 ,\size_reg[3]_i_208_n_0 ,\size_reg[3]_i_209_n_0 }));
  CARRY4 \size_reg_reg[3]_i_79 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_79_CO_UNCONNECTED [3:2],size_reg236_in,\size_reg_reg[3]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\acc_reg_reg_n_0_[12] ,\size_reg[3]_i_210_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_79_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_211_n_0 ,\size_reg[3]_i_212_n_0 }));
  CARRY4 \size_reg_reg[3]_i_80 
       (.CI(1'b0),
        .CO({\NLW_size_reg_reg[3]_i_80_CO_UNCONNECTED [3:2],size_reg237_in,\size_reg_reg[3]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_213_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_80_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\size_reg[3]_i_214_n_0 ,\size_reg[3]_i_215_n_0 }));
  CARRY4 \size_reg_reg[3]_i_82 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_82_n_0 ,\size_reg_reg[3]_i_82_n_1 ,\size_reg_reg[3]_i_82_n_2 ,\size_reg_reg[3]_i_82_n_3 }),
        .CYINIT(\size_reg[3]_i_161_n_0 ),
        .DI({\size_reg[3]_i_216_n_0 ,\size_reg[3]_i_217_n_0 ,\size_reg[3]_i_218_n_0 ,\size_reg[3]_i_219_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_82_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_220_n_0 ,\size_reg[3]_i_221_n_0 ,\size_reg[3]_i_222_n_0 ,\size_reg[3]_i_223_n_0 }));
  CARRY4 \size_reg_reg[3]_i_85 
       (.CI(1'b0),
        .CO({\size_reg_reg[3]_i_85_n_0 ,\size_reg_reg[3]_i_85_n_1 ,\size_reg_reg[3]_i_85_n_2 ,\size_reg_reg[3]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\size_reg[3]_i_224_n_0 }),
        .O(\NLW_size_reg_reg[3]_i_85_O_UNCONNECTED [3:0]),
        .S({\size_reg[3]_i_225_n_0 ,\size_reg[3]_i_226_n_0 ,\size_reg[3]_i_227_n_0 ,\size_reg[3]_i_228_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT4 #(
    .INIT(16'hC804)) 
    \wr_cnt[0]_i_1__1 
       (.I0(wr_cnt1),
        .I1(dbuf_we),
        .I2(\fifo_data_in_reg[19] [0]),
        .I3(\wr_cnt_reg[5]_1 [0]),
        .O(\wr_cnt_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_cnt[0]_i_1__2 
       (.I0(wr_cnt_reg__0[0]),
        .O(plusOp[0]));
  LUT6 #(
    .INIT(64'h8888888282828288)) 
    \wr_cnt[1]_i_1 
       (.I0(dbuf_we),
        .I1(\wr_cnt_reg[5]_1 [1]),
        .I2(wr_cnt1),
        .I3(\fifo_data_in_reg[19] [0]),
        .I4(\wr_cnt_reg[5]_1 [0]),
        .I5(\fifo_data_in_reg[19] [1]),
        .O(\wr_cnt_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_cnt[1]_i_1__0 
       (.I0(wr_cnt_reg__0[0]),
        .I1(wr_cnt_reg__0[1]),
        .O(plusOp[1]));
  LUT5 #(
    .INIT(32'h88828288)) 
    \wr_cnt[2]_i_1 
       (.I0(dbuf_we),
        .I1(\wr_cnt_reg[5]_1 [2]),
        .I2(wr_cnt1),
        .I3(\wr_cnt[2]_i_2__0_n_0 ),
        .I4(\fifo_data_in_reg[19] [2]),
        .O(\wr_cnt_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_cnt[2]_i_1__0 
       (.I0(wr_cnt_reg__0[0]),
        .I1(wr_cnt_reg__0[1]),
        .I2(wr_cnt_reg__0[2]),
        .O(plusOp[2]));
  LUT4 #(
    .INIT(16'hFEE0)) 
    \wr_cnt[2]_i_2__0 
       (.I0(\wr_cnt_reg[5]_1 [0]),
        .I1(\fifo_data_in_reg[19] [0]),
        .I2(\wr_cnt_reg[5]_1 [1]),
        .I3(\fifo_data_in_reg[19] [1]),
        .O(\wr_cnt[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT5 #(
    .INIT(32'h88828288)) 
    \wr_cnt[3]_i_1__2 
       (.I0(dbuf_we),
        .I1(\wr_cnt_reg[5]_1 [3]),
        .I2(wr_cnt1),
        .I3(\wr_cnt[4]_i_2__0_n_0 ),
        .I4(\fifo_data_in_reg[19] [3]),
        .O(\wr_cnt_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_cnt[3]_i_1__3 
       (.I0(wr_cnt_reg__0[1]),
        .I1(wr_cnt_reg__0[0]),
        .I2(wr_cnt_reg__0[2]),
        .I3(wr_cnt_reg__0[3]),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h2222222822282828)) 
    \wr_cnt[4]_i_1__0 
       (.I0(dbuf_we),
        .I1(\wr_cnt_reg[5]_1 [4]),
        .I2(wr_cnt1),
        .I3(\fifo_data_in_reg[19] [3]),
        .I4(\wr_cnt_reg[5]_1 [3]),
        .I5(\wr_cnt[4]_i_2__0_n_0 ),
        .O(\wr_cnt_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_cnt[4]_i_1__1 
       (.I0(wr_cnt_reg__0[2]),
        .I1(wr_cnt_reg__0[0]),
        .I2(wr_cnt_reg__0[1]),
        .I3(wr_cnt_reg__0[3]),
        .I4(wr_cnt_reg__0[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'hFFFFFEE0FEE00000)) 
    \wr_cnt[4]_i_2__0 
       (.I0(\wr_cnt_reg[5]_1 [0]),
        .I1(\fifo_data_in_reg[19] [0]),
        .I2(\wr_cnt_reg[5]_1 [1]),
        .I3(\fifo_data_in_reg[19] [1]),
        .I4(\wr_cnt_reg[5]_1 [2]),
        .I5(\fifo_data_in_reg[19] [2]),
        .O(\wr_cnt[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_cnt[5]_i_1__3 
       (.I0(dbuf_we),
        .I1(rle_start),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cnt[5]_i_2__2 
       (.I0(\rd_cnt_reg[0]_0 ),
        .I1(RST),
        .O(wr_cnt0));
  LUT5 #(
    .INIT(32'h22882888)) 
    \wr_cnt[5]_i_2__3 
       (.I0(dbuf_we),
        .I1(\wr_cnt_reg[5]_1 [5]),
        .I2(wr_cnt1),
        .I3(\wr_cnt_reg[5]_1 [4]),
        .I4(\wr_cnt[5]_i_4_n_0 ),
        .O(\wr_cnt_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_cnt[5]_i_3__1 
       (.I0(\fifo_data_in_reg[19] [0]),
        .I1(\fifo_data_in_reg[19] [1]),
        .I2(\fifo_data_in_reg[19] [2]),
        .I3(\fifo_data_in_reg[19] [3]),
        .I4(\wr_cnt[5]_i_5_n_0 ),
        .O(wr_cnt1));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_cnt[5]_i_3__2 
       (.I0(wr_cnt_reg__0[3]),
        .I1(wr_cnt_reg__0[1]),
        .I2(wr_cnt_reg__0[0]),
        .I3(wr_cnt_reg__0[2]),
        .I4(wr_cnt_reg__0[4]),
        .I5(wr_cnt_reg__0[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \wr_cnt[5]_i_4 
       (.I0(\wr_cnt[4]_i_2__0_n_0 ),
        .I1(\wr_cnt_reg[5]_1 [3]),
        .I2(\fifo_data_in_reg[19] [3]),
        .O(\wr_cnt[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \wr_cnt[5]_i_5 
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\wr_cnt[5]_i_5_n_0 ));
  FDRE \wr_cnt_reg[0] 
       (.C(CLK),
        .CE(wr_cnt0),
        .D(plusOp[0]),
        .Q(wr_cnt_reg__0[0]),
        .R(SR));
  FDRE \wr_cnt_reg[1] 
       (.C(CLK),
        .CE(wr_cnt0),
        .D(plusOp[1]),
        .Q(wr_cnt_reg__0[1]),
        .R(SR));
  FDRE \wr_cnt_reg[2] 
       (.C(CLK),
        .CE(wr_cnt0),
        .D(plusOp[2]),
        .Q(wr_cnt_reg__0[2]),
        .R(SR));
  FDRE \wr_cnt_reg[3] 
       (.C(CLK),
        .CE(wr_cnt0),
        .D(plusOp[3]),
        .Q(wr_cnt_reg__0[3]),
        .R(SR));
  FDRE \wr_cnt_reg[4] 
       (.C(CLK),
        .CE(wr_cnt0),
        .D(plusOp[4]),
        .Q(wr_cnt_reg__0[4]),
        .R(SR));
  FDRE \wr_cnt_reg[5] 
       (.C(CLK),
        .CE(wr_cnt0),
        .D(plusOp[5]),
        .Q(wr_cnt_reg__0[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFFF4434)) 
    \zero_cnt[0]_i_1 
       (.I0(runlength_reg1__0),
        .I1(\zero_cnt_reg_n_0_[0] ),
        .I2(_carry_n_0),
        .I3(zrl_proc),
        .I4(\zero_cnt[0]_i_2_n_0 ),
        .I5(rle_start),
        .O(\zero_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \zero_cnt[0]_i_2 
       (.I0(\acc_reg[10]_i_3_n_0 ),
        .I1(zrl_di[1]),
        .I2(zrl_di[0]),
        .I3(zrl_di[3]),
        .I4(zrl_di[2]),
        .I5(\zero_cnt[0]_i_3_n_0 ),
        .O(\zero_cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \zero_cnt[0]_i_3 
       (.I0(zrl_di[8]),
        .I1(zrl_di[9]),
        .I2(zrl_di[10]),
        .I3(zrl_di[11]),
        .I4(\zero_cnt[0]_i_4_n_0 ),
        .O(\zero_cnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \zero_cnt[0]_i_4 
       (.I0(zrl_di[7]),
        .I1(zrl_di[6]),
        .I2(zrl_di[5]),
        .I3(zrl_di[4]),
        .O(\zero_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0110231000003300)) 
    \zero_cnt[1]_i_1 
       (.I0(zrl_proc),
        .I1(rle_start),
        .I2(\zero_cnt_reg_n_0_[0] ),
        .I3(\zero_cnt_reg_n_0_[1] ),
        .I4(runlength_reg1__0),
        .I5(_carry_n_0),
        .O(\zero_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0110231000003300)) 
    \zero_cnt[2]_i_1 
       (.I0(zrl_proc),
        .I1(rle_start),
        .I2(\zero_cnt[2]_i_2_n_0 ),
        .I3(\zero_cnt_reg_n_0_[2] ),
        .I4(runlength_reg1__0),
        .I5(_carry_n_0),
        .O(\zero_cnt[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \zero_cnt[2]_i_2 
       (.I0(\zero_cnt_reg_n_0_[1] ),
        .I1(\zero_cnt_reg_n_0_[0] ),
        .O(\zero_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0213110003030000)) 
    \zero_cnt[3]_i_1 
       (.I0(zrl_proc),
        .I1(rle_start),
        .I2(runlength_reg1__0),
        .I3(\zero_cnt[3]_i_3_n_0 ),
        .I4(\zero_cnt_reg_n_0_[3] ),
        .I5(_carry_n_0),
        .O(\zero_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \zero_cnt[3]_i_2 
       (.I0(\zero_cnt_reg_n_0_[5] ),
        .I1(\zero_cnt_reg_n_0_[4] ),
        .O(runlength_reg1__0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \zero_cnt[3]_i_3 
       (.I0(\zero_cnt_reg_n_0_[2] ),
        .I1(\zero_cnt_reg_n_0_[0] ),
        .I2(\zero_cnt_reg_n_0_[1] ),
        .O(\zero_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0011312000003030)) 
    \zero_cnt[4]_i_1 
       (.I0(zrl_proc),
        .I1(rle_start),
        .I2(\zero_cnt_reg_n_0_[5] ),
        .I3(\zero_cnt[5]_i_5_n_0 ),
        .I4(\zero_cnt_reg_n_0_[4] ),
        .I5(_carry_n_0),
        .O(\zero_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \zero_cnt[5]_i_1 
       (.I0(\zero_cnt[5]_i_3_n_0 ),
        .I1(\rd_cnt_reg[0]_0 ),
        .I2(\runlength_reg_reg[3]_0 ),
        .I3(rle_start),
        .I4(zrl_proc),
        .O(\zero_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2131303010000000)) 
    \zero_cnt[5]_i_2 
       (.I0(zrl_proc),
        .I1(rle_start),
        .I2(\zero_cnt_reg_n_0_[4] ),
        .I3(\zero_cnt[5]_i_5_n_0 ),
        .I4(_carry_n_0),
        .I5(\zero_cnt_reg_n_0_[5] ),
        .O(\zero_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \zero_cnt[5]_i_3 
       (.I0(wr_cnt_reg__0[4]),
        .I1(wr_cnt_reg__0[5]),
        .I2(\zero_cnt[5]_i_6_n_0 ),
        .I3(_carry_n_0),
        .I4(wr_cnt_reg__0[2]),
        .I5(wr_cnt_reg__0[3]),
        .O(\zero_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \zero_cnt[5]_i_4 
       (.I0(wr_cnt_reg__0[2]),
        .I1(wr_cnt_reg__0[3]),
        .I2(wr_cnt_reg__0[0]),
        .I3(wr_cnt_reg__0[1]),
        .I4(wr_cnt_reg__0[5]),
        .I5(wr_cnt_reg__0[4]),
        .O(\runlength_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \zero_cnt[5]_i_5 
       (.I0(\zero_cnt_reg_n_0_[3] ),
        .I1(\zero_cnt_reg_n_0_[1] ),
        .I2(\zero_cnt_reg_n_0_[0] ),
        .I3(\zero_cnt_reg_n_0_[2] ),
        .O(\zero_cnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zero_cnt[5]_i_6 
       (.I0(wr_cnt_reg__0[1]),
        .I1(wr_cnt_reg__0[0]),
        .O(\zero_cnt[5]_i_6_n_0 ));
  FDCE \zero_cnt_reg[0] 
       (.C(CLK),
        .CE(\zero_cnt[5]_i_1_n_0 ),
        .CLR(RST),
        .D(\zero_cnt[0]_i_1_n_0 ),
        .Q(\zero_cnt_reg_n_0_[0] ));
  FDCE \zero_cnt_reg[1] 
       (.C(CLK),
        .CE(\zero_cnt[5]_i_1_n_0 ),
        .CLR(RST),
        .D(\zero_cnt[1]_i_1_n_0 ),
        .Q(\zero_cnt_reg_n_0_[1] ));
  FDCE \zero_cnt_reg[2] 
       (.C(CLK),
        .CE(\zero_cnt[5]_i_1_n_0 ),
        .CLR(RST),
        .D(\zero_cnt[2]_i_1_n_0 ),
        .Q(\zero_cnt_reg_n_0_[2] ));
  FDCE \zero_cnt_reg[3] 
       (.C(CLK),
        .CE(\zero_cnt[5]_i_1_n_0 ),
        .CLR(RST),
        .D(\zero_cnt[3]_i_1_n_0 ),
        .Q(\zero_cnt_reg_n_0_[3] ));
  FDCE \zero_cnt_reg[4] 
       (.C(CLK),
        .CE(\zero_cnt[5]_i_1_n_0 ),
        .CLR(RST),
        .D(\zero_cnt[4]_i_1_n_0 ),
        .Q(\zero_cnt_reg_n_0_[4] ));
  FDCE \zero_cnt_reg[5] 
       (.C(CLK),
        .CE(\zero_cnt[5]_i_1_n_0 ),
        .CLR(RST),
        .D(\zero_cnt[5]_i_2_n_0 ),
        .Q(\zero_cnt_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h0000000000004440)) 
    \zrl_di[11]_i_1 
       (.I0(RST),
        .I1(\rd_cnt_reg[0]_0 ),
        .I2(\zero_cnt_reg_n_0_[5] ),
        .I3(\zero_cnt_reg_n_0_[4] ),
        .I4(\runlength_reg_reg[3]_0 ),
        .I5(_carry_n_0),
        .O(\zrl_di[11]_i_1_n_0 ));
  FDRE \zrl_di_reg[0] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[0]),
        .Q(zrl_di[0]),
        .R(1'b0));
  FDRE \zrl_di_reg[10] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[10]),
        .Q(zrl_di[10]),
        .R(1'b0));
  FDRE \zrl_di_reg[11] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[11]),
        .Q(zrl_di[11]),
        .R(1'b0));
  FDRE \zrl_di_reg[1] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[1]),
        .Q(zrl_di[1]),
        .R(1'b0));
  FDRE \zrl_di_reg[2] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[2]),
        .Q(zrl_di[2]),
        .R(1'b0));
  FDRE \zrl_di_reg[3] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[3]),
        .Q(zrl_di[3]),
        .R(1'b0));
  FDRE \zrl_di_reg[4] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[4]),
        .Q(zrl_di[4]),
        .R(1'b0));
  FDRE \zrl_di_reg[5] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[5]),
        .Q(zrl_di[5]),
        .R(1'b0));
  FDRE \zrl_di_reg[6] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[6]),
        .Q(zrl_di[6]),
        .R(1'b0));
  FDRE \zrl_di_reg[7] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[7]),
        .Q(zrl_di[7]),
        .R(1'b0));
  FDRE \zrl_di_reg[8] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[8]),
        .Q(zrl_di[8]),
        .R(1'b0));
  FDRE \zrl_di_reg[9] 
       (.C(CLK),
        .CE(\zrl_di[11]_i_1_n_0 ),
        .D(DOBDO[9]),
        .Q(zrl_di[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF10FF10FF100000)) 
    zrl_proc_i_1
       (.I0(_carry_n_0),
        .I1(\runlength_reg_reg[3]_0 ),
        .I2(\rd_cnt_reg[0]_0 ),
        .I3(zrl_proc),
        .I4(\zero_cnt_reg_n_0_[5] ),
        .I5(\zero_cnt_reg_n_0_[4] ),
        .O(zrl_proc_i_1_n_0));
  FDCE zrl_proc_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(zrl_proc_i_1_n_0),
        .Q(zrl_proc));
endmodule

module design_1_JpegEnc_0_0_zigzag
   (mem_reg,
    D,
    ready_pb_reg,
    ADDRBWRADDR,
    q,
    fifo_rden_reg,
    RST,
    CLK,
    fifo_rden,
    Q,
    \wr_cnt_reg[5] ,
    \wr_cnt_reg[1] ,
    \wr_cnt_reg[0] ,
    \rd_cnt_reg[5] ,
    d);
  output mem_reg;
  output [5:0]D;
  output ready_pb_reg;
  output [5:0]ADDRBWRADDR;
  output [11:0]q;
  output fifo_rden_reg;
  input RST;
  input CLK;
  input fifo_rden;
  input [0:0]Q;
  input [5:0]\wr_cnt_reg[5] ;
  input \wr_cnt_reg[1] ;
  input \wr_cnt_reg[0] ;
  input [5:0]\rd_cnt_reg[5] ;
  input [11:0]d;

  wire [5:0]ADDRBWRADDR;
  wire CLK;
  wire [5:0]D;
  wire [0:0]Q;
  wire RST;
  wire U_FIFO_n_12;
  wire [11:0]d;
  wire fifo_rden;
  wire fifo_rden_reg;
  wire g0_b0__19_n_0;
  wire g0_b1__19_n_0;
  wire g0_b2__19_n_0;
  wire g0_b3__19_n_0;
  wire g0_b4__19_n_0;
  wire g0_b5__19_n_0;
  wire mem_reg;
  wire [11:0]q;
  wire [5:0]\rd_cnt_reg[5] ;
  wire ready_pb_reg;
  wire \wr_cnt_reg[0] ;
  wire \wr_cnt_reg[1] ;
  wire [5:0]\wr_cnt_reg[5] ;

  design_1_JpegEnc_0_0_FIFO__parameterized0 U_FIFO
       (.CLK(CLK),
        .E(U_FIFO_n_12),
        .Q(Q),
        .RST(RST),
        .d(d),
        .fifo_rden(fifo_rden),
        .fifo_rden_reg(fifo_rden_reg),
        .q(q));
  FDRE dovalid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(U_FIFO_n_12),
        .Q(mem_reg),
        .R(RST));
  LUT6 #(
    .INIT(64'hB56AAD55554AA952)) 
    g0_b0__19
       (.I0(\rd_cnt_reg[5] [0]),
        .I1(\rd_cnt_reg[5] [1]),
        .I2(\rd_cnt_reg[5] [2]),
        .I3(\rd_cnt_reg[5] [3]),
        .I4(\rd_cnt_reg[5] [4]),
        .I5(\rd_cnt_reg[5] [5]),
        .O(g0_b0__19_n_0));
  LUT6 #(
    .INIT(64'hF8F39E63398630E0)) 
    g0_b1__19
       (.I0(\rd_cnt_reg[5] [0]),
        .I1(\rd_cnt_reg[5] [1]),
        .I2(\rd_cnt_reg[5] [2]),
        .I3(\rd_cnt_reg[5] [3]),
        .I4(\rd_cnt_reg[5] [4]),
        .I5(\rd_cnt_reg[5] [5]),
        .O(g0_b1__19_n_0));
  LUT6 #(
    .INIT(64'hFFFC7F80FE01C000)) 
    g0_b2__19
       (.I0(\rd_cnt_reg[5] [0]),
        .I1(\rd_cnt_reg[5] [1]),
        .I2(\rd_cnt_reg[5] [2]),
        .I3(\rd_cnt_reg[5] [3]),
        .I4(\rd_cnt_reg[5] [4]),
        .I5(\rd_cnt_reg[5] [5]),
        .O(g0_b2__19_n_0));
  LUT6 #(
    .INIT(64'hD6AB555AA5552A94)) 
    g0_b3__19
       (.I0(\rd_cnt_reg[5] [0]),
        .I1(\rd_cnt_reg[5] [1]),
        .I2(\rd_cnt_reg[5] [2]),
        .I3(\rd_cnt_reg[5] [3]),
        .I4(\rd_cnt_reg[5] [4]),
        .I5(\rd_cnt_reg[5] [5]),
        .O(g0_b3__19_n_0));
  LUT6 #(
    .INIT(64'hEF279B3CC3261B08)) 
    g0_b4__19
       (.I0(\rd_cnt_reg[5] [0]),
        .I1(\rd_cnt_reg[5] [1]),
        .I2(\rd_cnt_reg[5] [2]),
        .I3(\rd_cnt_reg[5] [3]),
        .I4(\rd_cnt_reg[5] [4]),
        .I5(\rd_cnt_reg[5] [5]),
        .O(g0_b4__19_n_0));
  LUT6 #(
    .INIT(64'hFFDFE0FF00F80400)) 
    g0_b5__19
       (.I0(\rd_cnt_reg[5] [0]),
        .I1(\rd_cnt_reg[5] [1]),
        .I2(\rd_cnt_reg[5] [2]),
        .I3(\rd_cnt_reg[5] [3]),
        .I4(\rd_cnt_reg[5] [4]),
        .I5(\rd_cnt_reg[5] [5]),
        .O(g0_b5__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ready_pb_i_1
       (.I0(mem_reg),
        .I1(\wr_cnt_reg[5] [3]),
        .I2(\wr_cnt_reg[5] [5]),
        .I3(\wr_cnt_reg[1] ),
        .O(ready_pb_reg));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_cnt[0]_i_1 
       (.I0(mem_reg),
        .I1(\wr_cnt_reg[5] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h60)) 
    \wr_cnt[1]_i_1__1 
       (.I0(\wr_cnt_reg[5] [1]),
        .I1(\wr_cnt_reg[5] [0]),
        .I2(mem_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \wr_cnt[2]_i_1__1 
       (.I0(\wr_cnt_reg[5] [0]),
        .I1(\wr_cnt_reg[5] [1]),
        .I2(\wr_cnt_reg[5] [2]),
        .I3(mem_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \wr_cnt[3]_i_1__0 
       (.I0(mem_reg),
        .I1(\wr_cnt_reg[5] [2]),
        .I2(\wr_cnt_reg[5] [1]),
        .I3(\wr_cnt_reg[5] [0]),
        .I4(\wr_cnt_reg[5] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \wr_cnt[4]_i_1__2 
       (.I0(\wr_cnt_reg[5] [1]),
        .I1(\wr_cnt_reg[5] [0]),
        .I2(\wr_cnt_reg[5] [2]),
        .I3(\wr_cnt_reg[5] [3]),
        .I4(\wr_cnt_reg[5] [4]),
        .I5(mem_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \wr_cnt[5]_i_2__0 
       (.I0(mem_reg),
        .I1(\wr_cnt_reg[5] [4]),
        .I2(\wr_cnt_reg[5] [3]),
        .I3(\wr_cnt_reg[5] [2]),
        .I4(\wr_cnt_reg[0] ),
        .I5(\wr_cnt_reg[5] [5]),
        .O(D[5]));
  FDRE \zz_rd_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(g0_b0__19_n_0),
        .Q(ADDRBWRADDR[0]),
        .R(RST));
  FDRE \zz_rd_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(g0_b1__19_n_0),
        .Q(ADDRBWRADDR[1]),
        .R(RST));
  FDRE \zz_rd_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(g0_b2__19_n_0),
        .Q(ADDRBWRADDR[2]),
        .R(RST));
  FDRE \zz_rd_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(g0_b3__19_n_0),
        .Q(ADDRBWRADDR[3]),
        .R(RST));
  FDRE \zz_rd_addr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(g0_b4__19_n_0),
        .Q(ADDRBWRADDR[4]),
        .R(RST));
  FDRE \zz_rd_addr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(g0_b5__19_n_0),
        .Q(ADDRBWRADDR[5]),
        .R(RST));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
