Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 11 01:24:15 2019
| Host         : DESKTOP-MV4G04O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KeyboardMain_control_sets_placed.rpt
| Design       : KeyboardMain
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              35 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------+-------------------------------+------------------+----------------+
|       Clock Signal      |                Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG          | SegDriv/divCnt0_carry__2_n_0               | SegDriv/segmentSel[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG          | SFM/tempUni[3]_i_1_n_0                     |                               |                1 |              4 |
|  clk_IBUF_BUFG          | SFM/holdUni[3]_i_1_n_0                     |                               |                1 |              4 |
|  clk_IBUF_BUFG          | SegDriv/divCnt0_carry__2_n_0               |                               |                1 |              7 |
|  clk_IBUF_BUFG          | Reader/psdone0                             |                               |                3 |              8 |
|  clk_IBUF_BUFG          | Reader/dbps2clk/E[0]                       | Reader/dbps2clk/SR[0]         |                3 |             10 |
| ~Reader/dbps2clk/fpsclk |                                            |                               |                6 |             11 |
|  clk_IBUF_BUFG          | Reader/dbps2clk/sel                        | Reader/dbps2clk/counter_set   |                3 |             11 |
|  clk_IBUF_BUFG          | Reader/dbps2din/counter_out[10]_i_2__0_n_0 | Reader/dbps2din/counter_set   |                2 |             11 |
|  clk_IBUF_BUFG          | SFM/tempTen                                |                               |                2 |             12 |
|  clk_IBUF_BUFG          |                                            |                               |                8 |             18 |
|  clk_IBUF_BUFG          |                                            | SegDriv/divCnt0_carry__2_n_0  |                8 |             32 |
+-------------------------+--------------------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     3 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


