// Seed: 1769078241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  inout tri id_3;
  inout reg id_2;
  output supply1 id_1;
  assign id_1 = -1;
  logic id_5;
  ;
  always @(posedge 1) begin : LABEL_0
    id_2 <= 1;
  end
  assign id_4 = 1 >> id_3;
  assign id_5[1'b0] = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_5,
      id_3
  );
  tri1 id_6;
  wire id_7;
  ;
  assign id_3 = id_6 - -1;
  assign id_6 = 1'b0 ? 1 : id_6 == -1 ^ 1;
  wire  id_8;
  logic id_9;
  ;
endmodule
