From e1ea887aa60d8fb7ce3f8e9e52e0198e6fa5d245 Mon Sep 17 00:00:00 2001
From: Erik Schumacher <erik.schumacher@iris-sensing.com>
Date: Tue, 25 Jun 2024 13:38:08 +0000
Subject: [PATCH] tc358746.c: Implement hsync/vsync polarity config

Use bus flags to set HVALIDP and VVALIDP registers
---
 drivers/media/i2c/tc358746.c | 30 ++++++++++++++++++++++++++++--
 1 file changed, 28 insertions(+), 2 deletions(-)

diff --git a/drivers/media/i2c/tc358746.c b/drivers/media/i2c/tc358746.c
index 2ef5f59cbe7b..ecaace23c621 100644
--- a/drivers/media/i2c/tc358746.c
+++ b/drivers/media/i2c/tc358746.c
@@ -40,6 +40,8 @@
 #define		PDATAF_MODE2		2
 #define		PDATAF(val)		FIELD_PREP(PDATAF_MASK, (val))
 #define		PPEN			BIT(6)
+#define		VVALIDP			BIT(5)
+#define		HVALIDP			BIT(4)
 #define		DATALANE_MASK		GENMASK(1, 0)
 
 #define FIFOCTL_REG			0x0006
@@ -160,6 +162,7 @@ struct tc358746 {
 	u8				pll_post_div;
 	u16				pll_pre_div;
 	u16				pll_mul;
+	u16				conf_vh_validp;
 
 #define TC358746_VB_MAX_SIZE		(511 * 32)
 #define TC358746_VB_DEFAULT_SIZE	  (1 * 32)
@@ -443,9 +446,14 @@ static int tc358746_apply_misc_config(struct tc358746 *tc358746)
 	if (err)
 		goto out;
 
-	val = PDATAF(fmt->pdataf);
+	val = PDATAF(fmt->pdataf) | tc358746->conf_vh_validp;
 	dev_dbg(dev, "CONFCTL[PDATAF]: 0x%x\n", fmt->pdataf);
-	err = tc358746_update_bits(tc358746, CONFCTL_REG, PDATAF_MASK, val);
+	dev_dbg(dev, "CONFCTL[VVALIDP]: 0x%x\n",
+		(tc358746->conf_vh_validp & VVALIDP) ? 1 : 0);
+	dev_dbg(dev, "CONFCTL[HVALIDP]: 0x%x\n",
+		(tc358746->conf_vh_validp & HVALIDP) ? 1 : 0);
+	err = tc358746_update_bits(tc358746, CONFCTL_REG,
+		PDATAF_MASK | VVALIDP | HVALIDP, val);
 	if (err)
 		goto out;
 
@@ -1491,6 +1499,8 @@ static int tc358746_async_register(struct tc358746 *tc358746)
 	};
 	struct v4l2_async_connection *asd;
 	struct fwnode_handle *ep;
+	struct v4l2_mbus_config_parallel *bus;
+	u16 conf_vh_validp = 0;
 	int err;
 
 	ep = fwnode_graph_get_endpoint_by_id(dev_fwnode(tc358746->sd.dev),
@@ -1504,6 +1514,22 @@ static int tc358746_async_register(struct tc358746 *tc358746)
 		return err;
 	}
 
+	bus = &vep.bus.parallel;
+
+	if(!(bus->flags & (V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_LOW
+			 | V4L2_MBUS_HSYNC_ACTIVE_HIGH | V4L2_MBUS_HSYNC_ACTIVE_LOW))) {
+		v4l2_err(&tc358746->sd,
+			"Missing hsync/vsync configuration for parallel endpoint");
+		return -EINVAL;
+	}
+
+	if (bus->flags & V4L2_MBUS_VSYNC_ACTIVE_LOW)
+		conf_vh_validp |= VVALIDP;
+	if (bus->flags & V4L2_MBUS_HSYNC_ACTIVE_LOW)
+		conf_vh_validp |= HVALIDP;
+
+	tc358746->conf_vh_validp = conf_vh_validp;
+
 	v4l2_async_subdev_nf_init(&tc358746->notifier, &tc358746->sd);
 	asd = v4l2_async_nf_add_fwnode_remote(&tc358746->notifier, ep,
 					      struct v4l2_async_connection);
-- 
2.46.0

