{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653052925796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653052925807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 15:22:05 2022 " "Processing started: Fri May 20 15:22:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653052925807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653052925807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653052925807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653052926830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653052926830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constrainedwallace.vhd 0 0 " "Found 0 design units, including 0 entities, in source file constrainedwallace.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653052944656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath-rtl " "Found design unit 1: cwControlPath-rtl" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653052944666 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath " "Found entity 1: cwControlPath" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653052944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653052944666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cwControlPath " "Elaborating entity \"cwControlPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653052944724 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxControl cwControlPath.vhd(10) " "VHDL Signal Declaration warning at cwControlPath.vhd(10): used implicit default value for signal \"muxControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653052944728 "|cwControlPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "registerControl cwControlPath.vhd(11) " "VHDL Signal Declaration warning at cwControlPath.vhd(11): used implicit default value for signal \"registerControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653052944729 "|cwControlPath"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[0\] GND " "Pin \"muxControl\[0\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[1\] GND " "Pin \"muxControl\[1\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[2\] GND " "Pin \"muxControl\[2\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[3\] GND " "Pin \"muxControl\[3\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[4\] GND " "Pin \"muxControl\[4\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[5\] GND " "Pin \"muxControl\[5\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[6\] GND " "Pin \"muxControl\[6\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[7\] GND " "Pin \"muxControl\[7\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[8\] GND " "Pin \"muxControl\[8\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[9\] GND " "Pin \"muxControl\[9\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[10\] GND " "Pin \"muxControl\[10\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[11\] GND " "Pin \"muxControl\[11\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[12\] GND " "Pin \"muxControl\[12\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[13\] GND " "Pin \"muxControl\[13\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[14\] GND " "Pin \"muxControl\[14\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[15\] GND " "Pin \"muxControl\[15\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "muxControl\[16\] GND " "Pin \"muxControl\[16\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|muxControl[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[0\] GND " "Pin \"registerControl\[0\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[1\] GND " "Pin \"registerControl\[1\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[2\] GND " "Pin \"registerControl\[2\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[3\] GND " "Pin \"registerControl\[3\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[4\] GND " "Pin \"registerControl\[4\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[5\] GND " "Pin \"registerControl\[5\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[6\] GND " "Pin \"registerControl\[6\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[7\] GND " "Pin \"registerControl\[7\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[8\] GND " "Pin \"registerControl\[8\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[9\] GND " "Pin \"registerControl\[9\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[10\] GND " "Pin \"registerControl\[10\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[11\] GND " "Pin \"registerControl\[11\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[12\] GND " "Pin \"registerControl\[12\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[13\] GND " "Pin \"registerControl\[13\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[14\] GND " "Pin \"registerControl\[14\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[15\] GND " "Pin \"registerControl\[15\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[16\] GND " "Pin \"registerControl\[16\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "registerControl\[17\] GND " "Pin \"registerControl\[17\]\" is stuck at GND" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653052945866 "|cwControlPath|registerControl[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653052945866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653052946522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653052946522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkIn " "No output dependent on input pin \"clkIn\"" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653052947204 "|cwControlPath|clkIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startIn " "No output dependent on input pin \"startIn\"" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653052947204 "|cwControlPath|startIn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653052947204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653052947205 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653052947205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653052947205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653052947280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 15:22:27 2022 " "Processing ended: Fri May 20 15:22:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653052947280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653052947280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653052947280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653052947280 ""}
