Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 21 15:46:27 2021
| Host         : BENMELNICKBB53 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (9212)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9212)
---------------------------------
 There are 9212 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.319        0.000                      0                83565        0.032        0.000                      0                83565        3.000        0.000                       0                  9218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.319        0.000                      0                83565        0.106        0.000                      0                83565        3.750        0.000                       0                  9214  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.320        0.000                      0                83565        0.106        0.000                      0                83565        8.750        0.000                       0                  9214  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.319        0.000                      0                83565        0.032        0.000                      0                83565  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.471        0.000                      0                83565        0.032        0.000                      0                83565  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[13][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.610ns (15.264%)  route 3.386ns (84.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.154     1.143 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.982     3.125    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X67Y76         FDCE                                         r  my_DE_stage/regs_reg[13][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.526     3.357    my_DE_stage/clk_out1
    SLICE_X67Y76         FDCE                                         r  my_DE_stage/regs_reg[13][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.924    
                         clock uncertainty           -0.074     3.849    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.405     3.444    my_DE_stage/regs_reg[13][12]
  -------------------------------------------------------------------
                         required time                          3.444    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.610ns (15.489%)  route 3.328ns (84.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 3.547 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.249     3.067    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X67Y101        FDCE                                         r  my_DE_stage/regs_reg[5][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.716     3.547    my_DE_stage/clk_out1
    SLICE_X67Y101        FDCE                                         r  my_DE_stage/regs_reg[5][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.014    
                         clock uncertainty           -0.074     3.939    
    SLICE_X67Y101        FDCE (Setup_fdce_C_CE)      -0.405     3.534    my_DE_stage/regs_reg[5][31]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 0.456ns (5.342%)  route 8.080ns (94.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 8.298 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775    -0.941    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.080     7.594    my_MEM_stage/dmem_reg_256_511_11_11/D
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467     8.298    my_MEM_stage/dmem_reg_256_511_11_11/WCLK
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567     8.865    
                         clock uncertainty           -0.074     8.790    
    SLICE_X50Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.065    my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][13]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.610ns (15.979%)  route 3.207ns (84.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 3.364 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.128     2.946    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X65Y82         FDCE                                         r  my_DE_stage/regs_reg[5][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.533     3.364    my_DE_stage/clk_out1
    SLICE_X65Y82         FDCE                                         r  my_DE_stage/regs_reg[5][13]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.931    
                         clock uncertainty           -0.074     3.856    
    SLICE_X65Y82         FDCE (Setup_fdce_C_CE)      -0.405     3.451    my_DE_stage/regs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          3.451    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.610ns (16.130%)  route 3.172ns (83.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.092     2.910    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X61Y75         FDCE                                         r  my_DE_stage/regs_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.523     3.354    my_DE_stage/clk_out1
    SLICE_X61Y75         FDCE                                         r  my_DE_stage/regs_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.921    
                         clock uncertainty           -0.074     3.846    
    SLICE_X61Y75         FDCE (Setup_fdce_C_CE)      -0.405     3.441    my_DE_stage/regs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[12][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.294%)  route 3.478ns (85.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 3.552 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.124     1.113 r  my_MEM_stage/regs[12][31]_i_1/O
                         net (fo=32, routed)          2.074     3.186    my_DE_stage/regs_reg[12][31]_0[0]
    SLICE_X84Y102        FDCE                                         r  my_DE_stage/regs_reg[12][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.721     3.552    my_DE_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_DE_stage/regs_reg[12][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.019    
                         clock uncertainty           -0.074     3.944    
    SLICE_X84Y102        FDCE (Setup_fdce_C_CE)      -0.202     3.742    my_DE_stage/regs_reg[12][31]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 0.456ns (5.376%)  route 8.027ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775    -0.941    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.027     7.541    my_MEM_stage/dmem_reg_3072_3327_11_11/D
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.531     8.362    my_MEM_stage/dmem_reg_3072_3327_11_11/WCLK
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X58Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.129    my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.610ns (16.411%)  route 3.107ns (83.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.028     2.846    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X64Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.530     3.361    my_DE_stage/clk_out1
    SLICE_X64Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.928    
                         clock uncertainty           -0.074     3.853    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.405     3.448    my_DE_stage/regs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[7][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.610ns (16.445%)  route 3.099ns (83.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X113Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=16, routed)          0.862     0.447    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y74        LUT5 (Prop_lut5_I3_O)        0.154     0.601 r  my_MEM_stage/regs[7][31]_i_1/O
                         net (fo=32, routed)          2.238     2.838    my_DE_stage/regs_reg[7][31]_0[0]
    SLICE_X65Y79         FDCE                                         r  my_DE_stage/regs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.530     3.361    my_DE_stage/clk_out1
    SLICE_X65Y79         FDCE                                         r  my_DE_stage/regs_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.928    
                         clock uncertainty           -0.074     3.853    
    SLICE_X65Y79         FDCE (Setup_fdce_C_CE)      -0.405     3.448    my_DE_stage/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -2.838    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 0.456ns (5.431%)  route 7.940ns (94.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 8.298 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775    -0.941    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         7.940     7.454    my_MEM_stage/dmem_reg_4864_5119_11_11/D
    SLICE_X50Y51         RAMS64E                                      r  my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467     8.298    my_MEM_stage/dmem_reg_4864_5119_11_11/WCLK
    SLICE_X50Y51         RAMS64E                                      r  my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567     8.865    
                         clock uncertainty           -0.074     8.790    
    SLICE_X50Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.065    my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.635    -0.596    my_DE_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.400    my_AGEX_stage/D[6]
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.905    -0.835    my_AGEX_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.075    -0.521    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.579    -0.652    my_DE_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_DE_stage/DE_latch_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_DE_stage/DE_latch_reg[60]/Q
                         net (fo=11, routed)          0.070    -0.441    my_AGEX_stage/D[22]
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.846    -0.894    my_AGEX_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X85Y84         FDCE (Hold_fdce_C_D)         0.075    -0.577    my_AGEX_stage/AGEX_latch_reg[26]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y96    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y64    my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X91Y64     my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y68    my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y74    my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y61    my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X97Y60     my_AGEX_stage/AGEX_latch_reg[13]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y70    my_AGEX_stage/AGEX_latch_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y23    my_MEM_stage/dmem_reg_13312_13567_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y23    my_MEM_stage/dmem_reg_13312_13567_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y48    my_MEM_stage/dmem_reg_13312_13567_7_7/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y97     my_MEM_stage/dmem_reg_1536_1791_28_28/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y114    my_MEM_stage/dmem_reg_1536_1791_29_29/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y114    my_MEM_stage/dmem_reg_1536_1791_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y114    my_MEM_stage/dmem_reg_1536_1791_29_29/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y114    my_MEM_stage/dmem_reg_1536_1791_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y114    my_MEM_stage/dmem_reg_1536_1791_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y136   my_MEM_stage/dmem_reg_12544_12799_24_24/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.610ns (15.264%)  route 3.386ns (84.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 8.357 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.154     1.143 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.982     3.125    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X67Y76         FDCE                                         r  my_DE_stage/regs_reg[13][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.526     8.357    my_DE_stage/clk_out1
    SLICE_X67Y76         FDCE                                         r  my_DE_stage/regs_reg[13][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.405     8.445    my_DE_stage/regs_reg[13][12]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.610ns (15.489%)  route 3.328ns (84.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.249     3.067    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X67Y101        FDCE                                         r  my_DE_stage/regs_reg[5][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.716     8.547    my_DE_stage/clk_out1
    SLICE_X67Y101        FDCE                                         r  my_DE_stage/regs_reg[5][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X67Y101        FDCE (Setup_fdce_C_CE)      -0.405     8.535    my_DE_stage/regs_reg[5][31]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][13]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.610ns (15.979%)  route 3.207ns (84.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.364 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.128     2.946    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X65Y82         FDCE                                         r  my_DE_stage/regs_reg[5][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.533     8.364    my_DE_stage/clk_out1
    SLICE_X65Y82         FDCE                                         r  my_DE_stage/regs_reg[5][13]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X65Y82         FDCE (Setup_fdce_C_CE)      -0.405     8.452    my_DE_stage/regs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.610ns (16.130%)  route 3.172ns (83.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 8.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.092     2.910    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X61Y75         FDCE                                         r  my_DE_stage/regs_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.523     8.354    my_DE_stage/clk_out1
    SLICE_X61Y75         FDCE                                         r  my_DE_stage/regs_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.921    
                         clock uncertainty           -0.074     8.847    
    SLICE_X61Y75         FDCE (Setup_fdce_C_CE)      -0.405     8.442    my_DE_stage/regs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[12][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.294%)  route 3.478ns (85.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.124     1.113 r  my_MEM_stage/regs[12][31]_i_1/O
                         net (fo=32, routed)          2.074     3.186    my_DE_stage/regs_reg[12][31]_0[0]
    SLICE_X84Y102        FDCE                                         r  my_DE_stage/regs_reg[12][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.721     8.552    my_DE_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_DE_stage/regs_reg[12][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.019    
                         clock uncertainty           -0.074     8.945    
    SLICE_X84Y102        FDCE (Setup_fdce_C_CE)      -0.202     8.743    my_DE_stage/regs_reg[12][31]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.610ns (16.411%)  route 3.107ns (83.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.028     2.846    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X64Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.530     8.361    my_DE_stage/clk_out1
    SLICE_X64Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.405     8.449    my_DE_stage/regs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[7][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.610ns (16.445%)  route 3.099ns (83.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 8.361 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X113Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=16, routed)          0.862     0.447    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y74        LUT5 (Prop_lut5_I3_O)        0.154     0.601 r  my_MEM_stage/regs[7][31]_i_1/O
                         net (fo=32, routed)          2.238     2.838    my_DE_stage/regs_reg[7][31]_0[0]
    SLICE_X65Y79         FDCE                                         r  my_DE_stage/regs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.530     8.361    my_DE_stage/clk_out1
    SLICE_X65Y79         FDCE                                         r  my_DE_stage/regs_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X65Y79         FDCE (Setup_fdce_C_CE)      -0.405     8.449    my_DE_stage/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.838    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.610ns (15.541%)  route 3.315ns (84.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.236     3.054    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X107Y110       FDCE                                         r  my_DE_stage/regs_reg[5][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.855     8.686    my_DE_stage/clk_out1
    SLICE_X107Y110       FDCE                                         r  my_DE_stage/regs_reg[5][19]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X107Y110       FDCE (Setup_fdce_C_CE)      -0.405     8.674    my_DE_stage/regs_reg[5][19]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.610ns (15.541%)  route 3.315ns (84.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.236     3.054    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X107Y110       FDCE                                         r  my_DE_stage/regs_reg[5][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.855     8.686    my_DE_stage/clk_out1
    SLICE_X107Y110       FDCE                                         r  my_DE_stage/regs_reg[5][26]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X107Y110       FDCE (Setup_fdce_C_CE)      -0.405     8.674    my_DE_stage/regs_reg[5][26]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.610ns (16.165%)  route 3.164ns (83.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.154     1.143 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.759     2.902    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X93Y97         FDCE                                         r  my_DE_stage/regs_reg[13][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.607     8.438    my_DE_stage/clk_out1
    SLICE_X93Y97         FDCE                                         r  my_DE_stage/regs_reg[13][31]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X93Y97         FDCE (Setup_fdce_C_CE)      -0.405     8.526    my_DE_stage/regs_reg[13][31]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                  5.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.618    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.378    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.635    -0.596    my_DE_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.400    my_AGEX_stage/D[6]
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.905    -0.835    my_AGEX_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.075    -0.521    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.620    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.506    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.579    -0.652    my_DE_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_DE_stage/DE_latch_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_DE_stage/DE_latch_reg[60]/Q
                         net (fo=11, routed)          0.070    -0.441    my_AGEX_stage/D[22]
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.846    -0.894    my_AGEX_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X85Y84         FDCE (Hold_fdce_C_D)         0.075    -0.577    my_AGEX_stage/AGEX_latch_reg[26]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y96    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X101Y64    my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X91Y64     my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y68    my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X101Y74    my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y61    my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X97Y60     my_AGEX_stage/AGEX_latch_reg[13]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y70    my_AGEX_stage/AGEX_latch_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y85     my_MEM_stage/dmem_reg_1024_1279_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y85     my_MEM_stage/dmem_reg_1024_1279_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y85     my_MEM_stage/dmem_reg_1024_1279_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y85     my_MEM_stage/dmem_reg_1024_1279_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y34     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y16     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y16     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y32    my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y23    my_MEM_stage/dmem_reg_13312_13567_5_5/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.610ns (15.264%)  route 3.386ns (84.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.154     1.143 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.982     3.125    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X67Y76         FDCE                                         r  my_DE_stage/regs_reg[13][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.526     3.357    my_DE_stage/clk_out1
    SLICE_X67Y76         FDCE                                         r  my_DE_stage/regs_reg[13][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.924    
                         clock uncertainty           -0.074     3.849    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.405     3.444    my_DE_stage/regs_reg[13][12]
  -------------------------------------------------------------------
                         required time                          3.444    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.610ns (15.489%)  route 3.328ns (84.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 3.547 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.249     3.067    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X67Y101        FDCE                                         r  my_DE_stage/regs_reg[5][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.716     3.547    my_DE_stage/clk_out1
    SLICE_X67Y101        FDCE                                         r  my_DE_stage/regs_reg[5][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.014    
                         clock uncertainty           -0.074     3.939    
    SLICE_X67Y101        FDCE (Setup_fdce_C_CE)      -0.405     3.534    my_DE_stage/regs_reg[5][31]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 0.456ns (5.342%)  route 8.080ns (94.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 8.298 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775    -0.941    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.080     7.594    my_MEM_stage/dmem_reg_256_511_11_11/D
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467     8.298    my_MEM_stage/dmem_reg_256_511_11_11/WCLK
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567     8.865    
                         clock uncertainty           -0.074     8.790    
    SLICE_X50Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.065    my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][13]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.610ns (15.979%)  route 3.207ns (84.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 3.364 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.128     2.946    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X65Y82         FDCE                                         r  my_DE_stage/regs_reg[5][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.533     3.364    my_DE_stage/clk_out1
    SLICE_X65Y82         FDCE                                         r  my_DE_stage/regs_reg[5][13]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.931    
                         clock uncertainty           -0.074     3.856    
    SLICE_X65Y82         FDCE (Setup_fdce_C_CE)      -0.405     3.451    my_DE_stage/regs_reg[5][13]
  -------------------------------------------------------------------
                         required time                          3.451    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.610ns (16.130%)  route 3.172ns (83.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.092     2.910    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X61Y75         FDCE                                         r  my_DE_stage/regs_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.523     3.354    my_DE_stage/clk_out1
    SLICE_X61Y75         FDCE                                         r  my_DE_stage/regs_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.921    
                         clock uncertainty           -0.074     3.846    
    SLICE_X61Y75         FDCE (Setup_fdce_C_CE)      -0.405     3.441    my_DE_stage/regs_reg[5][12]
  -------------------------------------------------------------------
                         required time                          3.441    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[12][31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.294%)  route 3.478ns (85.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 3.552 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[5]/Q
                         net (fo=16, routed)          1.404     0.989    my_MEM_stage/MEM_latch_out[5]
    SLICE_X113Y74        LUT5 (Prop_lut5_I1_O)        0.124     1.113 r  my_MEM_stage/regs[12][31]_i_1/O
                         net (fo=32, routed)          2.074     3.186    my_DE_stage/regs_reg[12][31]_0[0]
    SLICE_X84Y102        FDCE                                         r  my_DE_stage/regs_reg[12][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.721     3.552    my_DE_stage/clk_out1
    SLICE_X84Y102        FDCE                                         r  my_DE_stage/regs_reg[12][31]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.019    
                         clock uncertainty           -0.074     3.944    
    SLICE_X84Y102        FDCE (Setup_fdce_C_CE)      -0.202     3.742    my_DE_stage/regs_reg[12][31]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 0.456ns (5.376%)  route 8.027ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 8.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775    -0.941    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.027     7.541    my_MEM_stage/dmem_reg_3072_3327_11_11/D
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.531     8.362    my_MEM_stage/dmem_reg_3072_3327_11_11/WCLK
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X58Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.129    my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.610ns (16.411%)  route 3.107ns (83.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X110Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_MEM_stage/MEM_latch_reg[7]/Q
                         net (fo=16, routed)          1.079     0.664    my_MEM_stage/MEM_latch_out[7]
    SLICE_X109Y74        LUT5 (Prop_lut5_I2_O)        0.154     0.818 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.028     2.846    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X64Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.530     3.361    my_DE_stage/clk_out1
    SLICE_X64Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.928    
                         clock uncertainty           -0.074     3.853    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.405     3.448    my_DE_stage/regs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[7][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.610ns (16.445%)  route 3.099ns (83.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.845    -0.871    my_MEM_stage/clk_out1
    SLICE_X113Y74        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.415 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=16, routed)          0.862     0.447    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y74        LUT5 (Prop_lut5_I3_O)        0.154     0.601 r  my_MEM_stage/regs[7][31]_i_1/O
                         net (fo=32, routed)          2.238     2.838    my_DE_stage/regs_reg[7][31]_0[0]
    SLICE_X65Y79         FDCE                                         r  my_DE_stage/regs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.530     3.361    my_DE_stage/clk_out1
    SLICE_X65Y79         FDCE                                         r  my_DE_stage/regs_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.928    
                         clock uncertainty           -0.074     3.853    
    SLICE_X65Y79         FDCE (Setup_fdce_C_CE)      -0.405     3.448    my_DE_stage/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -2.838    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 0.456ns (5.431%)  route 7.940ns (94.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 8.298 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775    -0.941    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         7.940     7.454    my_MEM_stage/dmem_reg_4864_5119_11_11/D
    SLICE_X50Y51         RAMS64E                                      r  my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467     8.298    my_MEM_stage/dmem_reg_4864_5119_11_11/WCLK
    SLICE_X50Y51         RAMS64E                                      r  my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567     8.865    
                         clock uncertainty           -0.074     8.790    
    SLICE_X50Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.065    my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.635    -0.596    my_DE_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.400    my_AGEX_stage/D[6]
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.905    -0.835    my_AGEX_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.075    -0.447    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.579    -0.652    my_DE_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_DE_stage/DE_latch_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_DE_stage/DE_latch_reg[60]/Q
                         net (fo=11, routed)          0.070    -0.441    my_AGEX_stage/D[22]
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.846    -0.894    my_AGEX_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.074    -0.578    
    SLICE_X85Y84         FDCE (Hold_fdce_C_D)         0.075    -0.503    my_AGEX_stage/AGEX_latch_reg[26]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.536ns  (logic 0.456ns (5.342%)  route 8.080ns (94.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 18.298 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.080    17.594    my_MEM_stage/dmem_reg_256_511_11_11/D
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467    18.298    my_MEM_stage/dmem_reg_256_511_11_11/WCLK
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567    18.865    
                         clock uncertainty           -0.074    18.790    
    SLICE_X50Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.065    my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.065    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.483ns  (logic 0.456ns (5.376%)  route 8.027ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 18.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.027    17.541    my_MEM_stage/dmem_reg_3072_3327_11_11/D
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.531    18.362    my_MEM_stage/dmem_reg_3072_3327_11_11/WCLK
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567    18.929    
                         clock uncertainty           -0.074    18.854    
    SLICE_X58Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.129    my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.129    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.396ns  (logic 0.456ns (5.431%)  route 7.940ns (94.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 18.298 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         7.940    17.454    my_MEM_stage/dmem_reg_4864_5119_11_11/D
    SLICE_X50Y51         RAMS64E                                      r  my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467    18.298    my_MEM_stage/dmem_reg_4864_5119_11_11/WCLK
    SLICE_X50Y51         RAMS64E                                      r  my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567    18.865    
                         clock uncertainty           -0.074    18.790    
    SLICE_X50Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.065    my_MEM_stage/dmem_reg_4864_5119_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.065    
                         arrival time                         -17.454    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5632_5887_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.381ns  (logic 0.456ns (5.441%)  route 7.925ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 18.295 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         7.925    17.439    my_MEM_stage/dmem_reg_5632_5887_11_11/D
    SLICE_X50Y60         RAMS64E                                      r  my_MEM_stage/dmem_reg_5632_5887_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.464    18.295    my_MEM_stage/dmem_reg_5632_5887_11_11/WCLK
    SLICE_X50Y60         RAMS64E                                      r  my_MEM_stage/dmem_reg_5632_5887_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567    18.862    
                         clock uncertainty           -0.074    18.787    
    SLICE_X50Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.062    my_MEM_stage/dmem_reg_5632_5887_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.062    
                         arrival time                         -17.439    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.536ns  (logic 0.456ns (5.342%)  route 8.080ns (94.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 18.298 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.080    17.594    my_MEM_stage/dmem_reg_256_511_11_11/D
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467    18.298    my_MEM_stage/dmem_reg_256_511_11_11/WCLK
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_C/CLK
                         clock pessimism              0.567    18.865    
                         clock uncertainty           -0.074    18.790    
    SLICE_X50Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    18.352    my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.536ns  (logic 0.456ns (5.342%)  route 8.080ns (94.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 18.298 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.080    17.594    my_MEM_stage/dmem_reg_256_511_11_11/D
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.467    18.298    my_MEM_stage/dmem_reg_256_511_11_11/WCLK
    SLICE_X50Y50         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_B/CLK
                         clock pessimism              0.567    18.865    
                         clock uncertainty           -0.074    18.790    
    SLICE_X50Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    18.353    my_MEM_stage/dmem_reg_256_511_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.353    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.246ns  (logic 0.456ns (5.530%)  route 7.790ns (94.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 18.297 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         7.790    17.304    my_MEM_stage/dmem_reg_2816_3071_11_11/D
    SLICE_X50Y53         RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.466    18.297    my_MEM_stage/dmem_reg_2816_3071_11_11/WCLK
    SLICE_X50Y53         RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_11_11/RAMS64E_A/CLK
                         clock pessimism              0.567    18.864    
                         clock uncertainty           -0.074    18.789    
    SLICE_X50Y53         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.064    my_MEM_stage/dmem_reg_2816_3071_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.064    
                         arrival time                         -17.304    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.483ns  (logic 0.456ns (5.376%)  route 8.027ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 18.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.027    17.541    my_MEM_stage/dmem_reg_3072_3327_11_11/D
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.531    18.362    my_MEM_stage/dmem_reg_3072_3327_11_11/WCLK
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_C/CLK
                         clock pessimism              0.567    18.929    
                         clock uncertainty           -0.074    18.854    
    SLICE_X58Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    18.416    my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.483ns  (logic 0.456ns (5.376%)  route 8.027ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 18.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.775     9.059    my_AGEX_stage/clk_out1
    SLICE_X95Y67         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDCE (Prop_fdce_C_Q)         0.456     9.515 r  my_AGEX_stage/AGEX_latch_reg[22]/Q
                         net (fo=256, routed)         8.027    17.541    my_MEM_stage/dmem_reg_3072_3327_11_11/D
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.531    18.362    my_MEM_stage/dmem_reg_3072_3327_11_11/WCLK
    SLICE_X58Y65         RAMS64E                                      r  my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_B/CLK
                         clock pessimism              0.567    18.929    
                         clock uncertainty           -0.074    18.854    
    SLICE_X58Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    18.417    my_MEM_stage/dmem_reg_3072_3327_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.173ns  (logic 2.391ns (26.064%)  route 6.782ns (73.936%))
  Logic Levels:           8  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 9.055 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.771     9.055    my_AGEX_stage/clk_out1
    SLICE_X93Y69         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y69         FDCE (Prop_fdce_C_Q)         0.456     9.511 r  my_AGEX_stage/AGEX_latch_reg[49]/Q
                         net (fo=8195, routed)        3.180    12.691    my_MEM_stage/dmem_reg_14080_14335_23_23/A4
    SLICE_X108Y146       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.530    13.221 r  my_MEM_stage/dmem_reg_14080_14335_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000    13.221    my_MEM_stage/dmem_reg_14080_14335_23_23/OB
    SLICE_X108Y146       MUXF7 (Prop_muxf7_I0_O)      0.209    13.430 r  my_MEM_stage/dmem_reg_14080_14335_23_23/F7.A/O
                         net (fo=1, routed)           0.000    13.430    my_MEM_stage/dmem_reg_14080_14335_23_23/O1
    SLICE_X108Y146       MUXF8 (Prop_muxf8_I1_O)      0.088    13.518 r  my_MEM_stage/dmem_reg_14080_14335_23_23/F8/O
                         net (fo=1, routed)           1.345    14.863    my_MEM_stage/dmem_reg_14080_14335_23_23_n_0
    SLICE_X107Y135       LUT6 (Prop_lut6_I0_O)        0.319    15.182 r  my_MEM_stage/MEM_latch[65]_i_16/O
                         net (fo=1, routed)           0.000    15.182    my_MEM_stage/MEM_latch[65]_i_16_n_0
    SLICE_X107Y135       MUXF7 (Prop_muxf7_I1_O)      0.245    15.427 r  my_MEM_stage/MEM_latch_reg[65]_i_7/O
                         net (fo=1, routed)           0.000    15.427    my_MEM_stage/MEM_latch_reg[65]_i_7_n_0
    SLICE_X107Y135       MUXF8 (Prop_muxf8_I0_O)      0.104    15.531 r  my_MEM_stage/MEM_latch_reg[65]_i_3/O
                         net (fo=1, routed)           1.254    16.785    my_MEM_stage/MEM_latch_reg[65]_i_3_n_0
    SLICE_X105Y123       LUT6 (Prop_lut6_I0_O)        0.316    17.101 r  my_MEM_stage/MEM_latch[65]_i_2/O
                         net (fo=1, routed)           1.002    18.104    my_AGEX_stage/rd_val_MEM0[23]
    SLICE_X106Y106       LUT4 (Prop_lut4_I0_O)        0.124    18.228 r  my_AGEX_stage/MEM_latch[65]_i_1/O
                         net (fo=1, routed)           0.000    18.228    my_MEM_stage/D[23]
    SLICE_X106Y106       FDCE                                         r  my_MEM_stage/MEM_latch_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        1.857    18.688    my_MEM_stage/clk_out1
    SLICE_X106Y106       FDCE                                         r  my_MEM_stage/MEM_latch_reg[65]/C
                         clock pessimism              0.466    19.155    
                         clock uncertainty           -0.074    19.080    
    SLICE_X106Y106       FDCE (Setup_fdce_C_D)        0.031    19.111    my_MEM_stage/MEM_latch_reg[65]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -18.228    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.255%)  route 0.218ns (60.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.600    -0.631    my_AGEX_stage/clk_out1
    SLICE_X101Y69        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  my_AGEX_stage/AGEX_latch_reg[48]/Q
                         net (fo=4, routed)           0.218    -0.272    my_MEM_stage/dmem_reg_12800_13055_4_4/A3
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.868    -0.872    my_MEM_stage/dmem_reg_12800_13055_4_4/WCLK
    SLICE_X100Y69        RAMS64E                                      r  my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X100Y69        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.304    my_MEM_stage/dmem_reg_12800_13055_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.635    -0.596    my_DE_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.400    my_AGEX_stage/D[6]
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.905    -0.835    my_AGEX_stage/clk_out1
    SLICE_X109Y96        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.075    -0.447    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.598    -0.633    my_AGEX_stage/clk_out1
    SLICE_X103Y78        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  my_AGEX_stage/AGEX_latch_reg[51]/Q
                         net (fo=6, routed)           0.119    -0.374    my_MEM_stage/dmem_reg_2816_3071_16_16/A6
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.866    -0.874    my_MEM_stage/dmem_reg_2816_3071_16_16/WCLK
    SLICE_X102Y78        RAMS64E                                      r  my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X102Y78        RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.432    my_MEM_stage/dmem_reg_2816_3071_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.579    -0.652    my_DE_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_DE_stage/DE_latch_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.511 r  my_DE_stage/DE_latch_reg[60]/Q
                         net (fo=11, routed)          0.070    -0.441    my_AGEX_stage/D[22]
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9212, routed)        0.846    -0.894    my_AGEX_stage/clk_out1
    SLICE_X85Y84         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[26]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.074    -0.578    
    SLICE_X85Y84         FDCE (Hold_fdce_C_D)         0.075    -0.503    my_AGEX_stage/AGEX_latch_reg[26]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.062    





