#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 28 16:34:16 2021
# Process ID: 8368
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex
# Command line: vivado -notrace -source /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4/ddr4_ex.tcl
# Log file: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4/ddr4_ex.tcl -notrace
update_compile_order -fileset sources_1
export_ip_user_files -no_script -force
export_simulation  -lib_map_path "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.cache/compile_simlib/questa" -directory "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex" -simulator questa  -ip_user_files_dir "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files" -ipstatic_source_dir "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic" -use_ip_compiled_libs
launch_simulation
source sim_tb_top.tcl
export_ip_user_files -no_script -force
export_simulation  -lib_map_path "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.cache/compile_simlib/questa" -force -directory "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex" -simulator questa  -ip_user_files_dir "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files" -ipstatic_source_dir "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic" -use_ip_compiled_libs
close_sim
