<profile>

<section name = "Vivado HLS Report for 'convert_edge'" level="0">
<item name = "Date">Thu Jul  4 02:08:11 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">kociembaHls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.377, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2, 1, 2, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 119</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 89</column>
<column name="Register">-, -, 15, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_109">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_123">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_138">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_46">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_54">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_63">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_73">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_84">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_96">and, 0, 0, 2, 1, 1</column>
<column name="tmp_205_fu_108_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="tmp_206_fu_114_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="tmp_207_fu_120_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_208_fu_126_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_209_fu_132_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_210_fu_138_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_211_fu_144_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="tmp_212_fu_150_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_213_fu_156_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_fu_96_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="tmp_s_fu_102_p2">icmp, 0, 0, 9, 4, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_return">9, 2, 4, 8</column>
<column name="merge_reg_84">9, 2, 4, 8</column>
<column name="p_0_reg_34">50, 11, 4, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_return_preg">4, 0, 4, 0</column>
<column name="merge_reg_84">4, 0, 4, 0</column>
<column name="p_0_reg_34">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convert_edge, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convert_edge, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convert_edge, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convert_edge, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convert_edge, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convert_edge, return value</column>
<column name="ap_return">out, 4, ap_ctrl_hs, convert_edge, return value</column>
<column name="in_r">in, 4, ap_none, in_r, scalar</column>
</table>
</item>
</section>
</profile>
