INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sources_1/new/Main.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v:38]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v:42]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v:51]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v:46]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/Google Tceh/Desktop/exp6/exp6.srcs/sim_1/new/Main_tb.v:58]
