<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › dec › ioasic_ints.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ioasic_ints.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Definitions for the interrupt related bits in the I/O ASIC</span>
<span class="cm"> * interrupt status register (and the interrupt mask register, of course)</span>
<span class="cm"> *</span>
<span class="cm"> * Created with Information from:</span>
<span class="cm"> *</span>
<span class="cm"> * &quot;DEC 3000 300/400/500/600/700/800/900 AXP Models System Programmer&#39;s Manual&quot;</span>
<span class="cm"> *</span>
<span class="cm"> * and the Mach Sources</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 199x  the Anonymous</span>
<span class="cm"> * Copyright (C) 2002  Maciej W. Rozycki</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_DEC_IOASIC_INTS_H</span>
<span class="cp">#define __ASM_DEC_IOASIC_INTS_H</span>

<span class="cm">/*</span>
<span class="cm"> * The upper 16 bits are a part of the I/O ASIC&#39;s internal DMA engine</span>
<span class="cm"> * and thus are common to all I/O ASIC machines.  The exception is</span>
<span class="cm"> * the Maxine, which makes use of the FLOPPY and ISDN bits (otherwise</span>
<span class="cm"> * unused) and has a different SCC wiring.</span>
<span class="cm"> */</span>
					<span class="cm">/* all systems */</span>
<span class="cp">#define IO_INR_SCC0A_TXDMA	31	</span><span class="cm">/* SCC0A transmit page end */</span><span class="cp"></span>
<span class="cp">#define IO_INR_SCC0A_TXERR	30	</span><span class="cm">/* SCC0A transmit memory read error */</span><span class="cp"></span>
<span class="cp">#define IO_INR_SCC0A_RXDMA	29	</span><span class="cm">/* SCC0A receive half page */</span><span class="cp"></span>
<span class="cp">#define IO_INR_SCC0A_RXERR	28	</span><span class="cm">/* SCC0A receive overrun */</span><span class="cp"></span>
<span class="cp">#define IO_INR_ASC_DMA		19	</span><span class="cm">/* ASC buffer pointer loaded */</span><span class="cp"></span>
<span class="cp">#define IO_INR_ASC_ERR		18	</span><span class="cm">/* ASC page overrun */</span><span class="cp"></span>
<span class="cp">#define IO_INR_ASC_MERR		17	</span><span class="cm">/* ASC memory read error */</span><span class="cp"></span>
<span class="cp">#define IO_INR_LANCE_MERR	16	</span><span class="cm">/* LANCE memory read error */</span><span class="cp"></span>

					<span class="cm">/* except Maxine */</span>
<span class="cp">#define IO_INR_SCC1A_TXDMA	27	</span><span class="cm">/* SCC1A transmit page end */</span><span class="cp"></span>
<span class="cp">#define IO_INR_SCC1A_TXERR	26	</span><span class="cm">/* SCC1A transmit memory read error */</span><span class="cp"></span>
<span class="cp">#define IO_INR_SCC1A_RXDMA	25	</span><span class="cm">/* SCC1A receive half page */</span><span class="cp"></span>
<span class="cp">#define IO_INR_SCC1A_RXERR	24	</span><span class="cm">/* SCC1A receive overrun */</span><span class="cp"></span>
<span class="cp">#define IO_INR_RES_23		23	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_INR_RES_22		22	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_INR_RES_21		21	</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_INR_RES_20		20	</span><span class="cm">/* unused */</span><span class="cp"></span>

					<span class="cm">/* Maxine */</span>
<span class="cp">#define IO_INR_AB_TXDMA		27	</span><span class="cm">/* ACCESS.bus transmit page end */</span><span class="cp"></span>
<span class="cp">#define IO_INR_AB_TXERR		26	</span><span class="cm">/* ACCESS.bus xmit memory read error */</span><span class="cp"></span>
<span class="cp">#define IO_INR_AB_RXDMA		25	</span><span class="cm">/* ACCESS.bus receive half page */</span><span class="cp"></span>
<span class="cp">#define IO_INR_AB_RXERR		24	</span><span class="cm">/* ACCESS.bus receive overrun */</span><span class="cp"></span>
<span class="cp">#define IO_INR_FLOPPY_ERR	23	</span><span class="cm">/* FDC error */</span><span class="cp"></span>
<span class="cp">#define IO_INR_ISDN_TXDMA	22	</span><span class="cm">/* ISDN xmit buffer pointer loaded */</span><span class="cp"></span>
<span class="cp">#define IO_INR_ISDN_RXDMA	21	</span><span class="cm">/* ISDN recv buffer pointer loaded */</span><span class="cp"></span>
<span class="cp">#define IO_INR_ISDN_ERR		20	</span><span class="cm">/* ISDN memory read/overrun error */</span><span class="cp"></span>

<span class="cp">#define IO_INR_DMA		16	</span><span class="cm">/* first DMA IRQ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The lower 16 bits are system-specific and thus defined in</span>
<span class="cm"> * system-specific headers.</span>
<span class="cm"> */</span>


<span class="cp">#define IO_IRQ_BASE		8	</span><span class="cm">/* first IRQ assigned to I/O ASIC */</span><span class="cp"></span>
<span class="cp">#define IO_IRQ_LINES		32	</span><span class="cm">/* number of I/O ASIC interrupts */</span><span class="cp"></span>

<span class="cp">#define IO_IRQ_NR(n)		((n) + IO_IRQ_BASE)</span>
<span class="cp">#define IO_IRQ_MASK(n)		(1 &lt;&lt; (n))</span>
<span class="cp">#define IO_IRQ_ALL		0x0000ffff</span>
<span class="cp">#define IO_IRQ_DMA		0xffff0000</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_DEC_IOASIC_INTS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
