

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4'
================================================================
* Date:           Thu Apr 27 10:52:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3_VITIS_LOOP_156_4  |       37|       37|         3|          1|          1|    36|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    236|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln154_1_fu_162_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln154_fu_171_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln155_1_fu_195_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln155_fu_120_p2       |         +|   0|  0|  13|           5|           5|
    |add_ln156_fu_251_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln157_1_fu_304_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln157_fu_315_p2       |         +|   0|  0|  15|           8|           8|
    |empty_30_fu_150_p2        |         -|   0|  0|  15|           8|           8|
    |p_mid138_fu_237_p2        |         -|   0|  0|  15|           8|           8|
    |sub_ln157_fu_290_p2       |         -|   0|  0|   8|           8|           8|
    |icmp_ln154_fu_156_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln156_fu_177_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln154_1_fu_201_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln154_2_fu_296_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln154_3_fu_243_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln154_fu_183_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 164|          77|          81|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten40_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_tj_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_tp_1                   |   9|          2|    2|          4|
    |indvar_flatten40_fu_58                  |   9|          2|    6|         12|
    |tj_fu_50                                |   9|          2|    4|          8|
    |tp_fu_54                                |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   26|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln157_reg_385                 |  8|   0|    8|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |empty_30_reg_346                  |  6|   0|    8|          2|
    |icmp_ln156_reg_355                |  1|   0|    1|          0|
    |indvar_flatten40_fu_58            |  6|   0|    6|          0|
    |p_mid138_reg_375                  |  6|   0|    8|          2|
    |select_ln154_1_reg_365            |  5|   0|    5|          0|
    |select_ln154_reg_360              |  4|   0|    4|          0|
    |tj_fu_50                          |  4|   0|    4|          0|
    |tp_fu_54                          |  2|   0|    2|          0|
    |trunc_ln157_reg_370               |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 51|   0|   55|          4|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|empty                       |   in|    5|     ap_none|                                                  empty|        scalar|
|layer1_output_V_0_address0  |  out|    8|   ap_memory|                                      layer1_output_V_0|         array|
|layer1_output_V_0_ce0       |  out|    1|   ap_memory|                                      layer1_output_V_0|         array|
|layer1_output_V_0_q0        |   in|   15|   ap_memory|                                      layer1_output_V_0|         array|
|linear_input_V_address0     |  out|    8|   ap_memory|                                         linear_input_V|         array|
|linear_input_V_ce0          |  out|    1|   ap_memory|                                         linear_input_V|         array|
|linear_input_V_we0          |  out|    1|   ap_memory|                                         linear_input_V|         array|
|linear_input_V_d0           |  out|   15|   ap_memory|                                         linear_input_V|         array|
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

