// Seed: 1028804278
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output tri0  id_2,
    output logic id_3,
    input  logic id_4,
    input  logic id_5,
    input  logic id_6,
    input  wire  id_7,
    input  logic id_8
);
  final begin
    id_3 <= (id_8) ? id_6 : id_5;
  end
  assign id_3 = id_8;
  module_0(
      id_0, id_1, id_1, id_2
  );
  assign id_3 = id_4;
endmodule
