MIG: 16:19:42 : Running customizer.xit
MIG: 16:19:42 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:19:42 : Writing IN file for 'sub_BD_mig_7series_0_1'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1
MIG: 16:19:42 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:42 : outputDirectory: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/_tmp/
MIG: 16:19:42 : vivado_mode: xpg_bd
MIG: 16:19:42 :  locked false  
MIG: 16:19:42 : HDL Language: Verilog
MIG: 16:19:42 : compInfo: false
MIG: 16:19:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:19:42 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:19:42 : I am in catch area
MIG: 16:19:42 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/xil_txt.in -cg_exc_out e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/xil_txt.out ... 
MIG: 16:20:52 : Prasad before: xmlPropertyPrj -- .prj
MIG: 16:20:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 16:20:52 : XML_INPUT_FILE: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/mig_a.prj
MIG: 16:20:52 : Component_Name: sub_BD_mig_7series_0_1
MIG: 16:20:52 : Moving sub_BD_mig_7series_0_1 ...
MIG: 16:20:52 : Moving sub_BD_mig_7series_0_1.veo ...
MIG: 16:20:52 : Moving sub_BD_mig_7series_0_1_xmdf.tcl ...
MIG: 16:20:52 : Sending back 0
MIG: 16:20:53 : xml_input_file: mig_a.prj
MIG: 16:20:53 : Absolute path of xml_input_file: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_a.prj
MIG: 16:20:53 : xml_input_file: mig_a.prj
MIG: 16:20:53 : Absolute path of xml_input_file: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_a.prj
MIG: 16:20:53 : In updateAllModelParams
MIG: 16:20:53 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:20:53 : IGN:         <InputClkFreq>166.666</InputClkFreq> <==>         <InputClkFreq>166.666</InputClkFreq> 
MIG: 16:20:53 : XGUI hdlLanguage: Verilog
MIG: 16:20:53 : xgui vivado_mode: xpg_bd
MIG: 16:20:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:20:53 : Reading E:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/sub_BD_mig_7series_0_1/user_design/rtl/sub_BD_mig_7series_0_1_mig.v ...
MIG: 16:20:54 : 1
MIG: 16:20:54 : Inside fn mem: DDR3
MIG: 16:20:54 : detect_uiclk: 83333333
MIG: 16:20:54 : cntrl:  memtype: DDR3
MIG: 16:20:54 : 666
MIG: 16:20:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 16:20:54 : 
MIG: 16:20:54 : 1
MIG: 16:20:54 : 83333333
MIG: 16:20:54 : 
MIG: 16:20:54 :  polarity_value: 1
MIG: 16:20:54 : 
MIG: 16:20:54 : EXTERNAL
MIG: 16:20:54 : cntrl:  memtype: DDR3
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:20:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:20:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:20:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:20:54 : 2
MIG: 16:20:54 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:20:54 : 16
MIG: 16:20:54 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:20:54 : 2
MIG: 16:20:54 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:20:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: ECC ==> OFF
MIG: 16:20:54 : 16
MIG: 16:20:54 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:20:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:20:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:20:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:20:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:20:54 : 15
MIG: 16:20:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:20:54 : 29
MIG: 16:20:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:20:54 : 0
MIG: 16:20:54 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:20:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:20:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:20:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:20:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 16:20:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:20:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:20:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:20:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:20:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:20:54 :  Invalid Param: DDR3_CL ==> 5
MIG: 16:20:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:20:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:20:54 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:20:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:20:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 16:20:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 16:20:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:20:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:20:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:20:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:20:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 16:20:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 16:20:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 16:20:54 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 16:20:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:20:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:20:54 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 16:20:54 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 16:20:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 16:20:54 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 16:20:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:20:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:20:54 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 16:20:54 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:20:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:20:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:20:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:20:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:20:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:20:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1000
MIG: 16:20:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:20:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:20:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b1000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:20:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C00_2FF
MIG: 16:20:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FE_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:20:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A
MIG: 16:20:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h025_024_023
MIG: 16:20:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h021
MIG: 16:20:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:20:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_01B
MIG: 16:20:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_01A
MIG: 16:20:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:20:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h022
MIG: 16:20:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h020
MIG: 16:20:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13_00
MIG: 16:20:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 16:20:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h131_132_133_134_135_136_137_138
MIG: 16:20:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_139_009
MIG: 16:20:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:20:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:20:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:20:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:20:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:20:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:20:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:20:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:20:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:20:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:20:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:20:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:20:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:20:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:20:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SUB_BD_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:20:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SUB_BD_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:20:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:20:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:20:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:20:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:20:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:20:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:20:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:20:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:20:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:20:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:20:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:20:54 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 16:20:54 : 4
MIG: 16:20:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:20:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:20:54 : 536870912
MIG: 16:20:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:20:54 : 29
MIG: 16:20:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:20:54 : 128
MIG: 16:20:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:20:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:20:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:20:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:20:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:20:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:20:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:20:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:20:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:20:54 : 
MIG: 16:20:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:20:54 : 
MIG: 16:20:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 16:20:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:20:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:20:54 : NOBUF
MIG: 16:20:54 : NOBUF
MIG: 16:20:54 : 
MIG: 16:20:54 : Same Interface
MIG: 16:21:01 : Running customizer.xit
MIG: 16:21:01 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:21:01 : Writing IN file for 'sub_BD_mig_7series_0_1'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1
MIG: 16:21:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:21:01 : outputDirectory: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/_tmp/
MIG: 16:21:01 : vivado_mode: xpg_bd
MIG: 16:21:01 :  locked false  
MIG: 16:21:01 : HDL Language: Verilog
MIG: 16:21:01 : compInfo: false
MIG: 16:21:01 : Vivado Options xc7a100t fgg484 -2l
MIG: 16:21:01 : 1: xc7a100t 2: fgg484 3: -2l
MIG: 16:21:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:21:01 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:21:01 : I am in catch area
MIG: 16:21:01 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/xil_txt.in -cg_exc_out e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/xil_txt.out ... 
MIG: 16:23:59 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:23:59 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:23:59 : XML_INPUT_FILE: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/.Xil/Vivado-4020-Fred-PC/coregen/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 16:23:59 : Component_Name: sub_BD_mig_7series_0_1
MIG: 16:23:59 : Moving sub_BD_mig_7series_0_1 ...
MIG: 16:23:59 : Moving sub_BD_mig_7series_0_1.veo ...
MIG: 16:23:59 : Moving sub_BD_mig_7series_0_1_xmdf.tcl ...
MIG: 16:23:59 : Sending back 0
MIG: 16:24:01 : xml_input_file: mig_b.prj
MIG: 16:24:01 : Absolute path of xml_input_file: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 16:24:01 : xml_input_file: mig_b.prj
MIG: 16:24:01 : Absolute path of xml_input_file: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 16:24:01 : In updateAllModelParams
MIG: 16:24:01 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:24:01 : IGN:         <InputClkFreq>166.666</InputClkFreq> <==>         <InputClkFreq>166.666</InputClkFreq> 
MIG: 16:24:01 : XGUI hdlLanguage: Verilog
MIG: 16:24:01 : xgui vivado_mode: xpg_bd
MIG: 16:24:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:24:01 : Reading E:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/sub_BD_mig_7series_0_1/user_design/rtl/sub_BD_mig_7series_0_1_mig.v ...
MIG: 16:24:01 : 
MIG: 16:24:01 : Inside fn mem: DDR3
MIG: 16:24:01 : detect_uiclk: 83333333
MIG: 16:24:01 : cntrl:  memtype: DDR3
MIG: 16:24:01 : 
MIG: 16:24:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 16:24:01 : 
MIG: 16:24:01 : 
MIG: 16:24:01 : 
MIG: 16:24:01 : 
MIG: 16:24:01 :  polarity_value: 1
MIG: 16:24:01 : 
MIG: 16:24:01 : 
MIG: 16:24:01 : cntrl:  memtype: DDR3
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:24:01 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:24:01 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:24:01 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:24:01 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:24:01 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: ECC ==> OFF
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:24:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:24:01 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:24:01 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:24:01 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:24:01 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:24:01 : 
MIG: 16:24:01 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:24:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:24:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:24:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:24:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 16:24:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:24:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:24:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:24:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:24:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:24:02 :  Invalid Param: DDR3_CL ==> 5
MIG: 16:24:02 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:24:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:24:02 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:24:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:24:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 16:24:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 16:24:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:24:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:24:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:24:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:24:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 16:24:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 16:24:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 16:24:02 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 16:24:02 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:24:02 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:24:02 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 16:24:02 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 16:24:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 16:24:02 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 16:24:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:24:02 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:24:02 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 16:24:02 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:24:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:24:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:24:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:24:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:24:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:24:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0110
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:24:02 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hBFF_3FD_1FF_FFF
MIG: 16:24:02 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:24:02 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_007_039_009_005_008_000_002_038_006_037_001_031_003_00B_004
MIG: 16:24:02 :  Invalid Param: DDR3_BANK_MAP ==> 36'h036_00A_030
MIG: 16:24:02 :  Invalid Param: DDR3_CAS_MAP ==> 12'h032
MIG: 16:24:02 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:24:02 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_03B
MIG: 16:24:02 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:24:02 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:24:02 :  Invalid Param: DDR3_RAS_MAP ==> 12'h034
MIG: 16:24:02 :  Invalid Param: DDR3_WE_MAP ==> 12'h033
MIG: 16:24:02 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_01
MIG: 16:24:02 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h011_017_013_014_012_018_015_016
MIG: 16:24:02 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h028_024_029_022_026_025_020_023
MIG: 16:24:02 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_027_010
MIG: 16:24:02 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:24:02 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:24:02 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:24:02 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:24:02 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:24:02 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:24:02 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:24:02 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:24:02 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:24:02 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:24:02 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:24:02 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:24:02 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:24:02 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:24:02 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SUB_BD_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:24:02 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SUB_BD_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:24:02 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:24:02 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:24:02 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:24:02 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:24:02 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:24:02 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:24:02 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:24:02 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:24:02 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:24:02 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:24:02 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:24:02 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:24:02 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:24:02 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:24:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:24:02 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:24:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:24:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:24:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:24:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:24:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:24:02 : 
MIG: 16:24:02 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:24:02 : 
MIG: 16:24:02 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 16:24:02 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:24:02 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:24:02 : 
MIG: 16:24:02 : 
MIG: 16:24:02 : 
MIG: 16:24:02 : Same Interface
MIG: 16:30:17 : Running synthesis.xit
MIG: 16:30:17 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:30:17 : ERR:     <SysResetPolarity>ACTIVE HIGH</SysResetPolarity> <==>     <SysResetPolarity>ACTIVE LOW</SysResetPolarity> 
MIG: 16:30:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:17 : Writing IN file for 'sub_BD_mig_7series_0_1'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1
MIG: 16:30:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:17 : outputDirectory: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/_tmp/
MIG: 16:30:17 : vivado_mode: xpg_bd
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 1
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 : isPortInterface: 0
MIG: 16:30:17 :  locked false  
MIG: 16:30:17 : HDL Language: Verilog
MIG: 16:30:17 : compInfo: false
MIG: 16:30:17 : Vivado Options xc7a100t fgg484 -2l
MIG: 16:30:17 : 1: xc7a100t 2: fgg484 3: -2l
MIG: 16:30:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:30:17 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 16:30:17 : I am in catch area
MIG: 16:30:17 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/xil_txt.in -cg_exc_out e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/xil_txt.out ... 
MIG: 16:30:24 : XML_INPUT_FILE: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 16:30:24 : Component_Name: sub_BD_mig_7series_0_1
MIG: 16:30:24 : Moving sub_BD_mig_7series_0_1 ...
MIG: 16:30:24 : Moving sub_BD_mig_7series_0_1.veo ...
MIG: 16:30:24 : Moving sub_BD_mig_7series_0_1_xmdf.tcl ...
MIG: 16:30:25 : Running vlog_synth_rpr.xit
MIG: 16:30:25 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:30:25 : IGN:         <InputClkFreq>166.666</InputClkFreq> <==>         <InputClkFreq>166.666</InputClkFreq> 
MIG: 16:30:25 : Running simulation.xit
MIG: 16:30:25 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:30:25 : IGN:         <InputClkFreq>166.666</InputClkFreq> <==>         <InputClkFreq>166.666</InputClkFreq> 
MIG: 16:30:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:30:25 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:30:25 : IGN:         <InputClkFreq>166.666</InputClkFreq> <==>         <InputClkFreq>166.666</InputClkFreq> 
MIG: 16:30:25 : Running implementation.xit
MIG: 16:30:25 : IGN:     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> <==>     <ModuleName>sub_BD_mig_7series_0_1</ModuleName> 
MIG: 16:30:25 : IGN:         <InputClkFreq>166.666</InputClkFreq> <==>         <InputClkFreq>166.666</InputClkFreq> 
MIG: 19:50:49 : xml_input_file: mig_b.prj
MIG: 19:50:49 : Absolute path of xml_input_file: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 19:50:49 : xml_input_file: mig_b.prj
MIG: 19:50:49 : Absolute path of xml_input_file: e:/Xilinx/XD58_Project/XD58/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 14:37:28 : xml_input_file: mig_b.prj
MIG: 14:37:28 : Absolute path of xml_input_file: c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 14:37:28 : xml_input_file: mig_b.prj
MIG: 14:37:28 : Absolute path of xml_input_file: c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 12:51:16 : xml_input_file: mig_b.prj
MIG: 12:51:16 : Absolute path of xml_input_file: c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
MIG: 12:51:16 : xml_input_file: mig_b.prj
MIG: 12:51:16 : Absolute path of xml_input_file: c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/mig_b.prj
