==28183== Cachegrind, a cache and branch-prediction profiler
==28183== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28183== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28183== Command: ./mser .
==28183== 
--28183-- warning: L3 cache found, using its data for the LL simulation.
--28183-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28183-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28183== 
==28183== Process terminating with default action of signal 15 (SIGTERM)
==28183==    at 0x10CA40: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28183==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28183== 
==28183== I   refs:      1,637,450,780
==28183== I1  misses:       24,953,504
==28183== LLi misses:            1,271
==28183== I1  miss rate:          1.52%
==28183== LLi miss rate:          0.00%
==28183== 
==28183== D   refs:        700,806,136  (475,053,288 rd   + 225,752,848 wr)
==28183== D1  misses:       50,331,818  ( 42,182,308 rd   +   8,149,510 wr)
==28183== LLd misses:        1,130,489  (    125,345 rd   +   1,005,144 wr)
==28183== D1  miss rate:           7.2% (        8.9%     +         3.6%  )
==28183== LLd miss rate:           0.2% (        0.0%     +         0.4%  )
==28183== 
==28183== LL refs:          75,285,322  ( 67,135,812 rd   +   8,149,510 wr)
==28183== LL misses:         1,131,760  (    126,616 rd   +   1,005,144 wr)
==28183== LL miss rate:            0.0% (        0.0%     +         0.4%  )
