Analysis & Synthesis report for I2COpenCore
Wed Feb 25 02:25:39 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |I2COpenCore|current_state
 10. State Machine - |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master
 18. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller
 19. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Port Connectivity Checks: "i2c_master_top:i2c_master"
 22. Port Connectivity Checks: "debouncer:d2"
 23. Port Connectivity Checks: "debouncer:d1"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 25 02:25:39 2015         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; I2COpenCore                                   ;
; Top-level Entity Name              ; I2COpenCore                                   ;
; Family                             ; Cyclone IV GX                                 ;
; Total logic elements               ; 2,395                                         ;
;     Total combinational functions  ; 1,133                                         ;
;     Dedicated logic registers      ; 1,903                                         ;
; Total registers                    ; 1903                                          ;
; Total pins                         ; 13                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 884,736                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total GXB Receiver Channel PCS     ; 0                                             ;
; Total GXB Receiver Channel PMA     ; 0                                             ;
; Total GXB Transmitter Channel PCS  ; 0                                             ;
; Total GXB Transmitter Channel PMA  ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30CF23C7     ;                    ;
; Top-level entity name                                                      ; I2COpenCore        ; I2COpenCore        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v       ; yes             ; User Verilog HDL File        ; C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v                 ;         ;
; ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_defines.v   ; yes             ; User Verilog HDL File        ; C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_defines.v             ;         ;
; ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File        ; C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v           ;         ;
; ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File        ; C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v            ;         ;
; ../debouncer.v                                                ; yes             ; User Verilog HDL File        ; C:/altera/debouncer.v                                                          ;         ;
; I2COpenCore.v                                                 ; yes             ; User Verilog HDL File        ; C:/altera/I2CCore/I2COpenCore.v                                                ;         ;
; sld_signaltap.vhd                                             ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                        ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                           ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                              ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                              ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                    ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal121.inc                                                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc               ;         ;
; sld_mbpmg.vhd                                                 ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                  ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                        ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                    ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_6824.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/altsyncram_6824.tdf                                       ;         ;
; altdpram.tdf                                                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                           ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                    ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_p0d.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/mux_p0d.tdf                                               ;         ;
; lpm_decode.tdf                                                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                    ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                               ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_73g.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/decode_73g.tdf                                            ;         ;
; lpm_counter.tdf                                               ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                               ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                       ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_uli.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cntr_uli.tdf                                              ;         ;
; db/cmpr_nkc.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cmpr_nkc.tdf                                              ;         ;
; db/cntr_idj.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cntr_idj.tdf                                              ;         ;
; db/cntr_gki.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cntr_gki.tdf                                              ;         ;
; db/cmpr_lkc.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cmpr_lkc.tdf                                              ;         ;
; db/cntr_s6j.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cntr_s6j.tdf                                              ;         ;
; db/cmpr_hkc.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/I2CCore/db/cmpr_hkc.tdf                                              ;         ;
; sld_rom_sr.vhd                                                ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                              ; yes             ; Encrypted Megafunction       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 13               ;
; Total memory bits        ; 884736           ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out          ; 1323             ;
; Total fan-out            ; 12508            ;
; Average fan-out          ; 3.93             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |I2COpenCore                                                                                            ; 1133 (60)         ; 1903 (12)    ; 884736      ; 0            ; 0       ; 0         ; 0         ; 13   ; 0            ; |I2COpenCore                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |debouncer:d1|                                                                                       ; 29 (29)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|debouncer:d1                                                                                                                                                                                                                                                                                                                          ;              ;
;    |debouncer:d2|                                                                                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|debouncer:d2                                                                                                                                                                                                                                                                                                                          ;              ;
;    |i2c_master_top:i2c_master|                                                                          ; 257 (60)          ; 147 (48)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|i2c_master_top:i2c_master                                                                                                                                                                                                                                                                                                             ;              ;
;       |i2c_master_byte_ctrl:byte_controller|                                                            ; 197 (55)          ; 99 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                        ;              ;
;          |i2c_master_bit_ctrl:bit_controller|                                                           ; 142 (142)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 139 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 138 (100)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 645 (1)           ; 1624 (216)   ; 884736      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 644 (0)           ; 1408 (0)     ; 884736      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 644 (19)          ; 1408 (470)   ; 884736      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                   |decode_73g:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_73g:auto_generated                                                                                                              ;              ;
;                |lpm_mux:mux|                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                   |mux_p0d:auto_generated|                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_p0d:auto_generated                                                                                                                         ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 884736      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;                |altsyncram_6824:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 884736      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6824:auto_generated                                                                                                                                            ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 101 (101)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;             |sld_ela_control:ela_control|                                                               ; 254 (1)           ; 556 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 216 (0)           ; 540 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 324 (324)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 216 (0)           ; 216 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 37 (37)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 204 (10)          ; 188 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                   |cntr_uli:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uli:auto_generated                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                   |cntr_idj:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_idj:auto_generated                                                                                 ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                   |cntr_gki:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_gki:auto_generated                                                                       ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                   |cntr_s6j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated                                                                          ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 108 (108)         ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 108          ; 8192         ; 108          ; 884736 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |I2COpenCore|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+------------------------------+-----------------------------------------------------+------------------------+------------------------------+--------------------+
; Name                                                                          ; current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS ; current_state.WAIT_TRANSFER_TIP_SENDING_DATA ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS ; current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_SEND_DATA ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS ; current_state.STOP_I2C ; current_state.SEND_WRITE_I2C ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C ; current_state.INIT_I2C ; current_state.SET_SLAVE_ADDR ; current_state.WAIT ;
+-------------------------------------------------------------------------------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+------------------------------+-----------------------------------------------------+------------------------+------------------------------+--------------------+
; current_state.WAIT                                                            ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 0                  ;
; current_state.SET_SLAVE_ADDR                                                  ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 1                            ; 1                  ;
; current_state.INIT_I2C                                                        ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 1                      ; 0                            ; 1                  ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C                           ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 1                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.SEND_WRITE_I2C                                                  ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 1                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.STOP_I2C                                                        ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 1                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 1                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_SEND_DATA           ; 0                                                ; 0                                            ; 0                                                                             ; 0                                                ; 1                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                              ; 0                                                ; 0                                            ; 0                                                                             ; 1                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS ; 0                                                ; 0                                            ; 1                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.WAIT_TRANSFER_TIP_SENDING_DATA                                  ; 0                                                ; 1                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
; current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                              ; 1                                                ; 0                                            ; 0                                                                             ; 0                                                ; 0                                                                   ; 0                                                                             ; 0                      ; 0                            ; 0                                                   ; 0                      ; 0                            ; 1                  ;
+-------------------------------------------------------------------------------+--------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------+------------------------------+-----------------------------------------------------+------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state                           ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; address[0]                                          ; address[1]          ; yes                    ;
; address[1]                                          ; address[1]          ; yes                    ;
; address[2]                                          ; address[1]          ; yes                    ;
; writedata[0]                                        ; writedata[0]        ; yes                    ;
; writedata[2]                                        ; writedata[0]        ; yes                    ;
; writedata[3]                                        ; writedata[0]        ; yes                    ;
; writedata[4]                                        ; writedata[0]        ; yes                    ;
; writedata[5]                                        ; writedata[0]        ; yes                    ;
; writedata[6]                                        ; writedata[0]        ; yes                    ;
; writedata[7]                                        ; writedata[0]        ; yes                    ;
; write                                               ; address[1]          ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i2c_master_top:i2c_master|wb_ack_o                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                           ; Merged with i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                               ;
; debouncer:d2|timer[0]                                                                                                                                                                   ; Merged with debouncer:d1|timer[0]                                                                                                                                                                   ;
; debouncer:d2|timer[1]                                                                                                                                                                   ; Merged with debouncer:d1|timer[1]                                                                                                                                                                   ;
; debouncer:d2|timer[2]                                                                                                                                                                   ; Merged with debouncer:d1|timer[2]                                                                                                                                                                   ;
; debouncer:d2|timer[3]                                                                                                                                                                   ; Merged with debouncer:d1|timer[3]                                                                                                                                                                   ;
; debouncer:d2|timer[4]                                                                                                                                                                   ; Merged with debouncer:d1|timer[4]                                                                                                                                                                   ;
; debouncer:d2|timer[5]                                                                                                                                                                   ; Merged with debouncer:d1|timer[5]                                                                                                                                                                   ;
; debouncer:d2|timer[6]                                                                                                                                                                   ; Merged with debouncer:d1|timer[6]                                                                                                                                                                   ;
; debouncer:d2|timer[7]                                                                                                                                                                   ; Merged with debouncer:d1|timer[7]                                                                                                                                                                   ;
; debouncer:d2|timer[8]                                                                                                                                                                   ; Merged with debouncer:d1|timer[8]                                                                                                                                                                   ;
; debouncer:d2|timer[9]                                                                                                                                                                   ; Merged with debouncer:d1|timer[9]                                                                                                                                                                   ;
; debouncer:d2|timer[10]                                                                                                                                                                  ; Merged with debouncer:d1|timer[10]                                                                                                                                                                  ;
; debouncer:d2|timer[11]                                                                                                                                                                  ; Merged with debouncer:d1|timer[11]                                                                                                                                                                  ;
; debouncer:d2|timer[12]                                                                                                                                                                  ; Merged with debouncer:d1|timer[12]                                                                                                                                                                  ;
; debouncer:d2|timer[13]                                                                                                                                                                  ; Merged with debouncer:d1|timer[13]                                                                                                                                                                  ;
; debouncer:d2|timer[14]                                                                                                                                                                  ; Merged with debouncer:d1|timer[14]                                                                                                                                                                  ;
; debouncer:d2|timer[15]                                                                                                                                                                  ; Merged with debouncer:d1|timer[15]                                                                                                                                                                  ;
; debouncer:d2|timer[16]                                                                                                                                                                  ; Merged with debouncer:d1|timer[16]                                                                                                                                                                  ;
; debouncer:d2|timer[17]                                                                                                                                                                  ; Merged with debouncer:d1|timer[17]                                                                                                                                                                  ;
; debouncer:d2|timer[18]                                                                                                                                                                  ; Merged with debouncer:d1|timer[18]                                                                                                                                                                  ;
; debouncer:d2|timer[19]                                                                                                                                                                  ; Merged with debouncer:d1|timer[19]                                                                                                                                                                  ;
; i2c_master_top:i2c_master|prer[1,9]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; i2c_master_top:i2c_master|ctr[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; i2c_master_top:i2c_master|txr[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; i2c_master_top:i2c_master|cr[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; current_state~2                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~3                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~4                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~5                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~6                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~7                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~8                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; current_state~9                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 36                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; Total Number of Removed Registers = 27                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                                ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------+
; i2c_master_top:i2c_master|wb_ack_o ; Stuck at VCC              ; i2c_master_top:i2c_master|prer[9], i2c_master_top:i2c_master|prer[1], ;
;                                    ; due to stuck port data_in ; i2c_master_top:i2c_master|ctr[1], i2c_master_top:i2c_master|txr[1],   ;
;                                    ;                           ; i2c_master_top:i2c_master|cr[1]                                       ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1903  ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 769   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 686   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_master_top:i2c_master|prer[5]                                                                                                                                              ; 3       ;
; i2c_master_top:i2c_master|prer[6]                                                                                                                                              ; 3       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                      ; 6       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                      ; 4       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                       ; 3       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                         ; 5       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                         ; 6       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                         ; 2       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                         ; 2       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]                                                                      ; 2       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]                                                                      ; 2       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]                                                                      ; 1       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]                                                                      ; 2       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]                                                                      ; 2       ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 32                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12]                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|wb_dat_o[4]                                                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|wb_dat_o[6]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|cr[0]                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|txr[7]                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|ctr[2]                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|prer[12]                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|prer[0]                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|cr[4]                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |I2COpenCore|i2c_master_top:i2c_master|prer[6]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |I2COpenCore|Selector1                                                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |I2COpenCore|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |I2COpenCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                    ;
; ST_START       ; 00001 ; Unsigned Binary                                                                    ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                    ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                    ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                    ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                     ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                          ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                          ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                          ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                          ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                          ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                          ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                          ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                          ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                          ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                          ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                          ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                          ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                          ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                          ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                          ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                          ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                          ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                          ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 108                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 108                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 1835                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 23063                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 351                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master_top:i2c_master"                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_dat_i[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_dat_o[6..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_dat_o[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_inta_o      ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:d2"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:d1"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; held ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 108                 ; 108              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:05     ;
; Top                            ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                   ; Details ;
+-------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; clk_50                                                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_50                                                                                                              ; N/A     ;
; current_state.INIT_I2C                                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.INIT_I2C                                                                                              ; N/A     ;
; current_state.INIT_I2C                                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.INIT_I2C                                                                                              ; N/A     ;
; current_state.SEND_WRITE_I2C                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SEND_WRITE_I2C                                                                                        ; N/A     ;
; current_state.SEND_WRITE_I2C                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SEND_WRITE_I2C                                                                                        ; N/A     ;
; current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                                                                    ; N/A     ;
; current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                                                                    ; N/A     ;
; current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                                                                    ; N/A     ;
; current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                                                                    ; N/A     ;
; current_state.SET_SLAVE_ADDR                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SET_SLAVE_ADDR                                                                                        ; N/A     ;
; current_state.SET_SLAVE_ADDR                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.SET_SLAVE_ADDR                                                                                        ; N/A     ;
; current_state.STOP_I2C                                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.STOP_I2C                                                                                              ; N/A     ;
; current_state.STOP_I2C                                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.STOP_I2C                                                                                              ; N/A     ;
; current_state.WAIT                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT~_wirecell                                                                                        ; N/A     ;
; current_state.WAIT                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT~_wirecell                                                                                        ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C                                                                 ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C                                                                 ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                                       ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS                                       ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                                       ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS                                       ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_SEND_DATA           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_SEND_DATA                                                 ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_SEND_DATA           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_SEND_DATA                                                 ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_SENDING_DATA                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_SENDING_DATA                                                                        ; N/A     ;
; current_state.WAIT_TRANSFER_TIP_SENDING_DATA                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; current_state.WAIT_TRANSFER_TIP_SENDING_DATA                                                                        ; N/A     ;
; debouncer:d1|button_debounced_d                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d1|button_debounced_d                                                                                     ; N/A     ;
; debouncer:d1|button_debounced_d                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d1|button_debounced_d                                                                                     ; N/A     ;
; debouncer:d2|button_debounced_d                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced_d                                                                                     ; N/A     ;
; debouncer:d2|button_debounced_d                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced_d                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|al                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|al                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|al                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|al                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|arst_i                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced~_wirecell                                                                             ; N/A     ;
; i2c_master_top:i2c_master|arst_i                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced~_wirecell                                                                             ; N/A     ;
; i2c_master_top:i2c_master|cr[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[0]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[0]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|cr[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|cr[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[2]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[2]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[3]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[3]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[4]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[4]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[5]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[5]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[6]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[6]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[7]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[7]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|cr[7]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[7]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|ctr[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[0]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[0]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|ctr[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|ctr[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[2]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[2]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[3]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[3]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[4]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[4]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[4]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[4]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[5]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[5]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[5]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[5]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[6]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[6]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[6]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[6]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[7]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[7]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|ctr[7]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|ctr[7]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|read           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[5]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|read           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[5]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                                ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|start          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[7]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|start          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[7]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|write          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[4]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|write          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|cr[4]                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|irq_flag                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|irq_flag                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|irq_flag                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|irq_flag                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[0]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[0]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[10]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[10]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[11]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[11]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[12]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[12]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[13]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[13]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[14]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[14]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[15]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[15]                                                                                  ; N/A     ;
; i2c_master_top:i2c_master|prer[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|prer[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|prer[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[2]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[2]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[3]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[3]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[4]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[4]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[5]~_wirecell                                                                         ; N/A     ;
; i2c_master_top:i2c_master|prer[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[5]~_wirecell                                                                         ; N/A     ;
; i2c_master_top:i2c_master|prer[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[6]~_wirecell                                                                         ; N/A     ;
; i2c_master_top:i2c_master|prer[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[6]~_wirecell                                                                         ; N/A     ;
; i2c_master_top:i2c_master|prer[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[7]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[7]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[8]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|prer[8]                                                                                   ; N/A     ;
; i2c_master_top:i2c_master|prer[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|prer[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|rxack                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|rxack                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|rxack                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|rxack                                                                                     ; N/A     ;
; i2c_master_top:i2c_master|scl_pad_i                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_scl                                                                                                             ; N/A     ;
; i2c_master_top:i2c_master|scl_pad_i                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_scl                                                                                                             ; N/A     ;
; i2c_master_top:i2c_master|scl_pad_o                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|scl_pad_o                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|scl_padoen_o                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~_wirecell ; N/A     ;
; i2c_master_top:i2c_master|scl_padoen_o                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~_wirecell ; N/A     ;
; i2c_master_top:i2c_master|sda_pad_i                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_sda                                                                                                             ; N/A     ;
; i2c_master_top:i2c_master|sda_pad_i                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_sda                                                                                                             ; N/A     ;
; i2c_master_top:i2c_master|sda_pad_o                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|sda_pad_o                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|sda_padoen_o                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~_wirecell ; N/A     ;
; i2c_master_top:i2c_master|sda_padoen_o                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~_wirecell ; N/A     ;
; i2c_master_top:i2c_master|tip                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|tip                                                                                       ; N/A     ;
; i2c_master_top:i2c_master|tip                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|tip                                                                                       ; N/A     ;
; i2c_master_top:i2c_master|txr[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[0]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[0]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[0]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|txr[1]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|txr[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[2]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[2]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[2]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[3]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[3]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[3]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[4]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[4]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[4]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[4]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[5]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[5]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[5]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[5]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[6]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[6]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[6]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[6]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[7]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[7]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|txr[7]                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|txr[7]                                                                                    ; N/A     ;
; i2c_master_top:i2c_master|wb_ack_o                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_ack_o                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_ack_o~reg0                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_ack_o~reg0                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_adr_i[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[0]                                                                                                          ; N/A     ;
; i2c_master_top:i2c_master|wb_adr_i[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[0]                                                                                                          ; N/A     ;
; i2c_master_top:i2c_master|wb_adr_i[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[1]                                                                                                          ; N/A     ;
; i2c_master_top:i2c_master|wb_adr_i[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[1]                                                                                                          ; N/A     ;
; i2c_master_top:i2c_master|wb_adr_i[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[2]                                                                                                          ; N/A     ;
; i2c_master_top:i2c_master|wb_adr_i[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[2]                                                                                                          ; N/A     ;
; i2c_master_top:i2c_master|wb_clk_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_50                                                                                                              ; N/A     ;
; i2c_master_top:i2c_master|wb_clk_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_50                                                                                                              ; N/A     ;
; i2c_master_top:i2c_master|wb_cyc_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_cyc_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[0]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[0]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[2]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[2]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[2]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[2]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[4]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[4]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[2]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[2]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[6]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[6]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_i[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; writedata[7]                                                                                                        ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[0]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[0]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[1]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[1]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[2]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[2]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[3]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[3]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[4]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[4]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[5]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[5]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[6]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[6]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[7]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_dat_o[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_dat_o[7]                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_inta_o                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_inta_o                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_inta_o                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_inta_o                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_inta_o~reg0                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_inta_o                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_inta_o~reg0                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_master_top:i2c_master|wb_inta_o                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_rst_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced                                                                                       ; N/A     ;
; i2c_master_top:i2c_master|wb_rst_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; debouncer:d2|button_debounced                                                                                       ; N/A     ;
; i2c_master_top:i2c_master|wb_stb_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_stb_i                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                 ; N/A     ;
; i2c_master_top:i2c_master|wb_wacc                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write                                                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_wacc                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write                                                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_we_i                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write                                                                                                               ; N/A     ;
; i2c_master_top:i2c_master|wb_we_i                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write                                                                                                               ; N/A     ;
; i2c_scl                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_scl                                                                                                             ; N/A     ;
; i2c_scl                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_scl                                                                                                             ; N/A     ;
; i2c_sda                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_sda                                                                                                             ; N/A     ;
; i2c_sda                                                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; i2c_sda                                                                                                             ; N/A     ;
; write                                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write                                                                                                               ; N/A     ;
; write                                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write                                                                                                               ; N/A     ;
+-------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 25 02:25:18 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /altera/i2c/i2c_clk_divider.v
    Info (12023): Found entity 1: i2c_clk_divider
Info (12021): Found 0 design units, including 0 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 0 design units, including 0 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)
Info (12021): Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /altera/debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file i2copencore.v
    Info (12023): Found entity 1: I2COpenCore
Info (12127): Elaborating entity "I2COpenCore" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at I2COpenCore.v(21): object "address_slave_cam_read" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable "enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable "write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable "writedata", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "user_leds" at I2COpenCore.v(5) has no driver
Info (10041): Inferred latch for "writedata[0]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[1]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[2]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[3]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[4]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[5]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[6]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "writedata[7]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "address[0]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "address[1]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "address[2]" at I2COpenCore.v(98)
Info (10041): Inferred latch for "write" at I2COpenCore.v(98)
Info (10041): Inferred latch for "enable" at I2COpenCore.v(98)
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:d1"
Warning (10230): Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_master_top:i2c_master"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(263): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(264): truncated value with size 32 to match size of target (14)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(426): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(426): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(422): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset_debs" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6824.tdf
    Info (12023): Found entity 1: altsyncram_6824
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p0d.tdf
    Info (12023): Found entity 1: mux_p0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uli.tdf
    Info (12023): Found entity 1: cntr_uli
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nkc.tdf
    Info (12023): Found entity 1: cmpr_nkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf
    Info (12023): Found entity 1: cntr_idj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gki.tdf
    Info (12023): Found entity 1: cntr_gki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "writedata[3]" merged with LATCH primitive "writedata[2]"
    Info (13026): Duplicate LATCH primitive "writedata[5]" merged with LATCH primitive "writedata[2]"
Warning (13012): Latch address[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.WAIT
Warning (13012): Latch address[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.WAIT
Warning (13012): Latch writedata[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS
Warning (13012): Latch writedata[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C
Warning (13012): Latch writedata[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C
Warning (13012): Latch writedata[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.WAIT
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "user_leds[0]" is stuck at GND
    Warning (13410): Pin "user_leds[1]" is stuck at GND
    Warning (13410): Pin "user_leds[2]" is stuck at GND
    Warning (13410): Pin "user_leds[3]" is stuck at GND
    Warning (13410): Pin "user_leds[4]" is stuck at GND
    Warning (13410): Pin "user_leds[5]" is stuck at GND
    Warning (13410): Pin "user_leds[6]" is stuck at GND
    Warning (13410): Pin "user_leds[7]" is stuck at GND
Warning (18029): Output pin "pre_syn.bp.i2c_master_sda_pad_i" driven by bidirectional pin "i2c_sda" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.i2c_master_scl_pad_i" driven by bidirectional pin "i2c_scl" cannot be tri-stated
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 217 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2560 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2434 logic cells
    Info (21064): Implemented 108 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Wed Feb 25 02:25:39 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


