$date
	Sun May 18 16:25:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ q1_bar $end
$var wire 1 % q1 $end
$var wire 1 & q0_bar $end
$var wire 1 ' q0 $end
$var wire 2 ( q [1:0] $end
$scope module ff0 $end
$var wire 1 & D $end
$var wire 1 & Q_bar $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module ff1 $end
$var wire 1 $ D $end
$var wire 1 $ Q_bar $end
$var wire 1 ' clk $end
$var wire 1 # reset $end
$var reg 1 % Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
0'
1&
0%
1$
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
0$
1%
0&
b11 !
b11 (
1'
1"
#20
0"
#25
1&
b10 !
b10 (
0'
1"
#30
0"
#35
1$
0%
0&
b1 !
b1 (
1'
1"
#40
0"
#45
1&
b0 !
b0 (
0'
1"
#50
0"
#55
0$
1%
0&
b11 !
b11 (
1'
1"
#60
0"
#65
1&
b10 !
b10 (
0'
1"
#70
0"
#75
1$
0%
0&
b1 !
b1 (
1'
1"
#80
0"
#85
1&
b0 !
b0 (
0'
1"
#90
0"
#95
0$
1%
0&
b11 !
b11 (
1'
1"
#100
0"
#105
1&
b10 !
b10 (
0'
1"
#110
0"
