#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /opt/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: computer.workshop

# Sat May 28 16:03:13 2022

#Implementation: alchitry_imp

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :computer.workshop
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v" (library work)
Verilog syntax check successful!
Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":11:7:11:16|Synthesizing module pipeline_2 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":12:7:12:21|Synthesizing module edge_detector_3 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":12:7:12:21|Synthesizing module edge_detector_4 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":11:7:11:19|Synthesizing module pixel_clock_5 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":7:7:7:19|Synthesizing module vga_signals_6 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":7:7:7:18|Synthesizing module vga_ramdac_7 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":7:7:7:11|Synthesizing module ppu_8 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":48:7:48:23|Synthesizing module simple_dual_ram_9 in library work.

	SIZE=3'b100
	DEPTH=16'b0100000000000000
   Generated name = simple_dual_ram_9_4_16384

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|Found RAM mem, depth=16384, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":48:7:48:24|Synthesizing module simple_dual_ram_10 in library work.

	SIZE=4'b1000
	DEPTH=12'b010000000000
   Generated name = simple_dual_ram_10_8_1024

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|Found RAM mem, depth=1024, width=8
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":48:7:48:24|Synthesizing module simple_dual_ram_11 in library work.

	SIZE=6'b100000
	DEPTH=5'b10000
   Generated name = simple_dual_ram_11_32_16

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":67:2:67:7|Found RAM mem, depth=16, width=32
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":48:7:48:24|Synthesizing module simple_dual_ram_12 in library work.

	SIZE=3'b100
	DEPTH=10'b0100000000
   Generated name = simple_dual_ram_12_4_256

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":67:2:67:7|Found RAM mem, depth=256, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Register bit M_this_data_count_q[15] is always 0.
@W: CL260 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Pruning register bit 15 of M_this_data_count_q[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Register bit M_this_data_count_q[14] is always 0.
@W: CL260 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Pruning register bit 14 of M_this_data_count_q[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Trying to extract state machine for register M_this_state_q.
Extracted state machine for register M_this_state_q
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Initial value is not supported on state machine M_this_state_q
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":140:2:140:7|Trying to extract state machine for register M_state_q.
Extracted state machine for register M_state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":140:2:140:7|Initial value is not supported on state machine M_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":20:17:20:24|Input port bits 31 to 24 of oam_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Register bit M_hcounter_q[10] is always 0.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Register bit M_hcounter_q[11] is always 0.
@W: CL279 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Pruning register bits 11 to 10 of M_hcounter_q[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 28 16:03:14 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 28 16:03:14 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 28 16:03:14 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 28 16:03:15 2022

###########################################################]
Pre-mapping Report

# Sat May 28 16:03:15 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
@L: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt 
Printing clock  summary report in "/home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cu_top_0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                          Frequency     Period        Type                     Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------
clk_0                                          100.0 MHz     10.000        declared                 default_clkgroup        251  
pixel_clock_5|M_counter_q_derived_clock[1]     100.0 MHz     10.000        derived (from clk_0)     default_clkgroup        24   
vga_signals_6|pixel_clk_inferred_clock         1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     6    
=================================================================================================================================

@W: MT529 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Found inferred clock vga_signals_6|pixel_clk_inferred_clock which controls 6 sequential elements including this_vga_ramdac.M_this_rgb_q[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine M_state_q[7:0] (in view: work.ppu_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine M_this_state_q[12:0] (in view: work.cu_top_0(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[24] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[25] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[26] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[27] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[28] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[29] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[30] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[31] (in view: work.simple_dual_ram_11_32_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 16:03:15 2022

###########################################################]
Map & Optimize Report

# Sat May 28 16:03:15 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":41:2:41:7|Removing sequential instance this_start_address_delay.M_last_q because it is equivalent to instance this_start_data_delay.M_last_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk_0

@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":80:18:80:48|Generating a type div divider 
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":79:18:79:48|Generating a type div divider 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|User-specified initial value defined for instance this_reset_cond.M_stage_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_vcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_lcounter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_pcounter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_hcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|User-specified initial value defined for instance this_vga_ramdac.M_this_rgb_q[5:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":140:2:140:7|User-specified initial value defined for instance this_ppu.M_oam_idx_q[4:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":140:2:140:7|User-specified initial value defined for instance this_ppu.M_count_q[7:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":140:2:140:7|User-specified initial value defined for instance this_ppu.M_haddress_q[7:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":140:2:140:7|User-specified initial value defined for instance this_ppu.M_vaddress_q[7:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":41:2:41:7|User-specified initial value defined for instance this_ppu.line_clk.M_last_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_data_count_q[13:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_substate_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_sprites_address_q[13:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_external_address_q[15:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_map_address_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_oam_address_q[5:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|User-specified initial value defined for instance M_this_data_tmp_q[23:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":29:2:29:7|User-specified initial value defined for instance this_pixel_clk.M_counter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":41:2:41:7|User-specified initial value defined for instance this_start_data_delay.M_last_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":34:2:34:7|User-specified initial value defined for instance this_delay_clk.M_pipe_q[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine M_this_state_q[12:0] (in view: work.cu_top_0(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":67:2:67:7|RAM this_vram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":67:2:67:7|RAM this_oam_ram.mem[31:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|RAM this_map_ram.mem[7:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|RAM this_sprites_ram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":453:2:453:7|Found counter in view:work.cu_top_0(verilog) instance M_this_data_count_q[13:0] 
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 
Encoding state machine M_state_q[7:0] (in view: work.ppu_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)

@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Removing sequential instance this_vga_signals.M_pcounter_q[1] (in view: work.cu_top_0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Removing sequential instance this_vga_signals.M_pcounter_q[0] (in view: work.cu_top_0(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 152MB)

@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:48|ROM this_vga_ramdac.M_this_rgb_d_3_0[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:48|ROM this_vga_ramdac.M_this_rgb_d_3_0[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:48|Found ROM .delname. (in view: work.cu_top_0(verilog)) with 16 words by 6 bits.
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 173MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		   -10.57ns		 612 /       191
   2		0h:00m:03s		    -9.17ns		 591 /       191
   3		0h:00m:03s		    -7.77ns		 591 /       191
   4		0h:00m:03s		    -7.77ns		 590 /       191
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[6] (in view: work.cu_top_0(verilog)) with 24 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[4] (in view: work.cu_top_0(verilog)) with 41 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[5] (in view: work.cu_top_0(verilog)) with 32 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[8] (in view: work.cu_top_0(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[7] (in view: work.cu_top_0(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[9] (in view: work.cu_top_0(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:06s		    -6.37ns		 644 /       202
   6		0h:00m:06s		    -6.37ns		 647 /       202


   7		0h:00m:06s		    -4.97ns		 650 /       202
   8		0h:00m:06s		    -4.97ns		 650 /       202
Re-levelizing using alternate method
Assigned 0 out of 1208 signals to level zero using alternate method
@N: FX1016 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":8:10:8:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|SB_GB inserted on the net M_this_reset_cond_out[0].
@N: FX1017 :|SB_GB inserted on the net N_988.
@N: FX1017 :|SB_GB inserted on the net N_692_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 190MB peak: 192MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 191MB peak: 192MB)

@N: MT611 :|Automatically generated clock pixel_clock_5|M_counter_q_derived_clock[1] is not used and is being removed
@N: MT611 :|Automatically generated clock vga_signals_6|pixel_clk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 244 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
35 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               244        M_this_data_tmp_q_esr[10]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 192MB)

Writing Analyst data base /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synwork/cu_top_0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 185MB peak: 192MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Cannot forward annotate set_clock_groups command because clock vga_signals_6|pixel_clk_inferred_clock cannot be found
@N: FX1056 |Writing EDF file: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 192MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 184MB peak: 192MB)

@N: MT615 |Found clock clk_0 with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 16:03:23 2022
#


Top view:               cu_top_0
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -16.669

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
clk_0              100.0 MHz     37.5 MHz      10.000        26.669        -16.669     declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
clk_0     clk_0   |  10.000      -16.669  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_0
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                     Arrival            
Instance                                      Reference     Type          Pin     Net                      Time        Slack  
                                              Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[4]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[4]     0.540       -16.669
this_vga_signals.M_vcounter_q_fast_esr[5]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[5]     0.540       -16.648
this_vga_signals.M_vcounter_q_fast_esr[6]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[6]     0.540       -16.619
this_vga_signals.M_vcounter_q_fast_esr[8]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[8]     0.540       -16.556
this_vga_signals.M_vcounter_q_fast_esr[7]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[7]     0.540       -15.129
this_vga_signals.M_vcounter_q_fast_esr[9]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[9]     0.540       -15.059
this_vga_signals.M_vcounter_q_8_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_8_rep1      0.540       -15.031
this_vga_signals.M_vcounter_q_6_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_6_rep1      0.540       -15.010
this_vga_signals.M_vcounter_q_esr[7]          clk_0         SB_DFFESR     Q       M_vcounter_q[7]          0.540       -14.996
this_vga_signals.M_vcounter_q_9_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_9_rep1      0.540       -14.982
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                           Required            
Instance                         Reference     Type             Pin          Net                                    Time         Slack  
                                 Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[7]     M_this_vga_signals_address[7]          9.797        -16.669
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[0]     M_this_vga_signals_address[0]          9.797        -11.314
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[1]     M_this_vga_signals_address[1]          9.797        -11.209
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[2]     M_this_vga_signals_address[2]          9.797        -9.544 
this_ppu.M_haddress_q[5]         clk_0         SB_DFFSR         D            M_haddress_q_RNO[5]                    9.895        -7.164 
this_ppu.M_haddress_q[6]         clk_0         SB_DFFSR         D            M_haddress_q_RNO[6]                    9.895        -7.143 
this_ppu.M_haddress_q[7]         clk_0         SB_DFFSR         D            M_haddress_q_RNO[7]                    9.895        -7.080 
M_this_sprites_address_q[13]     clk_0         SB_DFFSR         D            M_this_sprites_address_q_3_0_i[13]     9.895        -6.364 
M_this_sprites_address_q[12]     clk_0         SB_DFFSR         D            M_this_sprites_address_q_3_0_i[12]     9.895        -6.223 
this_vram.mem_mem_0_0            clk_0         SB_RAM256x16     RADDR[3]     M_this_vga_signals_address[3]          9.797        -6.191 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.465
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.669

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[4] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[4]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[4]                                                           Net              -            -       1.599     -           3         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_ac0_3_0_2_1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          I3           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          O            Out     0.288     4.246       -         
mult1_un40_sum_ac0_3_1                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          I1           In      -         5.617       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          O            Out     0.379     5.996       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           14        
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          I1           In      -         7.367       -         
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          O            Out     0.400     7.767       -         
mult1_un54_sum_c3_0_0                                                          Net              -            -       1.371     -           7         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x0        SB_LUT4          I2           In      -         9.138       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x0        SB_LUT4          O            Out     0.379     9.516       -         
mult1_un61_sum_ac0_3_x0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          I1           In      -         10.887      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          O            Out     0.400     11.287      -         
mult1_un61_sum_c3                                                              Net              -            -       1.371     -           18        
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          I2           In      -         12.658      -         
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          O            Out     0.379     13.037      -         
g0_2_0_a2_1                                                                    Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          I0           In      -         14.408      -         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          O            Out     0.449     14.857      -         
g0_3_x0                                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          I1           In      -         16.228      -         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          O            Out     0.400     16.627      -         
mult1_un68_sum_ac0_3_0_0_0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         17.998      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     18.377      -         
mult1_un68_sum_c3_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          I3           In      -         19.748      -         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          O            Out     0.316     20.064      -         
mult1_un82_sum_c3_0_0                                                          Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          I3           In      -         21.435      -         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          O            Out     0.316     21.750      -         
M_this_vga_signals_address[7]                                                  Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[7]     In      -         26.465      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 26.669 is 5.273(19.8%) logic and 21.395(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.648

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[5] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[5]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[5]                                                           Net              -            -       1.599     -           3         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          I1           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          O            Out     0.379     2.518       -         
mult1_un40_sum_ac0_3_0_2_1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          I3           In      -         3.889       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          O            Out     0.316     4.204       -         
mult1_un40_sum_ac0_3_1                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          I1           In      -         5.575       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          O            Out     0.400     5.975       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           14        
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          I1           In      -         7.346       -         
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          O            Out     0.400     7.746       -         
mult1_un54_sum_c3_0_0                                                          Net              -            -       1.371     -           7         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x0        SB_LUT4          I2           In      -         9.117       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x0        SB_LUT4          O            Out     0.379     9.495       -         
mult1_un61_sum_ac0_3_x0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          I1           In      -         10.866      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          O            Out     0.400     11.266      -         
mult1_un61_sum_c3                                                              Net              -            -       1.371     -           18        
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          I2           In      -         12.637      -         
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          O            Out     0.379     13.016      -         
g0_2_0_a2_1                                                                    Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          I0           In      -         14.387      -         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          O            Out     0.449     14.836      -         
g0_3_x0                                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          I1           In      -         16.207      -         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          O            Out     0.400     16.606      -         
mult1_un68_sum_ac0_3_0_0_0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         17.977      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     18.356      -         
mult1_un68_sum_c3_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          I3           In      -         19.727      -         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          O            Out     0.316     20.043      -         
mult1_un82_sum_c3_0_0                                                          Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          I3           In      -         21.414      -         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          O            Out     0.316     21.729      -         
M_this_vga_signals_address[7]                                                  Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[7]     In      -         26.444      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 26.648 is 5.252(19.7%) logic and 21.395(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.648

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[4] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[4]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[4]                                                           Net              -            -       1.599     -           3         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_ac0_3_0_2_1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          I3           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          O            Out     0.288     4.246       -         
mult1_un40_sum_ac0_3_1                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          I1           In      -         5.617       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          O            Out     0.379     5.996       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           14        
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          I1           In      -         7.367       -         
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          O            Out     0.400     7.767       -         
mult1_un54_sum_c3_0_0                                                          Net              -            -       1.371     -           7         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x1        SB_LUT4          I2           In      -         9.138       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x1        SB_LUT4          O            Out     0.379     9.516       -         
mult1_un61_sum_ac0_3_x1                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          I2           In      -         10.887      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          O            Out     0.379     11.266      -         
mult1_un61_sum_c3                                                              Net              -            -       1.371     -           18        
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          I2           In      -         12.637      -         
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          O            Out     0.379     13.016      -         
g0_2_0_a2_1                                                                    Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          I0           In      -         14.387      -         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          O            Out     0.449     14.836      -         
g0_3_x0                                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          I1           In      -         16.207      -         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          O            Out     0.400     16.606      -         
mult1_un68_sum_ac0_3_0_0_0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         17.977      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     18.356      -         
mult1_un68_sum_c3_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          I3           In      -         19.727      -         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          O            Out     0.316     20.043      -         
mult1_un82_sum_c3_0_0                                                          Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          I3           In      -         21.414      -         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          O            Out     0.316     21.729      -         
M_this_vga_signals_address[7]                                                  Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[7]     In      -         26.444      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 26.648 is 5.252(19.7%) logic and 21.395(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.648

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[4] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[4]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[4]                                                           Net              -            -       1.599     -           3         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_ac0_3_0_2_1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          I3           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          O            Out     0.288     4.246       -         
mult1_un40_sum_ac0_3_1                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          I1           In      -         5.617       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          O            Out     0.379     5.996       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           14        
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          I1           In      -         7.367       -         
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          O            Out     0.400     7.767       -         
mult1_un54_sum_c3_0_0                                                          Net              -            -       1.371     -           7         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x0        SB_LUT4          I2           In      -         9.138       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x0        SB_LUT4          O            Out     0.379     9.516       -         
mult1_un61_sum_ac0_3_x0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          I1           In      -         10.887      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          O            Out     0.400     11.287      -         
mult1_un61_sum_c3                                                              Net              -            -       1.371     -           18        
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          I2           In      -         12.658      -         
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          O            Out     0.379     13.037      -         
g0_2_0_a2_1                                                                    Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.g0_3_x1                                          SB_LUT4          I0           In      -         14.408      -         
this_vga_signals.un5_vaddress.g0_3_x1                                          SB_LUT4          O            Out     0.449     14.857      -         
g0_3_x1                                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          I2           In      -         16.228      -         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          O            Out     0.379     16.606      -         
mult1_un68_sum_ac0_3_0_0_0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         17.977      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     18.356      -         
mult1_un68_sum_c3_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          I3           In      -         19.727      -         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          O            Out     0.316     20.043      -         
mult1_un82_sum_c3_0_0                                                          Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          I3           In      -         21.414      -         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          O            Out     0.316     21.729      -         
M_this_vga_signals_address[7]                                                  Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[7]     In      -         26.444      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 26.648 is 5.252(19.7%) logic and 21.395(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.627

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[5] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                  Pin          Pin               Arrival     No. of    
Name                                                                           Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[5]                                      SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[5]                                                           Net              -            -       1.599     -           3         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          I1           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_2_1     SB_LUT4          O            Out     0.379     2.518       -         
mult1_un40_sum_ac0_3_0_2_1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          I3           In      -         3.889       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_1_0       SB_LUT4          O            Out     0.316     4.204       -         
mult1_un40_sum_ac0_3_1                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          I1           In      -         5.575       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3           SB_LUT4          O            Out     0.400     5.975       -         
mult1_un40_sum_c3_0                                                            Net              -            -       1.371     -           14        
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          I1           In      -         7.346       -         
this_vga_signals.un5_vaddress.if_m8_0                                          SB_LUT4          O            Out     0.400     7.746       -         
mult1_un54_sum_c3_0_0                                                          Net              -            -       1.371     -           7         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x1        SB_LUT4          I2           In      -         9.117       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_x1        SB_LUT4          O            Out     0.379     9.495       -         
mult1_un61_sum_ac0_3_x1                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          I2           In      -         10.866      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un61_sum_ac0_3_ns        SB_LUT4          O            Out     0.379     11.245      -         
mult1_un61_sum_c3                                                              Net              -            -       1.371     -           18        
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          I2           In      -         12.616      -         
this_vga_signals.un5_vaddress.g0_2_0_a2_1                                      SB_LUT4          O            Out     0.379     12.995      -         
g0_2_0_a2_1                                                                    Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          I0           In      -         14.366      -         
this_vga_signals.un5_vaddress.g0_3_x0                                          SB_LUT4          O            Out     0.449     14.815      -         
g0_3_x0                                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          I1           In      -         16.186      -         
this_vga_signals.un5_vaddress.g0_3_ns                                          SB_LUT4          O            Out     0.400     16.585      -         
mult1_un68_sum_ac0_3_0_0_0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          I2           In      -         17.956      -         
this_vga_signals.un5_vaddress.g0                                               SB_LUT4          O            Out     0.379     18.335      -         
mult1_un68_sum_c3_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          I3           In      -         19.706      -         
this_vga_signals.un5_vaddress.g0_i_m2                                          SB_LUT4          O            Out     0.316     20.022      -         
mult1_un82_sum_c3_0_0                                                          Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          I3           In      -         21.393      -         
this_vga_signals.M_vcounter_q_RNIOIKI4Q[1]                                     SB_LUT4          O            Out     0.316     21.708      -         
M_this_vga_signals_address[7]                                                  Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                          SB_RAM256x16     RADDR[7]     In      -         26.423      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 26.627 is 5.231(19.6%) logic and 21.395(80.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 184MB peak: 192MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 184MB peak: 192MB)

---------------------------------------
Resource Usage Report for cu_top_0 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             12 uses
SB_CARRY        110 uses
SB_DFF          59 uses
SB_DFFE         16 uses
SB_DFFESR       42 uses
SB_DFFSR        84 uses
SB_DFFSS        1 use
SB_GB           3 uses
SB_RAM1024x4    2 uses
SB_RAM2048x2    16 uses
SB_RAM256x16    3 uses
VCC             12 uses
SB_LUT4         618 uses

I/O ports: 52
I/O primitives: 52
SB_GB_IO       1 use
SB_IO          51 uses

I/O Register bits:                  0
Register bits not including I/Os:   202 (2%)

RAM/ROM usage summary
Block Rams : 21 of 32 (65%)

Total load per clock:
   clk_0: 1

@S |Mapping Summary:
Total  LUTs: 618 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 618 = 618 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 32MB peak: 192MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat May 28 16:03:23 2022

###########################################################]
