ABADIR, M. S., FERGUSON, J., AND KIRKLAND, T.E. 1988. Logic design verification via test generation. IEEE Trans. Computer-Aided Design 7, 1 (Jan.), 138-148.
Randal E. Bryant, Symbolic simulation—techniques and applications, Proceedings of the 27th ACM/IEEE conference on Design automation, p.517-521, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.128296]
Randal E. Bryant, Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys (CSUR), v.24 n.3, p.293-318, Sept. 1992[doi>10.1145/136035.136043]
Neeta Ganguly , Magdy S. Abadir , Manish Pandey, PowerPCTM Array Verification Methodology using Formal Techniques, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.857-864, October 20-25, 1996
Craig Hunter , Jeff Slaton , Jim Eno , Romesh M. Jessani , Carl Dietz, The PowerPC 603TM Microprocessor: An Array Built-In Self-Test Mechanism, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.388-394, October 02-06, 1994
Charles H. Malley , Max Dieudonné, Logic verification methodology for PowerPC microprocessors, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.234-240, June 12-16, 1995, San Francisco, California, United States[doi>10.1145/217474.217535]
Manish Pandey , Richard Raimi , Derek L. Beatty , Randal E. Bryant, Formal verification of PowerPC arrays using symbolic trajectory evaluation, Proceedings of the 33rd annual conference on Design automation, p.649-654, June 03-07, 1996, Las Vegas, Nevada, United States[doi>10.1145/240518.240641]
Manish Pandey , Richard Raimi , Randal E. Bryant , Magdy S. Abadir, Formal verification of content addressable memories using symbolic trajectory evaluation, Proceedings of the 34th annual conference on Design automation, p.167-172, June 09-13, 1997, Anaheim, California, United States[doi>10.1145/266021.266056]
Carl-Johan H. Seger , Randal E. Bryant, Formal verification by symbolic evaluation of partially-ordered trajectories, Formal Methods in System Design, v.6 n.2, p.147-189, March 1995[doi>10.1007/BF01383966]
Li-C. Wang , Magdy S. Abadir, A New Validation Methodology Combining Test and Formal Verification for PowerPCTM Microprocessor Arrays, Proceedings of the IEEE International Test Conference, p.954-963, November 03-05, 1997
