

================================================================
== Vivado HLS Report for 'single_conv_test'
================================================================
* Date:           Sun Dec  6 13:34:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution5_unroll_11
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  69641|  202481|  69641|  202481|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+------+-------+------------+-----------+-----------+------+----------+
        |                                          |    Latency   |  Iteration |  Initiation Interval  | Trip |          |
        |                 Loop Name                |  min |  max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+------+-------+------------+-----------+-----------+------+----------+
        |- single_conv_test_label9                 |    48|     48|           8|          -|          -|     6|    no    |
        | + single_conv_test_label10               |     6|      6|           1|          -|          -|     6|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4152|  12396| 692 ~ 2066 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   690|   2064|  115 ~ 344 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |- single_conv_test_label12                |   128|    128|           2|          -|          -|    64|    no    |
        |- single_conv_test_label13                |    18|     18|           2|          -|          -|     9|    no    |
        |- single_conv_test_label14                |    36|     36|          18|          -|          -|     2|    no    |
        | + single_conv_test_label15               |    16|     16|           2|          -|          -|     8|    no    |
        |- single_conv_test_label16                |     6|      6|           2|          -|          -|     3|    no    |
        |- single_conv_test_label17                |  4224|  13404| 704 ~ 2234 |          -|          -|     6|    no    |
        | + single_conv_test_label18               |   702|   2232|  117 ~ 372 |          -|          -|     6|    no    |
        |  ++ single_conv_test_label19             |   210|    339|  70 ~ 113  |          -|          -|     3|    no    |
        |  ++ pool_line_buffer_shift_1_bit_label8  |    10|     10|           2|          -|          -|     5|    no    |
        |  ++ single_pool_calculate_label2         |    15|     15|           5|          -|          -|     3|    no    |
        |   +++ single_pool_calculate_label3       |     3|      3|           1|          -|          -|     3|    no    |
        +------------------------------------------+------+-------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 328
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 11 
9 --> 10 8 
10 --> 9 
11 --> 12 13 
12 --> 11 
13 --> 14 24 
14 --> 19 15 13 
15 --> 16 21 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 25 26 
25 --> 24 
26 --> 27 28 
27 --> 26 
28 --> 29 31 
29 --> 30 28 
30 --> 29 
31 --> 32 33 
32 --> 31 
33 --> 34 44 
34 --> 39 35 33 
35 --> 36 41 
36 --> 37 
37 --> 38 
38 --> 35 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 34 
44 --> 45 46 
45 --> 44 
46 --> 47 48 
47 --> 46 
48 --> 49 51 
49 --> 50 48 
50 --> 49 
51 --> 52 53 
52 --> 51 
53 --> 54 64 
54 --> 59 55 53 
55 --> 56 61 
56 --> 57 
57 --> 58 
58 --> 55 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 54 
64 --> 65 66 
65 --> 64 
66 --> 67 68 
67 --> 66 
68 --> 69 71 
69 --> 70 68 
70 --> 69 
71 --> 72 73 
72 --> 71 
73 --> 74 84 
74 --> 79 75 73 
75 --> 76 81 
76 --> 77 
77 --> 78 
78 --> 75 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 74 
84 --> 85 86 
85 --> 84 
86 --> 87 88 
87 --> 86 
88 --> 89 91 
89 --> 90 88 
90 --> 89 
91 --> 92 93 
92 --> 91 
93 --> 94 104 
94 --> 99 95 93 
95 --> 96 101 
96 --> 97 
97 --> 98 
98 --> 95 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 94 
104 --> 105 106 
105 --> 104 
106 --> 107 108 
107 --> 106 
108 --> 109 111 
109 --> 110 108 
110 --> 109 
111 --> 112 113 
112 --> 111 
113 --> 114 124 
114 --> 119 115 113 
115 --> 116 121 
116 --> 117 
117 --> 118 
118 --> 115 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 114 
124 --> 125 126 
125 --> 124 
126 --> 127 128 
127 --> 126 
128 --> 129 131 
129 --> 130 128 
130 --> 129 
131 --> 132 133 
132 --> 131 
133 --> 134 144 
134 --> 139 135 133 
135 --> 136 141 
136 --> 137 
137 --> 138 
138 --> 135 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 134 
144 --> 145 146 
145 --> 144 
146 --> 147 148 
147 --> 146 
148 --> 149 151 
149 --> 150 148 
150 --> 149 
151 --> 152 153 
152 --> 151 
153 --> 154 164 
154 --> 159 155 153 
155 --> 156 161 
156 --> 157 
157 --> 158 
158 --> 155 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 154 
164 --> 165 166 
165 --> 164 
166 --> 167 168 
167 --> 166 
168 --> 169 171 
169 --> 170 168 
170 --> 169 
171 --> 172 173 
172 --> 171 
173 --> 174 184 
174 --> 179 175 173 
175 --> 176 181 
176 --> 177 
177 --> 178 
178 --> 175 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 174 
184 --> 185 186 
185 --> 184 
186 --> 187 188 
187 --> 186 
188 --> 189 191 
189 --> 190 188 
190 --> 189 
191 --> 192 193 
192 --> 191 
193 --> 194 204 
194 --> 199 195 193 
195 --> 196 201 
196 --> 197 
197 --> 198 
198 --> 195 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 194 
204 --> 205 206 
205 --> 204 
206 --> 207 208 
207 --> 206 
208 --> 209 211 
209 --> 210 208 
210 --> 209 
211 --> 212 213 
212 --> 211 
213 --> 214 224 
214 --> 219 215 213 
215 --> 216 221 
216 --> 217 
217 --> 218 
218 --> 215 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 214 
224 --> 225 226 
225 --> 224 
226 --> 227 228 
227 --> 226 
228 --> 229 231 
229 --> 230 228 
230 --> 229 
231 --> 232 233 
232 --> 231 
233 --> 234 244 
234 --> 239 235 233 
235 --> 236 241 
236 --> 237 
237 --> 238 
238 --> 235 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 234 
244 --> 245 246 
245 --> 244 
246 --> 247 248 
247 --> 246 
248 --> 249 251 
249 --> 250 248 
250 --> 249 
251 --> 252 253 
252 --> 251 
253 --> 254 264 
254 --> 259 255 253 
255 --> 256 261 
256 --> 257 
257 --> 258 
258 --> 255 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 254 
264 --> 265 266 
265 --> 264 
266 --> 267 268 
267 --> 266 
268 --> 269 271 
269 --> 270 268 
270 --> 269 
271 --> 272 273 
272 --> 271 
273 --> 274 284 
274 --> 279 275 273 
275 --> 276 281 
276 --> 277 
277 --> 278 
278 --> 275 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 274 
284 --> 285 286 
285 --> 284 
286 --> 287 288 
287 --> 286 
288 --> 289 291 
289 --> 290 288 
290 --> 289 
291 --> 292 293 
292 --> 291 
293 --> 294 304 
294 --> 299 295 293 
295 --> 296 301 
296 --> 297 
297 --> 298 
298 --> 295 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 294 
304 --> 305 306 
305 --> 304 
306 --> 307 308 
307 --> 306 
308 --> 309 311 
309 --> 310 308 
310 --> 309 
311 --> 312 313 
312 --> 311 
313 --> 314 
314 --> 319 315 313 
315 --> 316 321 
316 --> 317 
317 --> 318 
318 --> 315 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 325 
324 --> 325 
325 --> 326 327 
326 --> 325 
327 --> 328 314 
328 --> 328 327 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %imgtotal) nounwind, !map !108"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([144 x i32]* %weitotal) nounwind, !map !114"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %outtotal) nounwind, !map !120"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @single_conv_test_str) nounwind"   --->   Operation 332 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%conv_output = alloca [36 x i32], align 4" [conv.cpp:106]   --->   Operation 333 'alloca' 'conv_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%img = alloca [64 x i32], align 16" [conv.cpp:115]   --->   Operation 334 'alloca' 'img' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 335 [1/1] (1.66ns)   --->   "br label %1" [conv.cpp:108]   --->   Operation 335 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %single_conv_test_label9_end ]"   --->   Operation 336 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (1.18ns)   --->   "%icmp_ln108 = icmp eq i3 %i_0, -2" [conv.cpp:108]   --->   Operation 337 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 338 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (1.68ns)   --->   "%i = add i3 %i_0, 1" [conv.cpp:108]   --->   Operation 339 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %single_conv_test_label11_begin, label %single_conv_test_label9_begin" [conv.cpp:108]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str9) nounwind" [conv.cpp:109]   --->   Operation 341 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str9) nounwind" [conv.cpp:109]   --->   Operation 342 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_64 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [conv.cpp:110]   --->   Operation 343 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %tmp_64 to i7" [conv.cpp:110]   --->   Operation 344 'zext' 'zext_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_65 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [conv.cpp:110]   --->   Operation 345 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i4 %tmp_65 to i7" [conv.cpp:110]   --->   Operation 346 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.94ns)   --->   "%sub_ln110 = sub i7 %zext_ln110, %zext_ln110_1" [conv.cpp:110]   --->   Operation 347 'sub' 'sub_ln110' <Predicate = (!icmp_ln108)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (1.66ns)   --->   "br label %2" [conv.cpp:109]   --->   Operation 348 'br' <Predicate = (!icmp_ln108)> <Delay = 1.66>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 349 'specregionbegin' 'tmp' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.66ns)   --->   "br label %10" [conv.cpp:117]   --->   Operation 350 'br' <Predicate = (icmp_ln108)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %single_conv_test_label9_begin ], [ %j, %3 ]"   --->   Operation 351 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (1.18ns)   --->   "%icmp_ln109 = icmp eq i3 %j_0, -2" [conv.cpp:109]   --->   Operation 352 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 353 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (1.68ns)   --->   "%j = add i3 %j_0, 1" [conv.cpp:109]   --->   Operation 354 'add' 'j' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %single_conv_test_label9_end, label %3" [conv.cpp:109]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str10) nounwind" [conv.cpp:110]   --->   Operation 356 'specloopname' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i3 %j_0 to i7" [conv.cpp:110]   --->   Operation 357 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (2.03ns)   --->   "%add_ln110 = add i7 %sub_ln110, %zext_ln110_2" [conv.cpp:110]   --->   Operation 358 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i7 %add_ln110 to i64" [conv.cpp:110]   --->   Operation 359 'sext' 'sext_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%conv_output_addr = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln110" [conv.cpp:110]   --->   Operation 360 'getelementptr' 'conv_output_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (3.25ns)   --->   "store i32 0, i32* %conv_output_addr, align 4" [conv.cpp:110]   --->   Operation 361 'store' <Predicate = (!icmp_ln109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:109]   --->   Operation 362 'br' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str9, i32 %tmp_1) nounwind" [conv.cpp:110]   --->   Operation 363 'specregionend' 'empty_6' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:108]   --->   Operation 364 'br' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%img_i_0_0 = phi i7 [ 0, %single_conv_test_label11_begin ], [ %add_ln117, %11 ]" [conv.cpp:117]   --->   Operation 365 'phi' 'img_i_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (1.46ns)   --->   "%icmp_ln117 = icmp eq i7 %img_i_0_0, -64" [conv.cpp:117]   --->   Operation 366 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 367 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (2.03ns)   --->   "%add_ln117 = add i7 %img_i_0_0, 1" [conv.cpp:117]   --->   Operation 368 'add' 'add_ln117' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %.preheader3.0.preheader, label %11" [conv.cpp:117]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %img_i_0_0 to i64" [conv.cpp:118]   --->   Operation 370 'zext' 'zext_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%imgtotal_addr = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118" [conv.cpp:118]   --->   Operation 371 'getelementptr' 'imgtotal_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 372 [2/2] (3.25ns)   --->   "%imgtotal_load = load i32* %imgtotal_addr, align 4" [conv.cpp:118]   --->   Operation 372 'load' 'imgtotal_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 373 [1/1] (1.66ns)   --->   "br label %.preheader3.0" [conv.cpp:120]   --->   Operation 373 'br' <Predicate = (icmp_ln117)> <Delay = 1.66>

State 5 <SV = 3> <Delay = 6.51>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 374 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/2] (3.25ns)   --->   "%imgtotal_load = load i32* %imgtotal_addr, align 4" [conv.cpp:118]   --->   Operation 375 'load' 'imgtotal_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%img_addr = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118" [conv.cpp:118]   --->   Operation 376 'getelementptr' 'img_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load, i32* %img_addr, align 4" [conv.cpp:118]   --->   Operation 377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "br label %10" [conv.cpp:117]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%ker_i_0_0 = phi i4 [ %add_ln120, %9 ], [ 0, %.preheader3.0.preheader ]" [conv.cpp:120]   --->   Operation 379 'phi' 'ker_i_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (1.44ns)   --->   "%icmp_ln120 = icmp eq i4 %ker_i_0_0, -7" [conv.cpp:120]   --->   Operation 380 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 381 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (1.77ns)   --->   "%add_ln120 = add i4 %ker_i_0_0, 1" [conv.cpp:120]   --->   Operation 382 'add' 'add_ln120' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %.preheader2.0.preheader, label %9" [conv.cpp:120]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i4 %ker_i_0_0 to i64" [conv.cpp:121]   --->   Operation 384 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%weitotal_addr = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121" [conv.cpp:121]   --->   Operation 385 'getelementptr' 'weitotal_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 386 [2/2] (3.25ns)   --->   "%weitotal_load = load i32* %weitotal_addr, align 4" [conv.cpp:121]   --->   Operation 386 'load' 'weitotal_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 387 [1/1] (1.66ns)   --->   "br label %.preheader2.0" [conv.cpp:125]   --->   Operation 387 'br' <Predicate = (icmp_ln120)> <Delay = 1.66>

State 7 <SV = 4> <Delay = 5.40>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 388 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 389 [1/2] (3.25ns)   --->   "%weitotal_load = load i32* %weitotal_addr, align 4" [conv.cpp:121]   --->   Operation 389 'load' 'weitotal_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121" [conv.cpp:121]   --->   Operation 390 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (2.15ns)   --->   "store i32 %weitotal_load, i32* %kernel_addr, align 4" [conv.cpp:121]   --->   Operation 391 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "br label %.preheader3.0" [conv.cpp:120]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i2 [ %add_ln125, %single_conv_test_label14_end ], [ 0, %.preheader2.0.preheader ]" [conv.cpp:125]   --->   Operation 393 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%count_0_0 = phi i5 [ %add_ln127, %single_conv_test_label14_end ], [ 0, %.preheader2.0.preheader ]" [conv.cpp:127]   --->   Operation 394 'phi' 'count_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.93ns)   --->   "%icmp_ln125 = icmp eq i2 %i1_0_0, -2" [conv.cpp:125]   --->   Operation 395 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 396 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (1.58ns)   --->   "%add_ln125 = add i2 %i1_0_0, 1" [conv.cpp:125]   --->   Operation 397 'add' 'add_ln125' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader1.0.preheader, label %single_conv_test_label14_begin" [conv.cpp:125]   --->   Operation 398 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 399 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 400 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (1.86ns)   --->   "%add_ln127 = add i5 %count_0_0, 8" [conv.cpp:127]   --->   Operation 401 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i2 %i1_0_0 to i5" [conv.cpp:132]   --->   Operation 402 'zext' 'zext_ln132' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_0, i2 0)" [conv.cpp:132]   --->   Operation 403 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i4 %tmp_66 to i5" [conv.cpp:132]   --->   Operation 404 'zext' 'zext_ln132_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (1.77ns)   --->   "%sub_ln132 = sub i5 %zext_ln132_1, %zext_ln132" [conv.cpp:132]   --->   Operation 405 'sub' 'sub_ln132' <Predicate = (!icmp_ln125)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_0, i3 0)" [conv.cpp:133]   --->   Operation 406 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %tmp_67 to i6" [conv.cpp:127]   --->   Operation 407 'zext' 'zext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (1.66ns)   --->   "br label %5" [conv.cpp:127]   --->   Operation 408 'br' <Predicate = (!icmp_ln125)> <Delay = 1.66>
ST_8 : Operation 409 [1/1] (1.66ns)   --->   "br label %.preheader1.0" [conv.cpp:143]   --->   Operation 409 'br' <Predicate = (icmp_ln125)> <Delay = 1.66>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%j2_0_0 = phi i4 [ 0, %single_conv_test_label14_begin ], [ %add_ln127_16, %6 ]" [conv.cpp:127]   --->   Operation 410 'phi' 'j2_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%count_1_0 = phi i5 [ %count_0_0, %single_conv_test_label14_begin ], [ %add_ln129, %6 ]" [conv.cpp:127]   --->   Operation 411 'phi' 'count_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (1.44ns)   --->   "%icmp_ln127 = icmp eq i4 %j2_0_0, -8" [conv.cpp:127]   --->   Operation 412 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 413 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (1.77ns)   --->   "%add_ln127_16 = add i4 %j2_0_0, 1" [conv.cpp:127]   --->   Operation 414 'add' 'add_ln127_16' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %single_conv_test_label14_end, label %8" [conv.cpp:127]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (1.86ns)   --->   "%add_ln129 = add i5 %count_1_0, 1" [conv.cpp:129]   --->   Operation 416 'add' 'add_ln129' <Predicate = (!icmp_ln127)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %count_1_0 to i64" [conv.cpp:129]   --->   Operation 417 'zext' 'zext_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%img_addr_2 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129" [conv.cpp:129]   --->   Operation 418 'getelementptr' 'img_addr_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 419 [2/2] (3.25ns)   --->   "%img_load_16 = load i32* %img_addr_2, align 4" [conv.cpp:129]   --->   Operation 419 'load' 'img_load_16' <Predicate = (!icmp_ln127)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 420 [1/1] (1.44ns)   --->   "%icmp_ln130 = icmp ult i4 %j2_0_0, 3" [conv.cpp:130]   --->   Operation 420 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln127)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i4 %j2_0_0 to i6" [conv.cpp:132]   --->   Operation 421 'zext' 'zext_ln132_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i4 %j2_0_0 to i5" [conv.cpp:132]   --->   Operation 422 'zext' 'zext_ln132_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (1.86ns)   --->   "%add_ln132 = add i5 %sub_ln132, %zext_ln132_3" [conv.cpp:132]   --->   Operation 423 'add' 'add_ln132' <Predicate = (!icmp_ln127)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i5 %add_ln132 to i64" [conv.cpp:132]   --->   Operation 424 'sext' 'sext_ln132' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%cal_conv_addr_1 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132" [conv.cpp:132]   --->   Operation 425 'getelementptr' 'cal_conv_addr_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (1.86ns)   --->   "%add_ln133 = add i6 %zext_ln127, %zext_ln132_2" [conv.cpp:133]   --->   Operation 426 'add' 'add_ln133' <Predicate = (!icmp_ln127)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %add_ln133 to i64" [conv.cpp:133]   --->   Operation 427 'zext' 'zext_ln133' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%conv_line_buffer_add = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133" [conv.cpp:133]   --->   Operation 428 'getelementptr' 'conv_line_buffer_add' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_2) nounwind" [conv.cpp:140]   --->   Operation 429 'specregionend' 'empty_11' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "br label %.preheader2.0" [conv.cpp:125]   --->   Operation 430 'br' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 5.40>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 431 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/2] (3.25ns)   --->   "%img_load_16 = load i32* %img_addr_2, align 4" [conv.cpp:129]   --->   Operation 432 'load' 'img_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 433 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %7, label %6" [conv.cpp:130]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 434 [1/1] (2.15ns)   --->   "store i32 %img_load_16, i32* %cal_conv_addr_1, align 4" [conv.cpp:132]   --->   Operation 434 'store' <Predicate = (icmp_ln130)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "br label %6" [conv.cpp:134]   --->   Operation 435 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (2.15ns)   --->   "store i32 %img_load_16, i32* %conv_line_buffer_add, align 4" [conv.cpp:133]   --->   Operation 436 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:127]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%i3_0_0 = phi i2 [ %add_ln143, %4 ], [ 0, %.preheader1.0.preheader ]" [conv.cpp:143]   --->   Operation 438 'phi' 'i3_0_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "%count_2_0 = phi i5 [ %add_ln144, %4 ], [ -16, %.preheader1.0.preheader ]" [conv.cpp:144]   --->   Operation 439 'phi' 'count_2_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.93ns)   --->   "%icmp_ln143 = icmp eq i2 %i3_0_0, -1" [conv.cpp:143]   --->   Operation 440 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 441 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (1.58ns)   --->   "%add_ln143 = add i2 %i3_0_0, 1" [conv.cpp:143]   --->   Operation 442 'add' 'add_ln143' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %.preheader.0.preheader, label %4" [conv.cpp:143]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (1.86ns)   --->   "%add_ln144 = add i5 %count_2_0, 1" [conv.cpp:144]   --->   Operation 444 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %count_2_0 to i64" [conv.cpp:144]   --->   Operation 445 'zext' 'zext_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144" [conv.cpp:144]   --->   Operation 446 'getelementptr' 'img_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_11 : Operation 447 [2/2] (3.25ns)   --->   "%img_load = load i32* %img_addr_1, align 4" [conv.cpp:144]   --->   Operation 447 'load' 'img_load' <Predicate = (!icmp_ln143)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%out_1_0 = alloca i32"   --->   Operation 448 'alloca' 'out_1_0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%count_3_0 = alloca i32"   --->   Operation 449 'alloca' 'count_3_0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_11 : Operation 450 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_0" [conv.cpp:148]   --->   Operation 450 'store' <Predicate = (icmp_ln143)> <Delay = 1.70>
ST_11 : Operation 451 [1/1] (1.66ns)   --->   "br label %.preheader.0" [conv.cpp:148]   --->   Operation 451 'br' <Predicate = (icmp_ln143)> <Delay = 1.66>

State 12 <SV = 6> <Delay = 5.40>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 452 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/2] (3.25ns)   --->   "%img_load = load i32* %img_addr_1, align 4" [conv.cpp:144]   --->   Operation 453 'load' 'img_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i2 %i3_0_0 to i4" [conv.cpp:144]   --->   Operation 454 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (1.77ns)   --->   "%add_ln144_16 = add i4 %zext_ln144_1, 6" [conv.cpp:144]   --->   Operation 455 'add' 'add_ln144_16' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i4 %add_ln144_16 to i64" [conv.cpp:144]   --->   Operation 456 'zext' 'zext_ln144_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%cal_conv_addr = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_3" [conv.cpp:144]   --->   Operation 457 'getelementptr' 'cal_conv_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (2.15ns)   --->   "store i32 %img_load, i32* %cal_conv_addr, align 4" [conv.cpp:144]   --->   Operation 458 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [conv.cpp:143]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.94>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%i4_0_0 = phi i3 [ %add_ln148, %single_conv_test_label17_end ], [ 0, %.preheader.0.preheader ]" [conv.cpp:148]   --->   Operation 460 'phi' 'i4_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%out_1_0_load = load i32* %out_1_0"   --->   Operation 461 'load' 'out_1_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (1.18ns)   --->   "%icmp_ln148 = icmp eq i3 %i4_0_0, -2" [conv.cpp:148]   --->   Operation 462 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 463 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (1.68ns)   --->   "%add_ln148 = add i3 %i4_0_0, 1" [conv.cpp:148]   --->   Operation 464 'add' 'add_ln148' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %single_conv_test_label11, label %single_conv_test_label17_begin" [conv.cpp:148]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 466 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 467 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_68 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_0, i3 0)" [conv.cpp:171]   --->   Operation 468 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %tmp_68 to i7" [conv.cpp:171]   --->   Operation 469 'zext' 'zext_ln171' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_69 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_0, i1 false)" [conv.cpp:171]   --->   Operation 470 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i4 %tmp_69 to i7" [conv.cpp:171]   --->   Operation 471 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 472 [1/1] (1.94ns)   --->   "%sub_ln171 = sub i7 %zext_ln171, %zext_ln171_1" [conv.cpp:171]   --->   Operation 472 'sub' 'sub_ln171' <Predicate = (!icmp_ln148)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [1/1] (1.66ns)   --->   "br label %12" [conv.cpp:150]   --->   Operation 473 'br' <Predicate = (!icmp_ln148)> <Delay = 1.66>
ST_13 : Operation 474 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp) nounwind" [conv.cpp:200]   --->   Operation 474 'specregionend' 'empty_7' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 475 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_13 : Operation 476 [1/1] (1.66ns)   --->   "br label %24" [conv.cpp:117]   --->   Operation 476 'br' <Predicate = (icmp_ln148)> <Delay = 1.66>

State 14 <SV = 7> <Delay = 4.41>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%j5_0_0 = phi i3 [ 0, %single_conv_test_label17_begin ], [ %add_ln150, %single_conv_test_label18_end ]" [conv.cpp:150]   --->   Operation 477 'phi' 'j5_0_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%out_1_0_load_1 = load i32* %out_1_0"   --->   Operation 478 'load' 'out_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%count_3_0_load = load i32* %count_3_0" [conv.cpp:156]   --->   Operation 479 'load' 'count_3_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (1.18ns)   --->   "%icmp_ln150 = icmp eq i3 %j5_0_0, -2" [conv.cpp:150]   --->   Operation 480 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 481 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 481 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 482 [1/1] (1.68ns)   --->   "%add_ln150 = add i3 %j5_0_0, 1" [conv.cpp:150]   --->   Operation 482 'add' 'add_ln150' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 483 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %single_conv_test_label17_end, label %single_conv_test_label18_begin" [conv.cpp:150]   --->   Operation 483 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 484 'specloopname' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_14 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 485 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_14 : Operation 486 [1/1] (1.18ns)   --->   "%icmp_ln153 = icmp ult i3 %j5_0_0, -3" [conv.cpp:153]   --->   Operation 486 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln150)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %13, label %15" [conv.cpp:153]   --->   Operation 487 'br' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_14 : Operation 488 [1/1] (2.70ns)   --->   "%add_ln129_16 = add i32 %count_3_0_load, 3" [conv.cpp:129]   --->   Operation 488 'add' 'add_ln129_16' <Predicate = (!icmp_ln150 & !icmp_ln153)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 489 [1/1] (1.66ns)   --->   "br label %14" [conv.cpp:161]   --->   Operation 489 'br' <Predicate = (!icmp_ln150 & !icmp_ln153)> <Delay = 1.66>
ST_14 : Operation 490 [2/2] (2.64ns)   --->   "%out_s = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 490 'call' 'out_s' <Predicate = (!icmp_ln150 & icmp_ln153)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 491 [1/1] (2.70ns)   --->   "%add_ln156 = add nsw i32 %count_3_0_load, 1" [conv.cpp:156]   --->   Operation 491 'add' 'add_ln156' <Predicate = (!icmp_ln150 & icmp_ln153)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 492 [1/1] (1.70ns)   --->   "store i32 %add_ln156, i32* %count_3_0" [conv.cpp:158]   --->   Operation 492 'store' <Predicate = (!icmp_ln150 & icmp_ln153)> <Delay = 1.70>
ST_14 : Operation 493 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_4) nounwind" [conv.cpp:198]   --->   Operation 493 'specregionend' 'empty_15' <Predicate = (icmp_ln150)> <Delay = 0.00>
ST_14 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader.0" [conv.cpp:148]   --->   Operation 494 'br' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 2.64>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%count_5_0 = phi i32 [ %count_3_0_load, %15 ], [ %add_ln166, %._crit_edge.0 ]" [conv.cpp:156]   --->   Operation 495 'phi' 'count_5_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%out_3_0 = phi i32 [ %out_1_0_load_1, %15 ], [ %out_4_0, %._crit_edge.0 ]" [conv.cpp:164]   --->   Operation 496 'phi' 'out_3_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%i17_0_0 = phi i2 [ 0, %15 ], [ %add_ln161, %._crit_edge.0 ]" [conv.cpp:161]   --->   Operation 497 'phi' 'i17_0_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.93ns)   --->   "%icmp_ln161 = icmp eq i2 %i17_0_0, -1" [conv.cpp:161]   --->   Operation 498 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 499 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (1.58ns)   --->   "%add_ln161 = add i2 %i17_0_0, 1" [conv.cpp:161]   --->   Operation 500 'add' 'add_ln161' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %single_conv_test_label18_end.loopexit, label %16" [conv.cpp:161]   --->   Operation 501 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 502 'specloopname' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.93ns)   --->   "%icmp_ln163 = icmp eq i2 %i17_0_0, 0" [conv.cpp:163]   --->   Operation 503 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 504 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163, label %17, label %._crit_edge.0" [conv.cpp:163]   --->   Operation 504 'br' <Predicate = (!icmp_ln161)> <Delay = 1.66>
ST_15 : Operation 505 [2/2] (2.64ns)   --->   "%out_6 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 505 'call' 'out_6' <Predicate = (!icmp_ln161 & icmp_ln163)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 506 [1/1] (1.70ns)   --->   "store i32 %add_ln129_16, i32* %count_3_0" [conv.cpp:129]   --->   Operation 506 'store' <Predicate = (icmp_ln161)> <Delay = 1.70>
ST_15 : Operation 507 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end"   --->   Operation 507 'br' <Predicate = (icmp_ln161)> <Delay = 1.66>

State 16 <SV = 9> <Delay = 3.25>
ST_16 : Operation 508 [1/2] (0.00ns)   --->   "%out_6 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 508 'call' 'out_6' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 509 [1/1] (1.66ns)   --->   "br label %._crit_edge.0" [conv.cpp:165]   --->   Operation 509 'br' <Predicate = (icmp_ln163)> <Delay = 1.66>
ST_16 : Operation 510 [1/1] (2.70ns)   --->   "%add_ln166 = add nsw i32 %count_5_0, 1" [conv.cpp:166]   --->   Operation 510 'add' 'add_ln166' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i32 %count_5_0 to i64" [conv.cpp:166]   --->   Operation 511 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%img_addr_18 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166" [conv.cpp:166]   --->   Operation 512 'getelementptr' 'img_addr_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 513 [2/2] (3.25ns)   --->   "%img_load_19 = load i32* %img_addr_18, align 4" [conv.cpp:166]   --->   Operation 513 'load' 'img_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 17 <SV = 10> <Delay = 5.90>
ST_17 : Operation 514 [1/1] (0.00ns)   --->   "%out_4_0 = phi i32 [ %out_6, %17 ], [ %out_3_0, %16 ]" [conv.cpp:164]   --->   Operation 514 'phi' 'out_4_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 515 [1/2] (3.25ns)   --->   "%img_load_19 = load i32* %img_addr_18, align 4" [conv.cpp:166]   --->   Operation 515 'load' 'img_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 516 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_19)" [conv.cpp:167]   --->   Operation 516 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 0.00>
ST_18 : Operation 517 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_19)" [conv.cpp:167]   --->   Operation 517 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 518 [1/1] (0.00ns)   --->   "br label %14" [conv.cpp:161]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.25>
ST_19 : Operation 519 [1/2] (0.00ns)   --->   "%out_s = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 519 'call' 'out_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i32 %count_3_0_load to i64" [conv.cpp:156]   --->   Operation 520 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 521 [1/1] (0.00ns)   --->   "%img_addr_4 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156" [conv.cpp:156]   --->   Operation 521 'getelementptr' 'img_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 522 [2/2] (3.25ns)   --->   "%img_load_17 = load i32* %img_addr_4, align 4" [conv.cpp:156]   --->   Operation 522 'load' 'img_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 20 <SV = 9> <Delay = 5.90>
ST_20 : Operation 523 [1/2] (3.25ns)   --->   "%img_load_17 = load i32* %img_addr_4, align 4" [conv.cpp:156]   --->   Operation 523 'load' 'img_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 524 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_17)" [conv.cpp:157]   --->   Operation 524 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 10> <Delay = 5.28>
ST_21 : Operation 525 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_17)" [conv.cpp:157]   --->   Operation 525 'call' <Predicate = (icmp_ln153)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 526 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end" [conv.cpp:158]   --->   Operation 526 'br' <Predicate = (icmp_ln153)> <Delay = 1.66>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i3 %j5_0_0 to i7" [conv.cpp:171]   --->   Operation 527 'zext' 'zext_ln171_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (2.03ns)   --->   "%add_ln171_15 = add i7 %sub_ln171, %zext_ln171_2" [conv.cpp:171]   --->   Operation 528 'add' 'add_ln171_15' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i7 %add_ln171_15 to i64" [conv.cpp:171]   --->   Operation 529 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%conv_output_addr_1 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171" [conv.cpp:171]   --->   Operation 530 'getelementptr' 'conv_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 531 [2/2] (3.25ns)   --->   "%conv_output_load = load i32* %conv_output_addr_1, align 4" [conv.cpp:171]   --->   Operation 531 'load' 'conv_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 22 <SV = 11> <Delay = 5.95>
ST_22 : Operation 532 [1/1] (0.00ns)   --->   "%out_5_0 = phi i32 [ %out_s, %13 ], [ %out_3_0, %single_conv_test_label18_end.loopexit ]" [conv.cpp:155]   --->   Operation 532 'phi' 'out_5_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 533 [1/2] (3.25ns)   --->   "%conv_output_load = load i32* %conv_output_addr_1, align 4" [conv.cpp:171]   --->   Operation 533 'load' 'conv_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 534 [1/1] (2.70ns)   --->   "%add_ln171 = add nsw i32 %out_5_0, %conv_output_load" [conv.cpp:171]   --->   Operation 534 'add' 'add_ln171' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 535 [1/1] (0.00ns)   --->   "store i32 %out_5_0, i32* %out_1_0" [conv.cpp:150]   --->   Operation 535 'store' <Predicate = true> <Delay = 0.00>

State 23 <SV = 12> <Delay = 3.25>
ST_23 : Operation 536 [1/1] (3.25ns)   --->   "store i32 %add_ln171, i32* %conv_output_addr_1, align 4" [conv.cpp:171]   --->   Operation 536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_5) nounwind" [conv.cpp:197]   --->   Operation 537 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "br label %12" [conv.cpp:150]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 7> <Delay = 4.23>
ST_24 : Operation 539 [1/1] (0.00ns)   --->   "%img_i_0_1 = phi i7 [ 0, %single_conv_test_label11 ], [ %add_ln117_1, %25 ]" [conv.cpp:117]   --->   Operation 539 'phi' 'img_i_0_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 540 [1/1] (1.46ns)   --->   "%icmp_ln117_1 = icmp eq i7 %img_i_0_1, -64" [conv.cpp:117]   --->   Operation 540 'icmp' 'icmp_ln117_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 541 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 541 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 542 [1/1] (2.03ns)   --->   "%add_ln117_1 = add i7 %img_i_0_1, 1" [conv.cpp:117]   --->   Operation 542 'add' 'add_ln117_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_1, label %.preheader3.1.preheader, label %25" [conv.cpp:117]   --->   Operation 543 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 544 [1/1] (0.97ns)   --->   "%xor_ln118 = xor i7 %img_i_0_1, -64" [conv.cpp:118]   --->   Operation 544 'xor' 'xor_ln118' <Predicate = (!icmp_ln117_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i7 %xor_ln118 to i64" [conv.cpp:118]   --->   Operation 545 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln117_1)> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.00ns)   --->   "%imgtotal_addr_1 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_1" [conv.cpp:118]   --->   Operation 546 'getelementptr' 'imgtotal_addr_1' <Predicate = (!icmp_ln117_1)> <Delay = 0.00>
ST_24 : Operation 547 [2/2] (3.25ns)   --->   "%imgtotal_load_1 = load i32* %imgtotal_addr_1, align 4" [conv.cpp:118]   --->   Operation 547 'load' 'imgtotal_load_1' <Predicate = (!icmp_ln117_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 548 [1/1] (1.66ns)   --->   "br label %.preheader3.1" [conv.cpp:120]   --->   Operation 548 'br' <Predicate = (icmp_ln117_1)> <Delay = 1.66>

State 25 <SV = 8> <Delay = 6.51>
ST_25 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 549 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 550 [1/2] (3.25ns)   --->   "%imgtotal_load_1 = load i32* %imgtotal_addr_1, align 4" [conv.cpp:118]   --->   Operation 550 'load' 'imgtotal_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i7 %img_i_0_1 to i64" [conv.cpp:118]   --->   Operation 551 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%img_addr_3 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_2" [conv.cpp:118]   --->   Operation 552 'getelementptr' 'img_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_1, i32* %img_addr_3, align 4" [conv.cpp:118]   --->   Operation 553 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 554 [1/1] (0.00ns)   --->   "br label %24" [conv.cpp:117]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 3.25>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%ker_i_0_1 = phi i4 [ %add_ln120_1, %23 ], [ 0, %.preheader3.1.preheader ]" [conv.cpp:120]   --->   Operation 555 'phi' 'ker_i_0_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (1.44ns)   --->   "%icmp_ln120_1 = icmp eq i4 %ker_i_0_1, -7" [conv.cpp:120]   --->   Operation 556 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 557 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (1.77ns)   --->   "%add_ln120_1 = add i4 %ker_i_0_1, 1" [conv.cpp:120]   --->   Operation 558 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_1, label %.preheader2.1.preheader, label %23" [conv.cpp:120]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i4 %ker_i_0_1 to i64" [conv.cpp:121]   --->   Operation 560 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%weitotal_addr_1 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_1" [conv.cpp:121]   --->   Operation 561 'getelementptr' 'weitotal_addr_1' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_26 : Operation 562 [2/2] (3.25ns)   --->   "%weitotal_load_1 = load i32* %weitotal_addr_1, align 4" [conv.cpp:121]   --->   Operation 562 'load' 'weitotal_load_1' <Predicate = (!icmp_ln120_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_26 : Operation 563 [1/1] (1.66ns)   --->   "br label %.preheader2.1" [conv.cpp:125]   --->   Operation 563 'br' <Predicate = (icmp_ln120_1)> <Delay = 1.66>

State 27 <SV = 9> <Delay = 5.40>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 564 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/2] (3.25ns)   --->   "%weitotal_load_1 = load i32* %weitotal_addr_1, align 4" [conv.cpp:121]   --->   Operation 565 'load' 'weitotal_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_1" [conv.cpp:121]   --->   Operation 566 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_1, i32* %kernel_addr_1, align 4" [conv.cpp:121]   --->   Operation 567 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "br label %.preheader3.1" [conv.cpp:120]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 1.86>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%i1_0_1 = phi i2 [ %add_ln125_1, %single_conv_test_label14_end1 ], [ 0, %.preheader2.1.preheader ]" [conv.cpp:125]   --->   Operation 569 'phi' 'i1_0_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (0.00ns)   --->   "%count_0_1 = phi i5 [ %add_ln127_1, %single_conv_test_label14_end1 ], [ 0, %.preheader2.1.preheader ]" [conv.cpp:127]   --->   Operation 570 'phi' 'count_0_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (0.93ns)   --->   "%icmp_ln125_1 = icmp eq i2 %i1_0_1, -2" [conv.cpp:125]   --->   Operation 571 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 572 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (1.58ns)   --->   "%add_ln125_1 = add i2 %i1_0_1, 1" [conv.cpp:125]   --->   Operation 573 'add' 'add_ln125_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_1, label %.preheader1.1.preheader, label %single_conv_test_label14_begin1" [conv.cpp:125]   --->   Operation 574 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 575 'specloopname' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 576 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 577 [1/1] (1.86ns)   --->   "%add_ln127_1 = add i5 %count_0_1, 8" [conv.cpp:127]   --->   Operation 577 'add' 'add_ln127_1' <Predicate = (!icmp_ln125_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln132_4 = zext i2 %i1_0_1 to i5" [conv.cpp:132]   --->   Operation 578 'zext' 'zext_ln132_4' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_1, i2 0)" [conv.cpp:132]   --->   Operation 579 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln132_5 = zext i4 %tmp_70 to i5" [conv.cpp:132]   --->   Operation 580 'zext' 'zext_ln132_5' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 581 [1/1] (1.77ns)   --->   "%sub_ln132_1 = sub i5 %zext_ln132_5, %zext_ln132_4" [conv.cpp:132]   --->   Operation 581 'sub' 'sub_ln132_1' <Predicate = (!icmp_ln125_1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_1, i3 0)" [conv.cpp:133]   --->   Operation 582 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i5 %tmp_71 to i6" [conv.cpp:127]   --->   Operation 583 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln125_1)> <Delay = 0.00>
ST_28 : Operation 584 [1/1] (1.66ns)   --->   "br label %19" [conv.cpp:127]   --->   Operation 584 'br' <Predicate = (!icmp_ln125_1)> <Delay = 1.66>
ST_28 : Operation 585 [1/1] (1.66ns)   --->   "br label %.preheader1.1" [conv.cpp:143]   --->   Operation 585 'br' <Predicate = (icmp_ln125_1)> <Delay = 1.66>

State 29 <SV = 10> <Delay = 3.25>
ST_29 : Operation 586 [1/1] (0.00ns)   --->   "%j2_0_1 = phi i4 [ 0, %single_conv_test_label14_begin1 ], [ %add_ln127_17, %20 ]" [conv.cpp:127]   --->   Operation 586 'phi' 'j2_0_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 587 [1/1] (0.00ns)   --->   "%count_1_1 = phi i5 [ %count_0_1, %single_conv_test_label14_begin1 ], [ %add_ln129_1, %20 ]" [conv.cpp:127]   --->   Operation 587 'phi' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 588 [1/1] (1.44ns)   --->   "%icmp_ln127_1 = icmp eq i4 %j2_0_1, -8" [conv.cpp:127]   --->   Operation 588 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 589 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 589 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 590 [1/1] (1.77ns)   --->   "%add_ln127_17 = add i4 %j2_0_1, 1" [conv.cpp:127]   --->   Operation 590 'add' 'add_ln127_17' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 591 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_1, label %single_conv_test_label14_end1, label %22" [conv.cpp:127]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 592 [1/1] (1.86ns)   --->   "%add_ln129_1 = add i5 %count_1_1, 1" [conv.cpp:129]   --->   Operation 592 'add' 'add_ln129_1' <Predicate = (!icmp_ln127_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i5 %count_1_1 to i64" [conv.cpp:129]   --->   Operation 593 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%img_addr_17 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_1" [conv.cpp:129]   --->   Operation 594 'getelementptr' 'img_addr_17' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 595 [2/2] (3.25ns)   --->   "%img_load_18 = load i32* %img_addr_17, align 4" [conv.cpp:129]   --->   Operation 595 'load' 'img_load_18' <Predicate = (!icmp_ln127_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_29 : Operation 596 [1/1] (1.44ns)   --->   "%icmp_ln130_1 = icmp ult i4 %j2_0_1, 3" [conv.cpp:130]   --->   Operation 596 'icmp' 'icmp_ln130_1' <Predicate = (!icmp_ln127_1)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln132_6 = zext i4 %j2_0_1 to i6" [conv.cpp:132]   --->   Operation 597 'zext' 'zext_ln132_6' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln132_7 = zext i4 %j2_0_1 to i5" [conv.cpp:132]   --->   Operation 598 'zext' 'zext_ln132_7' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (1.86ns)   --->   "%add_ln132_1 = add i5 %sub_ln132_1, %zext_ln132_7" [conv.cpp:132]   --->   Operation 599 'add' 'add_ln132_1' <Predicate = (!icmp_ln127_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i5 %add_ln132_1 to i64" [conv.cpp:132]   --->   Operation 600 'sext' 'sext_ln132_1' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%cal_conv_addr_17 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_1" [conv.cpp:132]   --->   Operation 601 'getelementptr' 'cal_conv_addr_17' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (1.86ns)   --->   "%add_ln133_1 = add i6 %zext_ln127_1, %zext_ln132_6" [conv.cpp:133]   --->   Operation 602 'add' 'add_ln133_1' <Predicate = (!icmp_ln127_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i6 %add_ln133_1 to i64" [conv.cpp:133]   --->   Operation 603 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_1 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_1" [conv.cpp:133]   --->   Operation 604 'getelementptr' 'conv_line_buffer_add_1' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_6) nounwind" [conv.cpp:140]   --->   Operation 605 'specregionend' 'empty_23' <Predicate = (icmp_ln127_1)> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "br label %.preheader2.1" [conv.cpp:125]   --->   Operation 606 'br' <Predicate = (icmp_ln127_1)> <Delay = 0.00>

State 30 <SV = 11> <Delay = 5.40>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 607 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 608 [1/2] (3.25ns)   --->   "%img_load_18 = load i32* %img_addr_17, align 4" [conv.cpp:129]   --->   Operation 608 'load' 'img_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_30 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_1, label %21, label %20" [conv.cpp:130]   --->   Operation 609 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 610 [1/1] (2.15ns)   --->   "store i32 %img_load_18, i32* %cal_conv_addr_17, align 4" [conv.cpp:132]   --->   Operation 610 'store' <Predicate = (icmp_ln130_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "br label %20" [conv.cpp:134]   --->   Operation 611 'br' <Predicate = (icmp_ln130_1)> <Delay = 0.00>
ST_30 : Operation 612 [1/1] (2.15ns)   --->   "store i32 %img_load_18, i32* %conv_line_buffer_add_1, align 4" [conv.cpp:133]   --->   Operation 612 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_30 : Operation 613 [1/1] (0.00ns)   --->   "br label %19" [conv.cpp:127]   --->   Operation 613 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 10> <Delay = 3.25>
ST_31 : Operation 614 [1/1] (0.00ns)   --->   "%i3_0_1 = phi i2 [ %add_ln143_1, %18 ], [ 0, %.preheader1.1.preheader ]" [conv.cpp:143]   --->   Operation 614 'phi' 'i3_0_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 615 [1/1] (0.00ns)   --->   "%count_2_1 = phi i5 [ %add_ln144_1, %18 ], [ -16, %.preheader1.1.preheader ]" [conv.cpp:144]   --->   Operation 615 'phi' 'count_2_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 616 [1/1] (0.93ns)   --->   "%icmp_ln143_1 = icmp eq i2 %i3_0_1, -1" [conv.cpp:143]   --->   Operation 616 'icmp' 'icmp_ln143_1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 617 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (1.58ns)   --->   "%add_ln143_1 = add i2 %i3_0_1, 1" [conv.cpp:143]   --->   Operation 618 'add' 'add_ln143_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 619 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_1, label %.preheader.1.preheader, label %18" [conv.cpp:143]   --->   Operation 619 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 620 [1/1] (1.86ns)   --->   "%add_ln144_1 = add i5 %count_2_1, 1" [conv.cpp:144]   --->   Operation 620 'add' 'add_ln144_1' <Predicate = (!icmp_ln143_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i5 %count_2_1 to i64" [conv.cpp:144]   --->   Operation 621 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln143_1)> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (0.00ns)   --->   "%img_addr_16 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_2" [conv.cpp:144]   --->   Operation 622 'getelementptr' 'img_addr_16' <Predicate = (!icmp_ln143_1)> <Delay = 0.00>
ST_31 : Operation 623 [2/2] (3.25ns)   --->   "%img_load_1 = load i32* %img_addr_16, align 4" [conv.cpp:144]   --->   Operation 623 'load' 'img_load_1' <Predicate = (!icmp_ln143_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%out_1_1 = alloca i32"   --->   Operation 624 'alloca' 'out_1_1' <Predicate = (icmp_ln143_1)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%count_3_1 = alloca i32"   --->   Operation 625 'alloca' 'count_3_1' <Predicate = (icmp_ln143_1)> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_1" [conv.cpp:148]   --->   Operation 626 'store' <Predicate = (icmp_ln143_1)> <Delay = 1.70>
ST_31 : Operation 627 [1/1] (1.66ns)   --->   "store i32 %out_1_0_load, i32* %out_1_1" [conv.cpp:148]   --->   Operation 627 'store' <Predicate = (icmp_ln143_1)> <Delay = 1.66>
ST_31 : Operation 628 [1/1] (1.66ns)   --->   "br label %.preheader.1" [conv.cpp:148]   --->   Operation 628 'br' <Predicate = (icmp_ln143_1)> <Delay = 1.66>

State 32 <SV = 11> <Delay = 5.40>
ST_32 : Operation 629 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 629 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 630 [1/2] (3.25ns)   --->   "%img_load_1 = load i32* %img_addr_16, align 4" [conv.cpp:144]   --->   Operation 630 'load' 'img_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_32 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i2 %i3_0_1 to i4" [conv.cpp:144]   --->   Operation 631 'zext' 'zext_ln144_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 632 [1/1] (1.77ns)   --->   "%add_ln144_17 = add i4 %zext_ln144_5, 6" [conv.cpp:144]   --->   Operation 632 'add' 'add_ln144_17' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln144_7 = zext i4 %add_ln144_17 to i64" [conv.cpp:144]   --->   Operation 633 'zext' 'zext_ln144_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 634 [1/1] (0.00ns)   --->   "%cal_conv_addr_16 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_7" [conv.cpp:144]   --->   Operation 634 'getelementptr' 'cal_conv_addr_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 635 [1/1] (2.15ns)   --->   "store i32 %img_load_1, i32* %cal_conv_addr_16, align 4" [conv.cpp:144]   --->   Operation 635 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_32 : Operation 636 [1/1] (0.00ns)   --->   "br label %.preheader1.1" [conv.cpp:143]   --->   Operation 636 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 1.94>
ST_33 : Operation 637 [1/1] (0.00ns)   --->   "%i4_0_1 = phi i3 [ %add_ln148_1, %single_conv_test_label17_end1 ], [ 0, %.preheader.1.preheader ]" [conv.cpp:148]   --->   Operation 637 'phi' 'i4_0_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 638 [1/1] (0.00ns)   --->   "%out_1_1_load = load i32* %out_1_1"   --->   Operation 638 'load' 'out_1_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 639 [1/1] (1.18ns)   --->   "%icmp_ln148_1 = icmp eq i3 %i4_0_1, -2" [conv.cpp:148]   --->   Operation 639 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 640 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 640 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 641 [1/1] (1.68ns)   --->   "%add_ln148_1 = add i3 %i4_0_1, 1" [conv.cpp:148]   --->   Operation 641 'add' 'add_ln148_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 642 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_1, label %single_conv_test_label111, label %single_conv_test_label17_begin1" [conv.cpp:148]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 643 'specloopname' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 644 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_72 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_1, i3 0)" [conv.cpp:171]   --->   Operation 645 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln171_3 = zext i6 %tmp_72 to i7" [conv.cpp:171]   --->   Operation 646 'zext' 'zext_ln171_3' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_73 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_1, i1 false)" [conv.cpp:171]   --->   Operation 647 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln171_4 = zext i4 %tmp_73 to i7" [conv.cpp:171]   --->   Operation 648 'zext' 'zext_ln171_4' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 649 [1/1] (1.94ns)   --->   "%sub_ln171_1 = sub i7 %zext_ln171_3, %zext_ln171_4" [conv.cpp:171]   --->   Operation 649 'sub' 'sub_ln171_1' <Predicate = (!icmp_ln148_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 650 [1/1] (1.66ns)   --->   "br label %26" [conv.cpp:150]   --->   Operation 650 'br' <Predicate = (!icmp_ln148_1)> <Delay = 1.66>
ST_33 : Operation 651 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_3) nounwind" [conv.cpp:200]   --->   Operation 651 'specregionend' 'empty_19' <Predicate = (icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 652 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln148_1)> <Delay = 0.00>
ST_33 : Operation 653 [1/1] (1.66ns)   --->   "br label %38" [conv.cpp:117]   --->   Operation 653 'br' <Predicate = (icmp_ln148_1)> <Delay = 1.66>

State 34 <SV = 12> <Delay = 4.41>
ST_34 : Operation 654 [1/1] (0.00ns)   --->   "%j5_0_1 = phi i3 [ 0, %single_conv_test_label17_begin1 ], [ %add_ln150_1, %single_conv_test_label18_end1 ]" [conv.cpp:150]   --->   Operation 654 'phi' 'j5_0_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 655 [1/1] (0.00ns)   --->   "%out_1_1_load_1 = load i32* %out_1_1"   --->   Operation 655 'load' 'out_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 656 [1/1] (0.00ns)   --->   "%count_3_1_load = load i32* %count_3_1" [conv.cpp:156]   --->   Operation 656 'load' 'count_3_1_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 657 [1/1] (1.18ns)   --->   "%icmp_ln150_1 = icmp eq i3 %j5_0_1, -2" [conv.cpp:150]   --->   Operation 657 'icmp' 'icmp_ln150_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 658 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 658 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 659 [1/1] (1.68ns)   --->   "%add_ln150_1 = add i3 %j5_0_1, 1" [conv.cpp:150]   --->   Operation 659 'add' 'add_ln150_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 660 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_1, label %single_conv_test_label17_end1, label %single_conv_test_label18_begin1" [conv.cpp:150]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 661 'specloopname' <Predicate = (!icmp_ln150_1)> <Delay = 0.00>
ST_34 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 662 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln150_1)> <Delay = 0.00>
ST_34 : Operation 663 [1/1] (1.18ns)   --->   "%icmp_ln153_1 = icmp ult i3 %j5_0_1, -3" [conv.cpp:153]   --->   Operation 663 'icmp' 'icmp_ln153_1' <Predicate = (!icmp_ln150_1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 664 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_1, label %27, label %29" [conv.cpp:153]   --->   Operation 664 'br' <Predicate = (!icmp_ln150_1)> <Delay = 0.00>
ST_34 : Operation 665 [1/1] (2.70ns)   --->   "%add_ln129_17 = add i32 %count_3_1_load, 3" [conv.cpp:129]   --->   Operation 665 'add' 'add_ln129_17' <Predicate = (!icmp_ln150_1 & !icmp_ln153_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 666 [1/1] (1.66ns)   --->   "br label %28" [conv.cpp:161]   --->   Operation 666 'br' <Predicate = (!icmp_ln150_1 & !icmp_ln153_1)> <Delay = 1.66>
ST_34 : Operation 667 [2/2] (2.64ns)   --->   "%out_1 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 667 'call' 'out_1' <Predicate = (!icmp_ln150_1 & icmp_ln153_1)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 668 [1/1] (2.70ns)   --->   "%add_ln156_1 = add nsw i32 %count_3_1_load, 1" [conv.cpp:156]   --->   Operation 668 'add' 'add_ln156_1' <Predicate = (!icmp_ln150_1 & icmp_ln153_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 669 [1/1] (1.70ns)   --->   "store i32 %add_ln156_1, i32* %count_3_1" [conv.cpp:158]   --->   Operation 669 'store' <Predicate = (!icmp_ln150_1 & icmp_ln153_1)> <Delay = 1.70>
ST_34 : Operation 670 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_8) nounwind" [conv.cpp:198]   --->   Operation 670 'specregionend' 'empty_27' <Predicate = (icmp_ln150_1)> <Delay = 0.00>
ST_34 : Operation 671 [1/1] (0.00ns)   --->   "br label %.preheader.1" [conv.cpp:148]   --->   Operation 671 'br' <Predicate = (icmp_ln150_1)> <Delay = 0.00>

State 35 <SV = 13> <Delay = 2.64>
ST_35 : Operation 672 [1/1] (0.00ns)   --->   "%count_5_1 = phi i32 [ %count_3_1_load, %29 ], [ %add_ln166_1, %._crit_edge.1 ]" [conv.cpp:156]   --->   Operation 672 'phi' 'count_5_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 673 [1/1] (0.00ns)   --->   "%out_3_1 = phi i32 [ %out_1_1_load_1, %29 ], [ %out_4_1, %._crit_edge.1 ]" [conv.cpp:164]   --->   Operation 673 'phi' 'out_3_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 674 [1/1] (0.00ns)   --->   "%i17_0_1 = phi i2 [ 0, %29 ], [ %add_ln161_1, %._crit_edge.1 ]" [conv.cpp:161]   --->   Operation 674 'phi' 'i17_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 675 [1/1] (0.93ns)   --->   "%icmp_ln161_1 = icmp eq i2 %i17_0_1, -1" [conv.cpp:161]   --->   Operation 675 'icmp' 'icmp_ln161_1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 676 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 676 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 677 [1/1] (1.58ns)   --->   "%add_ln161_1 = add i2 %i17_0_1, 1" [conv.cpp:161]   --->   Operation 677 'add' 'add_ln161_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 678 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_1, label %single_conv_test_label18_end1.loopexit, label %30" [conv.cpp:161]   --->   Operation 678 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 679 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 679 'specloopname' <Predicate = (!icmp_ln161_1)> <Delay = 0.00>
ST_35 : Operation 680 [1/1] (0.93ns)   --->   "%icmp_ln163_1 = icmp eq i2 %i17_0_1, 0" [conv.cpp:163]   --->   Operation 680 'icmp' 'icmp_ln163_1' <Predicate = (!icmp_ln161_1)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 681 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_1, label %31, label %._crit_edge.1" [conv.cpp:163]   --->   Operation 681 'br' <Predicate = (!icmp_ln161_1)> <Delay = 1.66>
ST_35 : Operation 682 [2/2] (2.64ns)   --->   "%out_6_1 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 682 'call' 'out_6_1' <Predicate = (!icmp_ln161_1 & icmp_ln163_1)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 683 [1/1] (1.70ns)   --->   "store i32 %add_ln129_17, i32* %count_3_1" [conv.cpp:129]   --->   Operation 683 'store' <Predicate = (icmp_ln161_1)> <Delay = 1.70>
ST_35 : Operation 684 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end1"   --->   Operation 684 'br' <Predicate = (icmp_ln161_1)> <Delay = 1.66>

State 36 <SV = 14> <Delay = 3.25>
ST_36 : Operation 685 [1/2] (0.00ns)   --->   "%out_6_1 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 685 'call' 'out_6_1' <Predicate = (icmp_ln163_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 686 [1/1] (1.66ns)   --->   "br label %._crit_edge.1" [conv.cpp:165]   --->   Operation 686 'br' <Predicate = (icmp_ln163_1)> <Delay = 1.66>
ST_36 : Operation 687 [1/1] (2.70ns)   --->   "%add_ln166_1 = add nsw i32 %count_5_1, 1" [conv.cpp:166]   --->   Operation 687 'add' 'add_ln166_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln166_1 = sext i32 %count_5_1 to i64" [conv.cpp:166]   --->   Operation 688 'sext' 'sext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 689 [1/1] (0.00ns)   --->   "%img_addr_23 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_1" [conv.cpp:166]   --->   Operation 689 'getelementptr' 'img_addr_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 690 [2/2] (3.25ns)   --->   "%img_load_22 = load i32* %img_addr_23, align 4" [conv.cpp:166]   --->   Operation 690 'load' 'img_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 37 <SV = 15> <Delay = 5.90>
ST_37 : Operation 691 [1/1] (0.00ns)   --->   "%out_4_1 = phi i32 [ %out_6_1, %31 ], [ %out_3_1, %30 ]" [conv.cpp:164]   --->   Operation 691 'phi' 'out_4_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 692 [1/2] (3.25ns)   --->   "%img_load_22 = load i32* %img_addr_23, align 4" [conv.cpp:166]   --->   Operation 692 'load' 'img_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_37 : Operation 693 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_22)" [conv.cpp:167]   --->   Operation 693 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 16> <Delay = 0.00>
ST_38 : Operation 694 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_22)" [conv.cpp:167]   --->   Operation 694 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 695 [1/1] (0.00ns)   --->   "br label %28" [conv.cpp:161]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 13> <Delay = 3.25>
ST_39 : Operation 696 [1/2] (0.00ns)   --->   "%out_1 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 696 'call' 'out_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i32 %count_3_1_load to i64" [conv.cpp:156]   --->   Operation 697 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%img_addr_20 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_1" [conv.cpp:156]   --->   Operation 698 'getelementptr' 'img_addr_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 699 [2/2] (3.25ns)   --->   "%img_load_20 = load i32* %img_addr_20, align 4" [conv.cpp:156]   --->   Operation 699 'load' 'img_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 40 <SV = 14> <Delay = 5.90>
ST_40 : Operation 700 [1/2] (3.25ns)   --->   "%img_load_20 = load i32* %img_addr_20, align 4" [conv.cpp:156]   --->   Operation 700 'load' 'img_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_40 : Operation 701 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_20)" [conv.cpp:157]   --->   Operation 701 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 15> <Delay = 5.28>
ST_41 : Operation 702 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_20)" [conv.cpp:157]   --->   Operation 702 'call' <Predicate = (icmp_ln153_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 703 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end1" [conv.cpp:158]   --->   Operation 703 'br' <Predicate = (icmp_ln153_1)> <Delay = 1.66>
ST_41 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln171_5 = zext i3 %j5_0_1 to i7" [conv.cpp:171]   --->   Operation 704 'zext' 'zext_ln171_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 705 [1/1] (2.03ns)   --->   "%add_ln171_16 = add i7 %sub_ln171_1, %zext_ln171_5" [conv.cpp:171]   --->   Operation 705 'add' 'add_ln171_16' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln171_1 = sext i7 %add_ln171_16 to i64" [conv.cpp:171]   --->   Operation 706 'sext' 'sext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 707 [1/1] (0.00ns)   --->   "%conv_output_addr_2 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_1" [conv.cpp:171]   --->   Operation 707 'getelementptr' 'conv_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 708 [2/2] (3.25ns)   --->   "%conv_output_load_1 = load i32* %conv_output_addr_2, align 4" [conv.cpp:171]   --->   Operation 708 'load' 'conv_output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 42 <SV = 16> <Delay = 5.95>
ST_42 : Operation 709 [1/1] (0.00ns)   --->   "%out_5_1 = phi i32 [ %out_1, %27 ], [ %out_3_1, %single_conv_test_label18_end1.loopexit ]" [conv.cpp:155]   --->   Operation 709 'phi' 'out_5_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 710 [1/2] (3.25ns)   --->   "%conv_output_load_1 = load i32* %conv_output_addr_2, align 4" [conv.cpp:171]   --->   Operation 710 'load' 'conv_output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_42 : Operation 711 [1/1] (2.70ns)   --->   "%add_ln171_1 = add nsw i32 %out_5_1, %conv_output_load_1" [conv.cpp:171]   --->   Operation 711 'add' 'add_ln171_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 712 [1/1] (1.66ns)   --->   "store i32 %out_5_1, i32* %out_1_1" [conv.cpp:150]   --->   Operation 712 'store' <Predicate = true> <Delay = 1.66>

State 43 <SV = 17> <Delay = 3.25>
ST_43 : Operation 713 [1/1] (3.25ns)   --->   "store i32 %add_ln171_1, i32* %conv_output_addr_2, align 4" [conv.cpp:171]   --->   Operation 713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_43 : Operation 714 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_9) nounwind" [conv.cpp:197]   --->   Operation 714 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 715 [1/1] (0.00ns)   --->   "br label %26" [conv.cpp:150]   --->   Operation 715 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 12> <Delay = 3.25>
ST_44 : Operation 716 [1/1] (0.00ns)   --->   "%img_i_0_2 = phi i7 [ 0, %single_conv_test_label111 ], [ %add_ln117_2, %39 ]" [conv.cpp:117]   --->   Operation 716 'phi' 'img_i_0_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 717 [1/1] (1.46ns)   --->   "%icmp_ln117_2 = icmp eq i7 %img_i_0_2, -64" [conv.cpp:117]   --->   Operation 717 'icmp' 'icmp_ln117_2' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 718 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 718 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 719 [1/1] (2.03ns)   --->   "%add_ln117_2 = add i7 %img_i_0_2, 1" [conv.cpp:117]   --->   Operation 719 'add' 'add_ln117_2' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 720 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_2, label %.preheader3.2.preheader, label %39" [conv.cpp:117]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 721 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %img_i_0_2)" [conv.cpp:118]   --->   Operation 721 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln117_2)> <Delay = 0.00>
ST_44 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i8 %or_ln to i64" [conv.cpp:118]   --->   Operation 722 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln117_2)> <Delay = 0.00>
ST_44 : Operation 723 [1/1] (0.00ns)   --->   "%imgtotal_addr_2 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_3" [conv.cpp:118]   --->   Operation 723 'getelementptr' 'imgtotal_addr_2' <Predicate = (!icmp_ln117_2)> <Delay = 0.00>
ST_44 : Operation 724 [2/2] (3.25ns)   --->   "%imgtotal_load_2 = load i32* %imgtotal_addr_2, align 4" [conv.cpp:118]   --->   Operation 724 'load' 'imgtotal_load_2' <Predicate = (!icmp_ln117_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_44 : Operation 725 [1/1] (1.66ns)   --->   "br label %.preheader3.2" [conv.cpp:120]   --->   Operation 725 'br' <Predicate = (icmp_ln117_2)> <Delay = 1.66>

State 45 <SV = 13> <Delay = 6.51>
ST_45 : Operation 726 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 726 'specloopname' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 727 [1/2] (3.25ns)   --->   "%imgtotal_load_2 = load i32* %imgtotal_addr_2, align 4" [conv.cpp:118]   --->   Operation 727 'load' 'imgtotal_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_45 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i7 %img_i_0_2 to i64" [conv.cpp:118]   --->   Operation 728 'zext' 'zext_ln118_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 729 [1/1] (0.00ns)   --->   "%img_addr_19 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_4" [conv.cpp:118]   --->   Operation 729 'getelementptr' 'img_addr_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 730 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_2, i32* %img_addr_19, align 4" [conv.cpp:118]   --->   Operation 730 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_45 : Operation 731 [1/1] (0.00ns)   --->   "br label %38" [conv.cpp:117]   --->   Operation 731 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 13> <Delay = 3.25>
ST_46 : Operation 732 [1/1] (0.00ns)   --->   "%ker_i_0_2 = phi i4 [ %add_ln120_2, %37 ], [ 0, %.preheader3.2.preheader ]" [conv.cpp:120]   --->   Operation 732 'phi' 'ker_i_0_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 733 [1/1] (1.44ns)   --->   "%icmp_ln120_2 = icmp eq i4 %ker_i_0_2, -7" [conv.cpp:120]   --->   Operation 733 'icmp' 'icmp_ln120_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 734 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 734 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 735 [1/1] (1.77ns)   --->   "%add_ln120_2 = add i4 %ker_i_0_2, 1" [conv.cpp:120]   --->   Operation 735 'add' 'add_ln120_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 736 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_2, label %.preheader2.2.preheader, label %37" [conv.cpp:120]   --->   Operation 736 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i4 %ker_i_0_2 to i64" [conv.cpp:121]   --->   Operation 737 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln120_2)> <Delay = 0.00>
ST_46 : Operation 738 [1/1] (0.00ns)   --->   "%weitotal_addr_2 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_2" [conv.cpp:121]   --->   Operation 738 'getelementptr' 'weitotal_addr_2' <Predicate = (!icmp_ln120_2)> <Delay = 0.00>
ST_46 : Operation 739 [2/2] (3.25ns)   --->   "%weitotal_load_2 = load i32* %weitotal_addr_2, align 4" [conv.cpp:121]   --->   Operation 739 'load' 'weitotal_load_2' <Predicate = (!icmp_ln120_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_46 : Operation 740 [1/1] (1.66ns)   --->   "br label %.preheader2.2" [conv.cpp:125]   --->   Operation 740 'br' <Predicate = (icmp_ln120_2)> <Delay = 1.66>

State 47 <SV = 14> <Delay = 5.40>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 741 'specloopname' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 742 [1/2] (3.25ns)   --->   "%weitotal_load_2 = load i32* %weitotal_addr_2, align 4" [conv.cpp:121]   --->   Operation 742 'load' 'weitotal_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_47 : Operation 743 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_2" [conv.cpp:121]   --->   Operation 743 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 744 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_2, i32* %kernel_addr_2, align 4" [conv.cpp:121]   --->   Operation 744 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_47 : Operation 745 [1/1] (0.00ns)   --->   "br label %.preheader3.2" [conv.cpp:120]   --->   Operation 745 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 14> <Delay = 1.86>
ST_48 : Operation 746 [1/1] (0.00ns)   --->   "%i1_0_2 = phi i2 [ %add_ln125_2, %single_conv_test_label14_end2 ], [ 0, %.preheader2.2.preheader ]" [conv.cpp:125]   --->   Operation 746 'phi' 'i1_0_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 747 [1/1] (0.00ns)   --->   "%count_0_2 = phi i5 [ %add_ln127_2, %single_conv_test_label14_end2 ], [ 0, %.preheader2.2.preheader ]" [conv.cpp:127]   --->   Operation 747 'phi' 'count_0_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 748 [1/1] (0.93ns)   --->   "%icmp_ln125_2 = icmp eq i2 %i1_0_2, -2" [conv.cpp:125]   --->   Operation 748 'icmp' 'icmp_ln125_2' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 749 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 749 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 750 [1/1] (1.58ns)   --->   "%add_ln125_2 = add i2 %i1_0_2, 1" [conv.cpp:125]   --->   Operation 750 'add' 'add_ln125_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 751 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_2, label %.preheader1.2.preheader, label %single_conv_test_label14_begin2" [conv.cpp:125]   --->   Operation 751 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 752 'specloopname' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 753 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 754 [1/1] (1.86ns)   --->   "%add_ln127_2 = add i5 %count_0_2, 8" [conv.cpp:127]   --->   Operation 754 'add' 'add_ln127_2' <Predicate = (!icmp_ln125_2)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln132_8 = zext i2 %i1_0_2 to i5" [conv.cpp:132]   --->   Operation 755 'zext' 'zext_ln132_8' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_74 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_2, i2 0)" [conv.cpp:132]   --->   Operation 756 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln132_9 = zext i4 %tmp_74 to i5" [conv.cpp:132]   --->   Operation 757 'zext' 'zext_ln132_9' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 758 [1/1] (1.77ns)   --->   "%sub_ln132_2 = sub i5 %zext_ln132_9, %zext_ln132_8" [conv.cpp:132]   --->   Operation 758 'sub' 'sub_ln132_2' <Predicate = (!icmp_ln125_2)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_75 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_2, i3 0)" [conv.cpp:133]   --->   Operation 759 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i5 %tmp_75 to i6" [conv.cpp:127]   --->   Operation 760 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln125_2)> <Delay = 0.00>
ST_48 : Operation 761 [1/1] (1.66ns)   --->   "br label %33" [conv.cpp:127]   --->   Operation 761 'br' <Predicate = (!icmp_ln125_2)> <Delay = 1.66>
ST_48 : Operation 762 [1/1] (1.66ns)   --->   "br label %.preheader1.2" [conv.cpp:143]   --->   Operation 762 'br' <Predicate = (icmp_ln125_2)> <Delay = 1.66>

State 49 <SV = 15> <Delay = 3.25>
ST_49 : Operation 763 [1/1] (0.00ns)   --->   "%j2_0_2 = phi i4 [ 0, %single_conv_test_label14_begin2 ], [ %add_ln127_18, %34 ]" [conv.cpp:127]   --->   Operation 763 'phi' 'j2_0_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 764 [1/1] (0.00ns)   --->   "%count_1_2 = phi i5 [ %count_0_2, %single_conv_test_label14_begin2 ], [ %add_ln129_2, %34 ]" [conv.cpp:127]   --->   Operation 764 'phi' 'count_1_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 765 [1/1] (1.44ns)   --->   "%icmp_ln127_2 = icmp eq i4 %j2_0_2, -8" [conv.cpp:127]   --->   Operation 765 'icmp' 'icmp_ln127_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 766 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 766 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 767 [1/1] (1.77ns)   --->   "%add_ln127_18 = add i4 %j2_0_2, 1" [conv.cpp:127]   --->   Operation 767 'add' 'add_ln127_18' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 768 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_2, label %single_conv_test_label14_end2, label %36" [conv.cpp:127]   --->   Operation 768 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 769 [1/1] (1.86ns)   --->   "%add_ln129_2 = add i5 %count_1_2, 1" [conv.cpp:129]   --->   Operation 769 'add' 'add_ln129_2' <Predicate = (!icmp_ln127_2)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i5 %count_1_2 to i64" [conv.cpp:129]   --->   Operation 770 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 771 [1/1] (0.00ns)   --->   "%img_addr_22 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_2" [conv.cpp:129]   --->   Operation 771 'getelementptr' 'img_addr_22' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 772 [2/2] (3.25ns)   --->   "%img_load_21 = load i32* %img_addr_22, align 4" [conv.cpp:129]   --->   Operation 772 'load' 'img_load_21' <Predicate = (!icmp_ln127_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_49 : Operation 773 [1/1] (1.44ns)   --->   "%icmp_ln130_2 = icmp ult i4 %j2_0_2, 3" [conv.cpp:130]   --->   Operation 773 'icmp' 'icmp_ln130_2' <Predicate = (!icmp_ln127_2)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln132_10 = zext i4 %j2_0_2 to i6" [conv.cpp:132]   --->   Operation 774 'zext' 'zext_ln132_10' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln132_11 = zext i4 %j2_0_2 to i5" [conv.cpp:132]   --->   Operation 775 'zext' 'zext_ln132_11' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 776 [1/1] (1.86ns)   --->   "%add_ln132_2 = add i5 %sub_ln132_2, %zext_ln132_11" [conv.cpp:132]   --->   Operation 776 'add' 'add_ln132_2' <Predicate = (!icmp_ln127_2)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln132_2 = sext i5 %add_ln132_2 to i64" [conv.cpp:132]   --->   Operation 777 'sext' 'sext_ln132_2' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 778 [1/1] (0.00ns)   --->   "%cal_conv_addr_18 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_2" [conv.cpp:132]   --->   Operation 778 'getelementptr' 'cal_conv_addr_18' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 779 [1/1] (1.86ns)   --->   "%add_ln133_2 = add i6 %zext_ln127_2, %zext_ln132_10" [conv.cpp:133]   --->   Operation 779 'add' 'add_ln133_2' <Predicate = (!icmp_ln127_2)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i6 %add_ln133_2 to i64" [conv.cpp:133]   --->   Operation 780 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 781 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_2 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_2" [conv.cpp:133]   --->   Operation 781 'getelementptr' 'conv_line_buffer_add_2' <Predicate = (!icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 782 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_s) nounwind" [conv.cpp:140]   --->   Operation 782 'specregionend' 'empty_35' <Predicate = (icmp_ln127_2)> <Delay = 0.00>
ST_49 : Operation 783 [1/1] (0.00ns)   --->   "br label %.preheader2.2" [conv.cpp:125]   --->   Operation 783 'br' <Predicate = (icmp_ln127_2)> <Delay = 0.00>

State 50 <SV = 16> <Delay = 5.40>
ST_50 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 784 'specloopname' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 785 [1/2] (3.25ns)   --->   "%img_load_21 = load i32* %img_addr_22, align 4" [conv.cpp:129]   --->   Operation 785 'load' 'img_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_50 : Operation 786 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_2, label %35, label %34" [conv.cpp:130]   --->   Operation 786 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 787 [1/1] (2.15ns)   --->   "store i32 %img_load_21, i32* %cal_conv_addr_18, align 4" [conv.cpp:132]   --->   Operation 787 'store' <Predicate = (icmp_ln130_2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_50 : Operation 788 [1/1] (0.00ns)   --->   "br label %34" [conv.cpp:134]   --->   Operation 788 'br' <Predicate = (icmp_ln130_2)> <Delay = 0.00>
ST_50 : Operation 789 [1/1] (2.15ns)   --->   "store i32 %img_load_21, i32* %conv_line_buffer_add_2, align 4" [conv.cpp:133]   --->   Operation 789 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_50 : Operation 790 [1/1] (0.00ns)   --->   "br label %33" [conv.cpp:127]   --->   Operation 790 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 15> <Delay = 3.25>
ST_51 : Operation 791 [1/1] (0.00ns)   --->   "%i3_0_2 = phi i2 [ %add_ln143_2, %32 ], [ 0, %.preheader1.2.preheader ]" [conv.cpp:143]   --->   Operation 791 'phi' 'i3_0_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 792 [1/1] (0.00ns)   --->   "%count_2_2 = phi i5 [ %add_ln144_2, %32 ], [ -16, %.preheader1.2.preheader ]" [conv.cpp:144]   --->   Operation 792 'phi' 'count_2_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 793 [1/1] (0.93ns)   --->   "%icmp_ln143_2 = icmp eq i2 %i3_0_2, -1" [conv.cpp:143]   --->   Operation 793 'icmp' 'icmp_ln143_2' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 794 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 794 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 795 [1/1] (1.58ns)   --->   "%add_ln143_2 = add i2 %i3_0_2, 1" [conv.cpp:143]   --->   Operation 795 'add' 'add_ln143_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 796 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_2, label %.preheader.2.preheader, label %32" [conv.cpp:143]   --->   Operation 796 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 797 [1/1] (1.86ns)   --->   "%add_ln144_2 = add i5 %count_2_2, 1" [conv.cpp:144]   --->   Operation 797 'add' 'add_ln144_2' <Predicate = (!icmp_ln143_2)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i5 %count_2_2 to i64" [conv.cpp:144]   --->   Operation 798 'zext' 'zext_ln144_4' <Predicate = (!icmp_ln143_2)> <Delay = 0.00>
ST_51 : Operation 799 [1/1] (0.00ns)   --->   "%img_addr_21 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_4" [conv.cpp:144]   --->   Operation 799 'getelementptr' 'img_addr_21' <Predicate = (!icmp_ln143_2)> <Delay = 0.00>
ST_51 : Operation 800 [2/2] (3.25ns)   --->   "%img_load_2 = load i32* %img_addr_21, align 4" [conv.cpp:144]   --->   Operation 800 'load' 'img_load_2' <Predicate = (!icmp_ln143_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_51 : Operation 801 [1/1] (0.00ns)   --->   "%out_1_2 = alloca i32"   --->   Operation 801 'alloca' 'out_1_2' <Predicate = (icmp_ln143_2)> <Delay = 0.00>
ST_51 : Operation 802 [1/1] (0.00ns)   --->   "%count_3_2 = alloca i32"   --->   Operation 802 'alloca' 'count_3_2' <Predicate = (icmp_ln143_2)> <Delay = 0.00>
ST_51 : Operation 803 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_2" [conv.cpp:148]   --->   Operation 803 'store' <Predicate = (icmp_ln143_2)> <Delay = 1.70>
ST_51 : Operation 804 [1/1] (1.66ns)   --->   "store i32 %out_1_1_load, i32* %out_1_2" [conv.cpp:148]   --->   Operation 804 'store' <Predicate = (icmp_ln143_2)> <Delay = 1.66>
ST_51 : Operation 805 [1/1] (1.66ns)   --->   "br label %.preheader.2" [conv.cpp:148]   --->   Operation 805 'br' <Predicate = (icmp_ln143_2)> <Delay = 1.66>

State 52 <SV = 16> <Delay = 5.40>
ST_52 : Operation 806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 806 'specloopname' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 807 [1/2] (3.25ns)   --->   "%img_load_2 = load i32* %img_addr_21, align 4" [conv.cpp:144]   --->   Operation 807 'load' 'img_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_52 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln144_9 = zext i2 %i3_0_2 to i4" [conv.cpp:144]   --->   Operation 808 'zext' 'zext_ln144_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 809 [1/1] (1.77ns)   --->   "%add_ln144_18 = add i4 %zext_ln144_9, 6" [conv.cpp:144]   --->   Operation 809 'add' 'add_ln144_18' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln144_11 = zext i4 %add_ln144_18 to i64" [conv.cpp:144]   --->   Operation 810 'zext' 'zext_ln144_11' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 811 [1/1] (0.00ns)   --->   "%cal_conv_addr_2 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_11" [conv.cpp:144]   --->   Operation 811 'getelementptr' 'cal_conv_addr_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 812 [1/1] (2.15ns)   --->   "store i32 %img_load_2, i32* %cal_conv_addr_2, align 4" [conv.cpp:144]   --->   Operation 812 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_52 : Operation 813 [1/1] (0.00ns)   --->   "br label %.preheader1.2" [conv.cpp:143]   --->   Operation 813 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 16> <Delay = 1.94>
ST_53 : Operation 814 [1/1] (0.00ns)   --->   "%i4_0_2 = phi i3 [ %add_ln148_2, %single_conv_test_label17_end2 ], [ 0, %.preheader.2.preheader ]" [conv.cpp:148]   --->   Operation 814 'phi' 'i4_0_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 815 [1/1] (0.00ns)   --->   "%out_1_2_load = load i32* %out_1_2"   --->   Operation 815 'load' 'out_1_2_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 816 [1/1] (1.18ns)   --->   "%icmp_ln148_2 = icmp eq i3 %i4_0_2, -2" [conv.cpp:148]   --->   Operation 816 'icmp' 'icmp_ln148_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 817 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 817 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 818 [1/1] (1.68ns)   --->   "%add_ln148_2 = add i3 %i4_0_2, 1" [conv.cpp:148]   --->   Operation 818 'add' 'add_ln148_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 819 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_2, label %single_conv_test_label112, label %single_conv_test_label17_begin2" [conv.cpp:148]   --->   Operation 819 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 820 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 820 'specloopname' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 821 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_76 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_2, i3 0)" [conv.cpp:171]   --->   Operation 822 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln171_6 = zext i6 %tmp_76 to i7" [conv.cpp:171]   --->   Operation 823 'zext' 'zext_ln171_6' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_77 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_2, i1 false)" [conv.cpp:171]   --->   Operation 824 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln171_7 = zext i4 %tmp_77 to i7" [conv.cpp:171]   --->   Operation 825 'zext' 'zext_ln171_7' <Predicate = (!icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 826 [1/1] (1.94ns)   --->   "%sub_ln171_2 = sub i7 %zext_ln171_6, %zext_ln171_7" [conv.cpp:171]   --->   Operation 826 'sub' 'sub_ln171_2' <Predicate = (!icmp_ln148_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 827 [1/1] (1.66ns)   --->   "br label %40" [conv.cpp:150]   --->   Operation 827 'br' <Predicate = (!icmp_ln148_2)> <Delay = 1.66>
ST_53 : Operation 828 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_7) nounwind" [conv.cpp:200]   --->   Operation 828 'specregionend' 'empty_31' <Predicate = (icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 829 'specregionbegin' 'tmp_10' <Predicate = (icmp_ln148_2)> <Delay = 0.00>
ST_53 : Operation 830 [1/1] (1.66ns)   --->   "br label %52" [conv.cpp:117]   --->   Operation 830 'br' <Predicate = (icmp_ln148_2)> <Delay = 1.66>

State 54 <SV = 17> <Delay = 4.41>
ST_54 : Operation 831 [1/1] (0.00ns)   --->   "%j5_0_2 = phi i3 [ 0, %single_conv_test_label17_begin2 ], [ %add_ln150_2, %single_conv_test_label18_end2 ]" [conv.cpp:150]   --->   Operation 831 'phi' 'j5_0_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 832 [1/1] (0.00ns)   --->   "%out_1_2_load_1 = load i32* %out_1_2"   --->   Operation 832 'load' 'out_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 833 [1/1] (0.00ns)   --->   "%count_3_2_load = load i32* %count_3_2" [conv.cpp:156]   --->   Operation 833 'load' 'count_3_2_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 834 [1/1] (1.18ns)   --->   "%icmp_ln150_2 = icmp eq i3 %j5_0_2, -2" [conv.cpp:150]   --->   Operation 834 'icmp' 'icmp_ln150_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 835 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 835 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 836 [1/1] (1.68ns)   --->   "%add_ln150_2 = add i3 %j5_0_2, 1" [conv.cpp:150]   --->   Operation 836 'add' 'add_ln150_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 837 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_2, label %single_conv_test_label17_end2, label %single_conv_test_label18_begin2" [conv.cpp:150]   --->   Operation 837 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 838 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 838 'specloopname' <Predicate = (!icmp_ln150_2)> <Delay = 0.00>
ST_54 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 839 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln150_2)> <Delay = 0.00>
ST_54 : Operation 840 [1/1] (1.18ns)   --->   "%icmp_ln153_2 = icmp ult i3 %j5_0_2, -3" [conv.cpp:153]   --->   Operation 840 'icmp' 'icmp_ln153_2' <Predicate = (!icmp_ln150_2)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 841 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_2, label %41, label %43" [conv.cpp:153]   --->   Operation 841 'br' <Predicate = (!icmp_ln150_2)> <Delay = 0.00>
ST_54 : Operation 842 [1/1] (2.70ns)   --->   "%add_ln129_18 = add i32 %count_3_2_load, 3" [conv.cpp:129]   --->   Operation 842 'add' 'add_ln129_18' <Predicate = (!icmp_ln150_2 & !icmp_ln153_2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 843 [1/1] (1.66ns)   --->   "br label %42" [conv.cpp:161]   --->   Operation 843 'br' <Predicate = (!icmp_ln150_2 & !icmp_ln153_2)> <Delay = 1.66>
ST_54 : Operation 844 [2/2] (2.64ns)   --->   "%out_2 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 844 'call' 'out_2' <Predicate = (!icmp_ln150_2 & icmp_ln153_2)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 845 [1/1] (2.70ns)   --->   "%add_ln156_2 = add nsw i32 %count_3_2_load, 1" [conv.cpp:156]   --->   Operation 845 'add' 'add_ln156_2' <Predicate = (!icmp_ln150_2 & icmp_ln153_2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 846 [1/1] (1.70ns)   --->   "store i32 %add_ln156_2, i32* %count_3_2" [conv.cpp:158]   --->   Operation 846 'store' <Predicate = (!icmp_ln150_2 & icmp_ln153_2)> <Delay = 1.70>
ST_54 : Operation 847 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_11) nounwind" [conv.cpp:198]   --->   Operation 847 'specregionend' 'empty_39' <Predicate = (icmp_ln150_2)> <Delay = 0.00>
ST_54 : Operation 848 [1/1] (0.00ns)   --->   "br label %.preheader.2" [conv.cpp:148]   --->   Operation 848 'br' <Predicate = (icmp_ln150_2)> <Delay = 0.00>

State 55 <SV = 18> <Delay = 2.64>
ST_55 : Operation 849 [1/1] (0.00ns)   --->   "%count_5_2 = phi i32 [ %count_3_2_load, %43 ], [ %add_ln166_2, %._crit_edge.2 ]" [conv.cpp:156]   --->   Operation 849 'phi' 'count_5_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 850 [1/1] (0.00ns)   --->   "%out_3_2 = phi i32 [ %out_1_2_load_1, %43 ], [ %out_4_2, %._crit_edge.2 ]" [conv.cpp:164]   --->   Operation 850 'phi' 'out_3_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 851 [1/1] (0.00ns)   --->   "%i17_0_2 = phi i2 [ 0, %43 ], [ %add_ln161_2, %._crit_edge.2 ]" [conv.cpp:161]   --->   Operation 851 'phi' 'i17_0_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 852 [1/1] (0.93ns)   --->   "%icmp_ln161_2 = icmp eq i2 %i17_0_2, -1" [conv.cpp:161]   --->   Operation 852 'icmp' 'icmp_ln161_2' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 853 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 853 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 854 [1/1] (1.58ns)   --->   "%add_ln161_2 = add i2 %i17_0_2, 1" [conv.cpp:161]   --->   Operation 854 'add' 'add_ln161_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 855 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_2, label %single_conv_test_label18_end2.loopexit, label %44" [conv.cpp:161]   --->   Operation 855 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 856 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 856 'specloopname' <Predicate = (!icmp_ln161_2)> <Delay = 0.00>
ST_55 : Operation 857 [1/1] (0.93ns)   --->   "%icmp_ln163_2 = icmp eq i2 %i17_0_2, 0" [conv.cpp:163]   --->   Operation 857 'icmp' 'icmp_ln163_2' <Predicate = (!icmp_ln161_2)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 858 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_2, label %45, label %._crit_edge.2" [conv.cpp:163]   --->   Operation 858 'br' <Predicate = (!icmp_ln161_2)> <Delay = 1.66>
ST_55 : Operation 859 [2/2] (2.64ns)   --->   "%out_6_2 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 859 'call' 'out_6_2' <Predicate = (!icmp_ln161_2 & icmp_ln163_2)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 860 [1/1] (1.70ns)   --->   "store i32 %add_ln129_18, i32* %count_3_2" [conv.cpp:129]   --->   Operation 860 'store' <Predicate = (icmp_ln161_2)> <Delay = 1.70>
ST_55 : Operation 861 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end2"   --->   Operation 861 'br' <Predicate = (icmp_ln161_2)> <Delay = 1.66>

State 56 <SV = 19> <Delay = 3.25>
ST_56 : Operation 862 [1/2] (0.00ns)   --->   "%out_6_2 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 862 'call' 'out_6_2' <Predicate = (icmp_ln163_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 863 [1/1] (1.66ns)   --->   "br label %._crit_edge.2" [conv.cpp:165]   --->   Operation 863 'br' <Predicate = (icmp_ln163_2)> <Delay = 1.66>
ST_56 : Operation 864 [1/1] (2.70ns)   --->   "%add_ln166_2 = add nsw i32 %count_5_2, 1" [conv.cpp:166]   --->   Operation 864 'add' 'add_ln166_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln166_2 = sext i32 %count_5_2 to i64" [conv.cpp:166]   --->   Operation 865 'sext' 'sext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 866 [1/1] (0.00ns)   --->   "%img_addr_28 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_2" [conv.cpp:166]   --->   Operation 866 'getelementptr' 'img_addr_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 867 [2/2] (3.25ns)   --->   "%img_load_25 = load i32* %img_addr_28, align 4" [conv.cpp:166]   --->   Operation 867 'load' 'img_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 57 <SV = 20> <Delay = 5.90>
ST_57 : Operation 868 [1/1] (0.00ns)   --->   "%out_4_2 = phi i32 [ %out_6_2, %45 ], [ %out_3_2, %44 ]" [conv.cpp:164]   --->   Operation 868 'phi' 'out_4_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 869 [1/2] (3.25ns)   --->   "%img_load_25 = load i32* %img_addr_28, align 4" [conv.cpp:166]   --->   Operation 869 'load' 'img_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_57 : Operation 870 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_25)" [conv.cpp:167]   --->   Operation 870 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 21> <Delay = 0.00>
ST_58 : Operation 871 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_25)" [conv.cpp:167]   --->   Operation 871 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 872 [1/1] (0.00ns)   --->   "br label %42" [conv.cpp:161]   --->   Operation 872 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 18> <Delay = 3.25>
ST_59 : Operation 873 [1/2] (0.00ns)   --->   "%out_2 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 873 'call' 'out_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i32 %count_3_2_load to i64" [conv.cpp:156]   --->   Operation 874 'sext' 'sext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 875 [1/1] (0.00ns)   --->   "%img_addr_25 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_2" [conv.cpp:156]   --->   Operation 875 'getelementptr' 'img_addr_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 876 [2/2] (3.25ns)   --->   "%img_load_23 = load i32* %img_addr_25, align 4" [conv.cpp:156]   --->   Operation 876 'load' 'img_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 60 <SV = 19> <Delay = 5.90>
ST_60 : Operation 877 [1/2] (3.25ns)   --->   "%img_load_23 = load i32* %img_addr_25, align 4" [conv.cpp:156]   --->   Operation 877 'load' 'img_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_60 : Operation 878 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_23)" [conv.cpp:157]   --->   Operation 878 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 20> <Delay = 5.28>
ST_61 : Operation 879 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_23)" [conv.cpp:157]   --->   Operation 879 'call' <Predicate = (icmp_ln153_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 880 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end2" [conv.cpp:158]   --->   Operation 880 'br' <Predicate = (icmp_ln153_2)> <Delay = 1.66>
ST_61 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln171_8 = zext i3 %j5_0_2 to i7" [conv.cpp:171]   --->   Operation 881 'zext' 'zext_ln171_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 882 [1/1] (2.03ns)   --->   "%add_ln171_17 = add i7 %sub_ln171_2, %zext_ln171_8" [conv.cpp:171]   --->   Operation 882 'add' 'add_ln171_17' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln171_2 = sext i7 %add_ln171_17 to i64" [conv.cpp:171]   --->   Operation 883 'sext' 'sext_ln171_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 884 [1/1] (0.00ns)   --->   "%conv_output_addr_3 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_2" [conv.cpp:171]   --->   Operation 884 'getelementptr' 'conv_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 885 [2/2] (3.25ns)   --->   "%conv_output_load_2 = load i32* %conv_output_addr_3, align 4" [conv.cpp:171]   --->   Operation 885 'load' 'conv_output_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 62 <SV = 21> <Delay = 5.95>
ST_62 : Operation 886 [1/1] (0.00ns)   --->   "%out_5_2 = phi i32 [ %out_2, %41 ], [ %out_3_2, %single_conv_test_label18_end2.loopexit ]" [conv.cpp:155]   --->   Operation 886 'phi' 'out_5_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 887 [1/2] (3.25ns)   --->   "%conv_output_load_2 = load i32* %conv_output_addr_3, align 4" [conv.cpp:171]   --->   Operation 887 'load' 'conv_output_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_62 : Operation 888 [1/1] (2.70ns)   --->   "%add_ln171_2 = add nsw i32 %out_5_2, %conv_output_load_2" [conv.cpp:171]   --->   Operation 888 'add' 'add_ln171_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 889 [1/1] (1.66ns)   --->   "store i32 %out_5_2, i32* %out_1_2" [conv.cpp:150]   --->   Operation 889 'store' <Predicate = true> <Delay = 1.66>

State 63 <SV = 22> <Delay = 3.25>
ST_63 : Operation 890 [1/1] (3.25ns)   --->   "store i32 %add_ln171_2, i32* %conv_output_addr_3, align 4" [conv.cpp:171]   --->   Operation 890 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_63 : Operation 891 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_12) nounwind" [conv.cpp:197]   --->   Operation 891 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 892 [1/1] (0.00ns)   --->   "br label %40" [conv.cpp:150]   --->   Operation 892 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 17> <Delay = 4.23>
ST_64 : Operation 893 [1/1] (0.00ns)   --->   "%img_i_0_3 = phi i7 [ 0, %single_conv_test_label112 ], [ %add_ln117_3, %53 ]" [conv.cpp:117]   --->   Operation 893 'phi' 'img_i_0_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 894 [1/1] (1.46ns)   --->   "%icmp_ln117_3 = icmp eq i7 %img_i_0_3, -64" [conv.cpp:117]   --->   Operation 894 'icmp' 'icmp_ln117_3' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 895 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 895 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 896 [1/1] (2.03ns)   --->   "%add_ln117_3 = add i7 %img_i_0_3, 1" [conv.cpp:117]   --->   Operation 896 'add' 'add_ln117_3' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 897 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_3, label %.preheader3.3.preheader, label %53" [conv.cpp:117]   --->   Operation 897 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 898 [1/1] (0.97ns)   --->   "%xor_ln118_1 = xor i7 %img_i_0_3, -64" [conv.cpp:118]   --->   Operation 898 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln117_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i7 %xor_ln118_1 to i8" [conv.cpp:118]   --->   Operation 899 'sext' 'sext_ln118' <Predicate = (!icmp_ln117_3)> <Delay = 0.00>
ST_64 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i8 %sext_ln118 to i64" [conv.cpp:118]   --->   Operation 900 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln117_3)> <Delay = 0.00>
ST_64 : Operation 901 [1/1] (0.00ns)   --->   "%imgtotal_addr_3 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_5" [conv.cpp:118]   --->   Operation 901 'getelementptr' 'imgtotal_addr_3' <Predicate = (!icmp_ln117_3)> <Delay = 0.00>
ST_64 : Operation 902 [2/2] (3.25ns)   --->   "%imgtotal_load_3 = load i32* %imgtotal_addr_3, align 4" [conv.cpp:118]   --->   Operation 902 'load' 'imgtotal_load_3' <Predicate = (!icmp_ln117_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_64 : Operation 903 [1/1] (1.66ns)   --->   "br label %.preheader3.3" [conv.cpp:120]   --->   Operation 903 'br' <Predicate = (icmp_ln117_3)> <Delay = 1.66>

State 65 <SV = 18> <Delay = 6.51>
ST_65 : Operation 904 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 904 'specloopname' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 905 [1/2] (3.25ns)   --->   "%imgtotal_load_3 = load i32* %imgtotal_addr_3, align 4" [conv.cpp:118]   --->   Operation 905 'load' 'imgtotal_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_65 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i7 %img_i_0_3 to i64" [conv.cpp:118]   --->   Operation 906 'zext' 'zext_ln118_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 907 [1/1] (0.00ns)   --->   "%img_addr_24 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_6" [conv.cpp:118]   --->   Operation 907 'getelementptr' 'img_addr_24' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 908 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_3, i32* %img_addr_24, align 4" [conv.cpp:118]   --->   Operation 908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_65 : Operation 909 [1/1] (0.00ns)   --->   "br label %52" [conv.cpp:117]   --->   Operation 909 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 18> <Delay = 3.25>
ST_66 : Operation 910 [1/1] (0.00ns)   --->   "%ker_i_0_3 = phi i4 [ %add_ln120_3, %51 ], [ 0, %.preheader3.3.preheader ]" [conv.cpp:120]   --->   Operation 910 'phi' 'ker_i_0_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 911 [1/1] (1.44ns)   --->   "%icmp_ln120_3 = icmp eq i4 %ker_i_0_3, -7" [conv.cpp:120]   --->   Operation 911 'icmp' 'icmp_ln120_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 912 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 912 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 913 [1/1] (1.77ns)   --->   "%add_ln120_3 = add i4 %ker_i_0_3, 1" [conv.cpp:120]   --->   Operation 913 'add' 'add_ln120_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 914 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_3, label %.preheader2.3.preheader, label %51" [conv.cpp:120]   --->   Operation 914 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i4 %ker_i_0_3 to i64" [conv.cpp:121]   --->   Operation 915 'zext' 'zext_ln121_3' <Predicate = (!icmp_ln120_3)> <Delay = 0.00>
ST_66 : Operation 916 [1/1] (0.00ns)   --->   "%weitotal_addr_3 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_3" [conv.cpp:121]   --->   Operation 916 'getelementptr' 'weitotal_addr_3' <Predicate = (!icmp_ln120_3)> <Delay = 0.00>
ST_66 : Operation 917 [2/2] (3.25ns)   --->   "%weitotal_load_3 = load i32* %weitotal_addr_3, align 4" [conv.cpp:121]   --->   Operation 917 'load' 'weitotal_load_3' <Predicate = (!icmp_ln120_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_66 : Operation 918 [1/1] (1.66ns)   --->   "br label %.preheader2.3" [conv.cpp:125]   --->   Operation 918 'br' <Predicate = (icmp_ln120_3)> <Delay = 1.66>

State 67 <SV = 19> <Delay = 5.40>
ST_67 : Operation 919 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 919 'specloopname' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 920 [1/2] (3.25ns)   --->   "%weitotal_load_3 = load i32* %weitotal_addr_3, align 4" [conv.cpp:121]   --->   Operation 920 'load' 'weitotal_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_67 : Operation 921 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_3" [conv.cpp:121]   --->   Operation 921 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 922 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_3, i32* %kernel_addr_3, align 4" [conv.cpp:121]   --->   Operation 922 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_67 : Operation 923 [1/1] (0.00ns)   --->   "br label %.preheader3.3" [conv.cpp:120]   --->   Operation 923 'br' <Predicate = true> <Delay = 0.00>

State 68 <SV = 19> <Delay = 1.86>
ST_68 : Operation 924 [1/1] (0.00ns)   --->   "%i1_0_3 = phi i2 [ %add_ln125_3, %single_conv_test_label14_end3 ], [ 0, %.preheader2.3.preheader ]" [conv.cpp:125]   --->   Operation 924 'phi' 'i1_0_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 925 [1/1] (0.00ns)   --->   "%count_0_3 = phi i5 [ %add_ln127_3, %single_conv_test_label14_end3 ], [ 0, %.preheader2.3.preheader ]" [conv.cpp:127]   --->   Operation 925 'phi' 'count_0_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 926 [1/1] (0.93ns)   --->   "%icmp_ln125_3 = icmp eq i2 %i1_0_3, -2" [conv.cpp:125]   --->   Operation 926 'icmp' 'icmp_ln125_3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 927 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 927 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 928 [1/1] (1.58ns)   --->   "%add_ln125_3 = add i2 %i1_0_3, 1" [conv.cpp:125]   --->   Operation 928 'add' 'add_ln125_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 929 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_3, label %.preheader1.3.preheader, label %single_conv_test_label14_begin3" [conv.cpp:125]   --->   Operation 929 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 930 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 930 'specloopname' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 931 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 932 [1/1] (1.86ns)   --->   "%add_ln127_3 = add i5 %count_0_3, 8" [conv.cpp:127]   --->   Operation 932 'add' 'add_ln127_3' <Predicate = (!icmp_ln125_3)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln132_12 = zext i2 %i1_0_3 to i5" [conv.cpp:132]   --->   Operation 933 'zext' 'zext_ln132_12' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_78 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_3, i2 0)" [conv.cpp:132]   --->   Operation 934 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln132_13 = zext i4 %tmp_78 to i5" [conv.cpp:132]   --->   Operation 935 'zext' 'zext_ln132_13' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 936 [1/1] (1.77ns)   --->   "%sub_ln132_3 = sub i5 %zext_ln132_13, %zext_ln132_12" [conv.cpp:132]   --->   Operation 936 'sub' 'sub_ln132_3' <Predicate = (!icmp_ln125_3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_79 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_3, i3 0)" [conv.cpp:133]   --->   Operation 937 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i5 %tmp_79 to i6" [conv.cpp:127]   --->   Operation 938 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln125_3)> <Delay = 0.00>
ST_68 : Operation 939 [1/1] (1.66ns)   --->   "br label %47" [conv.cpp:127]   --->   Operation 939 'br' <Predicate = (!icmp_ln125_3)> <Delay = 1.66>
ST_68 : Operation 940 [1/1] (1.66ns)   --->   "br label %.preheader1.3" [conv.cpp:143]   --->   Operation 940 'br' <Predicate = (icmp_ln125_3)> <Delay = 1.66>

State 69 <SV = 20> <Delay = 3.25>
ST_69 : Operation 941 [1/1] (0.00ns)   --->   "%j2_0_3 = phi i4 [ 0, %single_conv_test_label14_begin3 ], [ %add_ln127_19, %48 ]" [conv.cpp:127]   --->   Operation 941 'phi' 'j2_0_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 942 [1/1] (0.00ns)   --->   "%count_1_3 = phi i5 [ %count_0_3, %single_conv_test_label14_begin3 ], [ %add_ln129_3, %48 ]" [conv.cpp:127]   --->   Operation 942 'phi' 'count_1_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 943 [1/1] (1.44ns)   --->   "%icmp_ln127_3 = icmp eq i4 %j2_0_3, -8" [conv.cpp:127]   --->   Operation 943 'icmp' 'icmp_ln127_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 944 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 944 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 945 [1/1] (1.77ns)   --->   "%add_ln127_19 = add i4 %j2_0_3, 1" [conv.cpp:127]   --->   Operation 945 'add' 'add_ln127_19' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 946 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_3, label %single_conv_test_label14_end3, label %50" [conv.cpp:127]   --->   Operation 946 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 947 [1/1] (1.86ns)   --->   "%add_ln129_3 = add i5 %count_1_3, 1" [conv.cpp:129]   --->   Operation 947 'add' 'add_ln129_3' <Predicate = (!icmp_ln127_3)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i5 %count_1_3 to i64" [conv.cpp:129]   --->   Operation 948 'zext' 'zext_ln129_3' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 949 [1/1] (0.00ns)   --->   "%img_addr_27 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_3" [conv.cpp:129]   --->   Operation 949 'getelementptr' 'img_addr_27' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 950 [2/2] (3.25ns)   --->   "%img_load_24 = load i32* %img_addr_27, align 4" [conv.cpp:129]   --->   Operation 950 'load' 'img_load_24' <Predicate = (!icmp_ln127_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_69 : Operation 951 [1/1] (1.44ns)   --->   "%icmp_ln130_3 = icmp ult i4 %j2_0_3, 3" [conv.cpp:130]   --->   Operation 951 'icmp' 'icmp_ln130_3' <Predicate = (!icmp_ln127_3)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln132_14 = zext i4 %j2_0_3 to i6" [conv.cpp:132]   --->   Operation 952 'zext' 'zext_ln132_14' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln132_15 = zext i4 %j2_0_3 to i5" [conv.cpp:132]   --->   Operation 953 'zext' 'zext_ln132_15' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 954 [1/1] (1.86ns)   --->   "%add_ln132_3 = add i5 %sub_ln132_3, %zext_ln132_15" [conv.cpp:132]   --->   Operation 954 'add' 'add_ln132_3' <Predicate = (!icmp_ln127_3)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln132_3 = sext i5 %add_ln132_3 to i64" [conv.cpp:132]   --->   Operation 955 'sext' 'sext_ln132_3' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 956 [1/1] (0.00ns)   --->   "%cal_conv_addr_19 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_3" [conv.cpp:132]   --->   Operation 956 'getelementptr' 'cal_conv_addr_19' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 957 [1/1] (1.86ns)   --->   "%add_ln133_3 = add i6 %zext_ln127_3, %zext_ln132_14" [conv.cpp:133]   --->   Operation 957 'add' 'add_ln133_3' <Predicate = (!icmp_ln127_3)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i6 %add_ln133_3 to i64" [conv.cpp:133]   --->   Operation 958 'zext' 'zext_ln133_3' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 959 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_3 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_3" [conv.cpp:133]   --->   Operation 959 'getelementptr' 'conv_line_buffer_add_3' <Predicate = (!icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 960 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_13) nounwind" [conv.cpp:140]   --->   Operation 960 'specregionend' 'empty_47' <Predicate = (icmp_ln127_3)> <Delay = 0.00>
ST_69 : Operation 961 [1/1] (0.00ns)   --->   "br label %.preheader2.3" [conv.cpp:125]   --->   Operation 961 'br' <Predicate = (icmp_ln127_3)> <Delay = 0.00>

State 70 <SV = 21> <Delay = 5.40>
ST_70 : Operation 962 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 962 'specloopname' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 963 [1/2] (3.25ns)   --->   "%img_load_24 = load i32* %img_addr_27, align 4" [conv.cpp:129]   --->   Operation 963 'load' 'img_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_70 : Operation 964 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_3, label %49, label %48" [conv.cpp:130]   --->   Operation 964 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 965 [1/1] (2.15ns)   --->   "store i32 %img_load_24, i32* %cal_conv_addr_19, align 4" [conv.cpp:132]   --->   Operation 965 'store' <Predicate = (icmp_ln130_3)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_70 : Operation 966 [1/1] (0.00ns)   --->   "br label %48" [conv.cpp:134]   --->   Operation 966 'br' <Predicate = (icmp_ln130_3)> <Delay = 0.00>
ST_70 : Operation 967 [1/1] (2.15ns)   --->   "store i32 %img_load_24, i32* %conv_line_buffer_add_3, align 4" [conv.cpp:133]   --->   Operation 967 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_70 : Operation 968 [1/1] (0.00ns)   --->   "br label %47" [conv.cpp:127]   --->   Operation 968 'br' <Predicate = true> <Delay = 0.00>

State 71 <SV = 20> <Delay = 3.25>
ST_71 : Operation 969 [1/1] (0.00ns)   --->   "%i3_0_3 = phi i2 [ %add_ln143_3, %46 ], [ 0, %.preheader1.3.preheader ]" [conv.cpp:143]   --->   Operation 969 'phi' 'i3_0_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 970 [1/1] (0.00ns)   --->   "%count_2_3 = phi i5 [ %add_ln144_3, %46 ], [ -16, %.preheader1.3.preheader ]" [conv.cpp:144]   --->   Operation 970 'phi' 'count_2_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 971 [1/1] (0.93ns)   --->   "%icmp_ln143_3 = icmp eq i2 %i3_0_3, -1" [conv.cpp:143]   --->   Operation 971 'icmp' 'icmp_ln143_3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 972 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 972 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 973 [1/1] (1.58ns)   --->   "%add_ln143_3 = add i2 %i3_0_3, 1" [conv.cpp:143]   --->   Operation 973 'add' 'add_ln143_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 974 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_3, label %.preheader.3.preheader, label %46" [conv.cpp:143]   --->   Operation 974 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 975 [1/1] (1.86ns)   --->   "%add_ln144_3 = add i5 %count_2_3, 1" [conv.cpp:144]   --->   Operation 975 'add' 'add_ln144_3' <Predicate = (!icmp_ln143_3)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln144_6 = zext i5 %count_2_3 to i64" [conv.cpp:144]   --->   Operation 976 'zext' 'zext_ln144_6' <Predicate = (!icmp_ln143_3)> <Delay = 0.00>
ST_71 : Operation 977 [1/1] (0.00ns)   --->   "%img_addr_26 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_6" [conv.cpp:144]   --->   Operation 977 'getelementptr' 'img_addr_26' <Predicate = (!icmp_ln143_3)> <Delay = 0.00>
ST_71 : Operation 978 [2/2] (3.25ns)   --->   "%img_load_3 = load i32* %img_addr_26, align 4" [conv.cpp:144]   --->   Operation 978 'load' 'img_load_3' <Predicate = (!icmp_ln143_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_71 : Operation 979 [1/1] (0.00ns)   --->   "%out_1_3 = alloca i32"   --->   Operation 979 'alloca' 'out_1_3' <Predicate = (icmp_ln143_3)> <Delay = 0.00>
ST_71 : Operation 980 [1/1] (0.00ns)   --->   "%count_3_3 = alloca i32"   --->   Operation 980 'alloca' 'count_3_3' <Predicate = (icmp_ln143_3)> <Delay = 0.00>
ST_71 : Operation 981 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_3" [conv.cpp:148]   --->   Operation 981 'store' <Predicate = (icmp_ln143_3)> <Delay = 1.70>
ST_71 : Operation 982 [1/1] (1.66ns)   --->   "store i32 %out_1_2_load, i32* %out_1_3" [conv.cpp:148]   --->   Operation 982 'store' <Predicate = (icmp_ln143_3)> <Delay = 1.66>
ST_71 : Operation 983 [1/1] (1.66ns)   --->   "br label %.preheader.3" [conv.cpp:148]   --->   Operation 983 'br' <Predicate = (icmp_ln143_3)> <Delay = 1.66>

State 72 <SV = 21> <Delay = 5.40>
ST_72 : Operation 984 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 984 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 985 [1/2] (3.25ns)   --->   "%img_load_3 = load i32* %img_addr_26, align 4" [conv.cpp:144]   --->   Operation 985 'load' 'img_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_72 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln144_13 = zext i2 %i3_0_3 to i4" [conv.cpp:144]   --->   Operation 986 'zext' 'zext_ln144_13' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 987 [1/1] (1.77ns)   --->   "%add_ln144_19 = add i4 %zext_ln144_13, 6" [conv.cpp:144]   --->   Operation 987 'add' 'add_ln144_19' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln144_15 = zext i4 %add_ln144_19 to i64" [conv.cpp:144]   --->   Operation 988 'zext' 'zext_ln144_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 989 [1/1] (0.00ns)   --->   "%cal_conv_addr_3 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_15" [conv.cpp:144]   --->   Operation 989 'getelementptr' 'cal_conv_addr_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 990 [1/1] (2.15ns)   --->   "store i32 %img_load_3, i32* %cal_conv_addr_3, align 4" [conv.cpp:144]   --->   Operation 990 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_72 : Operation 991 [1/1] (0.00ns)   --->   "br label %.preheader1.3" [conv.cpp:143]   --->   Operation 991 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 21> <Delay = 1.94>
ST_73 : Operation 992 [1/1] (0.00ns)   --->   "%i4_0_3 = phi i3 [ %add_ln148_3, %single_conv_test_label17_end3 ], [ 0, %.preheader.3.preheader ]" [conv.cpp:148]   --->   Operation 992 'phi' 'i4_0_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 993 [1/1] (0.00ns)   --->   "%out_1_3_load = load i32* %out_1_3"   --->   Operation 993 'load' 'out_1_3_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 994 [1/1] (1.18ns)   --->   "%icmp_ln148_3 = icmp eq i3 %i4_0_3, -2" [conv.cpp:148]   --->   Operation 994 'icmp' 'icmp_ln148_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 995 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 995 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 996 [1/1] (1.68ns)   --->   "%add_ln148_3 = add i3 %i4_0_3, 1" [conv.cpp:148]   --->   Operation 996 'add' 'add_ln148_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 997 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_3, label %single_conv_test_label113, label %single_conv_test_label17_begin3" [conv.cpp:148]   --->   Operation 997 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 998 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 998 'specloopname' <Predicate = (!icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 999 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_3, i3 0)" [conv.cpp:171]   --->   Operation 1000 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln171_9 = zext i6 %tmp_80 to i7" [conv.cpp:171]   --->   Operation 1001 'zext' 'zext_ln171_9' <Predicate = (!icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_81 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_3, i1 false)" [conv.cpp:171]   --->   Operation 1002 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln171_10 = zext i4 %tmp_81 to i7" [conv.cpp:171]   --->   Operation 1003 'zext' 'zext_ln171_10' <Predicate = (!icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1004 [1/1] (1.94ns)   --->   "%sub_ln171_3 = sub i7 %zext_ln171_9, %zext_ln171_10" [conv.cpp:171]   --->   Operation 1004 'sub' 'sub_ln171_3' <Predicate = (!icmp_ln148_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1005 [1/1] (1.66ns)   --->   "br label %54" [conv.cpp:150]   --->   Operation 1005 'br' <Predicate = (!icmp_ln148_3)> <Delay = 1.66>
ST_73 : Operation 1006 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_10) nounwind" [conv.cpp:200]   --->   Operation 1006 'specregionend' 'empty_43' <Predicate = (icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 1007 'specregionbegin' 'tmp_14' <Predicate = (icmp_ln148_3)> <Delay = 0.00>
ST_73 : Operation 1008 [1/1] (1.66ns)   --->   "br label %66" [conv.cpp:117]   --->   Operation 1008 'br' <Predicate = (icmp_ln148_3)> <Delay = 1.66>

State 74 <SV = 22> <Delay = 4.41>
ST_74 : Operation 1009 [1/1] (0.00ns)   --->   "%j5_0_3 = phi i3 [ 0, %single_conv_test_label17_begin3 ], [ %add_ln150_3, %single_conv_test_label18_end3 ]" [conv.cpp:150]   --->   Operation 1009 'phi' 'j5_0_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1010 [1/1] (0.00ns)   --->   "%out_1_3_load_1 = load i32* %out_1_3"   --->   Operation 1010 'load' 'out_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1011 [1/1] (0.00ns)   --->   "%count_3_3_load = load i32* %count_3_3" [conv.cpp:156]   --->   Operation 1011 'load' 'count_3_3_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1012 [1/1] (1.18ns)   --->   "%icmp_ln150_3 = icmp eq i3 %j5_0_3, -2" [conv.cpp:150]   --->   Operation 1012 'icmp' 'icmp_ln150_3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1013 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1013 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1014 [1/1] (1.68ns)   --->   "%add_ln150_3 = add i3 %j5_0_3, 1" [conv.cpp:150]   --->   Operation 1014 'add' 'add_ln150_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1015 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_3, label %single_conv_test_label17_end3, label %single_conv_test_label18_begin3" [conv.cpp:150]   --->   Operation 1015 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1016 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1016 'specloopname' <Predicate = (!icmp_ln150_3)> <Delay = 0.00>
ST_74 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1017 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln150_3)> <Delay = 0.00>
ST_74 : Operation 1018 [1/1] (1.18ns)   --->   "%icmp_ln153_3 = icmp ult i3 %j5_0_3, -3" [conv.cpp:153]   --->   Operation 1018 'icmp' 'icmp_ln153_3' <Predicate = (!icmp_ln150_3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_3, label %55, label %57" [conv.cpp:153]   --->   Operation 1019 'br' <Predicate = (!icmp_ln150_3)> <Delay = 0.00>
ST_74 : Operation 1020 [1/1] (2.70ns)   --->   "%add_ln129_19 = add i32 %count_3_3_load, 3" [conv.cpp:129]   --->   Operation 1020 'add' 'add_ln129_19' <Predicate = (!icmp_ln150_3 & !icmp_ln153_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1021 [1/1] (1.66ns)   --->   "br label %56" [conv.cpp:161]   --->   Operation 1021 'br' <Predicate = (!icmp_ln150_3 & !icmp_ln153_3)> <Delay = 1.66>
ST_74 : Operation 1022 [2/2] (2.64ns)   --->   "%out_3 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1022 'call' 'out_3' <Predicate = (!icmp_ln150_3 & icmp_ln153_3)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1023 [1/1] (2.70ns)   --->   "%add_ln156_3 = add nsw i32 %count_3_3_load, 1" [conv.cpp:156]   --->   Operation 1023 'add' 'add_ln156_3' <Predicate = (!icmp_ln150_3 & icmp_ln153_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1024 [1/1] (1.70ns)   --->   "store i32 %add_ln156_3, i32* %count_3_3" [conv.cpp:158]   --->   Operation 1024 'store' <Predicate = (!icmp_ln150_3 & icmp_ln153_3)> <Delay = 1.70>
ST_74 : Operation 1025 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_15) nounwind" [conv.cpp:198]   --->   Operation 1025 'specregionend' 'empty_51' <Predicate = (icmp_ln150_3)> <Delay = 0.00>
ST_74 : Operation 1026 [1/1] (0.00ns)   --->   "br label %.preheader.3" [conv.cpp:148]   --->   Operation 1026 'br' <Predicate = (icmp_ln150_3)> <Delay = 0.00>

State 75 <SV = 23> <Delay = 2.64>
ST_75 : Operation 1027 [1/1] (0.00ns)   --->   "%count_5_3 = phi i32 [ %count_3_3_load, %57 ], [ %add_ln166_3, %._crit_edge.3 ]" [conv.cpp:156]   --->   Operation 1027 'phi' 'count_5_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1028 [1/1] (0.00ns)   --->   "%out_3_3 = phi i32 [ %out_1_3_load_1, %57 ], [ %out_4_3, %._crit_edge.3 ]" [conv.cpp:164]   --->   Operation 1028 'phi' 'out_3_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1029 [1/1] (0.00ns)   --->   "%i17_0_3 = phi i2 [ 0, %57 ], [ %add_ln161_3, %._crit_edge.3 ]" [conv.cpp:161]   --->   Operation 1029 'phi' 'i17_0_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1030 [1/1] (0.93ns)   --->   "%icmp_ln161_3 = icmp eq i2 %i17_0_3, -1" [conv.cpp:161]   --->   Operation 1030 'icmp' 'icmp_ln161_3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1031 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1031 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1032 [1/1] (1.58ns)   --->   "%add_ln161_3 = add i2 %i17_0_3, 1" [conv.cpp:161]   --->   Operation 1032 'add' 'add_ln161_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1033 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_3, label %single_conv_test_label18_end3.loopexit, label %58" [conv.cpp:161]   --->   Operation 1033 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1034 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 1034 'specloopname' <Predicate = (!icmp_ln161_3)> <Delay = 0.00>
ST_75 : Operation 1035 [1/1] (0.93ns)   --->   "%icmp_ln163_3 = icmp eq i2 %i17_0_3, 0" [conv.cpp:163]   --->   Operation 1035 'icmp' 'icmp_ln163_3' <Predicate = (!icmp_ln161_3)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1036 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_3, label %59, label %._crit_edge.3" [conv.cpp:163]   --->   Operation 1036 'br' <Predicate = (!icmp_ln161_3)> <Delay = 1.66>
ST_75 : Operation 1037 [2/2] (2.64ns)   --->   "%out_6_3 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1037 'call' 'out_6_3' <Predicate = (!icmp_ln161_3 & icmp_ln163_3)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 1038 [1/1] (1.70ns)   --->   "store i32 %add_ln129_19, i32* %count_3_3" [conv.cpp:129]   --->   Operation 1038 'store' <Predicate = (icmp_ln161_3)> <Delay = 1.70>
ST_75 : Operation 1039 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end3"   --->   Operation 1039 'br' <Predicate = (icmp_ln161_3)> <Delay = 1.66>

State 76 <SV = 24> <Delay = 3.25>
ST_76 : Operation 1040 [1/2] (0.00ns)   --->   "%out_6_3 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1040 'call' 'out_6_3' <Predicate = (icmp_ln163_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 1041 [1/1] (1.66ns)   --->   "br label %._crit_edge.3" [conv.cpp:165]   --->   Operation 1041 'br' <Predicate = (icmp_ln163_3)> <Delay = 1.66>
ST_76 : Operation 1042 [1/1] (2.70ns)   --->   "%add_ln166_3 = add nsw i32 %count_5_3, 1" [conv.cpp:166]   --->   Operation 1042 'add' 'add_ln166_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln166_3 = sext i32 %count_5_3 to i64" [conv.cpp:166]   --->   Operation 1043 'sext' 'sext_ln166_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1044 [1/1] (0.00ns)   --->   "%img_addr_33 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_3" [conv.cpp:166]   --->   Operation 1044 'getelementptr' 'img_addr_33' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1045 [2/2] (3.25ns)   --->   "%img_load_28 = load i32* %img_addr_33, align 4" [conv.cpp:166]   --->   Operation 1045 'load' 'img_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 77 <SV = 25> <Delay = 5.90>
ST_77 : Operation 1046 [1/1] (0.00ns)   --->   "%out_4_3 = phi i32 [ %out_6_3, %59 ], [ %out_3_3, %58 ]" [conv.cpp:164]   --->   Operation 1046 'phi' 'out_4_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1047 [1/2] (3.25ns)   --->   "%img_load_28 = load i32* %img_addr_33, align 4" [conv.cpp:166]   --->   Operation 1047 'load' 'img_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_77 : Operation 1048 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_28)" [conv.cpp:167]   --->   Operation 1048 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 26> <Delay = 0.00>
ST_78 : Operation 1049 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_28)" [conv.cpp:167]   --->   Operation 1049 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1050 [1/1] (0.00ns)   --->   "br label %56" [conv.cpp:161]   --->   Operation 1050 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 23> <Delay = 3.25>
ST_79 : Operation 1051 [1/2] (0.00ns)   --->   "%out_3 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1051 'call' 'out_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln156_3 = sext i32 %count_3_3_load to i64" [conv.cpp:156]   --->   Operation 1052 'sext' 'sext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1053 [1/1] (0.00ns)   --->   "%img_addr_30 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_3" [conv.cpp:156]   --->   Operation 1053 'getelementptr' 'img_addr_30' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1054 [2/2] (3.25ns)   --->   "%img_load_26 = load i32* %img_addr_30, align 4" [conv.cpp:156]   --->   Operation 1054 'load' 'img_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 80 <SV = 24> <Delay = 5.90>
ST_80 : Operation 1055 [1/2] (3.25ns)   --->   "%img_load_26 = load i32* %img_addr_30, align 4" [conv.cpp:156]   --->   Operation 1055 'load' 'img_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_80 : Operation 1056 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_26)" [conv.cpp:157]   --->   Operation 1056 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 25> <Delay = 5.28>
ST_81 : Operation 1057 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_26)" [conv.cpp:157]   --->   Operation 1057 'call' <Predicate = (icmp_ln153_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1058 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end3" [conv.cpp:158]   --->   Operation 1058 'br' <Predicate = (icmp_ln153_3)> <Delay = 1.66>
ST_81 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln171_11 = zext i3 %j5_0_3 to i7" [conv.cpp:171]   --->   Operation 1059 'zext' 'zext_ln171_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1060 [1/1] (2.03ns)   --->   "%add_ln171_18 = add i7 %sub_ln171_3, %zext_ln171_11" [conv.cpp:171]   --->   Operation 1060 'add' 'add_ln171_18' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln171_3 = sext i7 %add_ln171_18 to i64" [conv.cpp:171]   --->   Operation 1061 'sext' 'sext_ln171_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1062 [1/1] (0.00ns)   --->   "%conv_output_addr_4 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_3" [conv.cpp:171]   --->   Operation 1062 'getelementptr' 'conv_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1063 [2/2] (3.25ns)   --->   "%conv_output_load_3 = load i32* %conv_output_addr_4, align 4" [conv.cpp:171]   --->   Operation 1063 'load' 'conv_output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 82 <SV = 26> <Delay = 5.95>
ST_82 : Operation 1064 [1/1] (0.00ns)   --->   "%out_5_3 = phi i32 [ %out_3, %55 ], [ %out_3_3, %single_conv_test_label18_end3.loopexit ]" [conv.cpp:155]   --->   Operation 1064 'phi' 'out_5_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1065 [1/2] (3.25ns)   --->   "%conv_output_load_3 = load i32* %conv_output_addr_4, align 4" [conv.cpp:171]   --->   Operation 1065 'load' 'conv_output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_82 : Operation 1066 [1/1] (2.70ns)   --->   "%add_ln171_3 = add nsw i32 %out_5_3, %conv_output_load_3" [conv.cpp:171]   --->   Operation 1066 'add' 'add_ln171_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1067 [1/1] (1.66ns)   --->   "store i32 %out_5_3, i32* %out_1_3" [conv.cpp:150]   --->   Operation 1067 'store' <Predicate = true> <Delay = 1.66>

State 83 <SV = 27> <Delay = 3.25>
ST_83 : Operation 1068 [1/1] (3.25ns)   --->   "store i32 %add_ln171_3, i32* %conv_output_addr_4, align 4" [conv.cpp:171]   --->   Operation 1068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_83 : Operation 1069 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_16) nounwind" [conv.cpp:197]   --->   Operation 1069 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1070 [1/1] (0.00ns)   --->   "br label %54" [conv.cpp:150]   --->   Operation 1070 'br' <Predicate = true> <Delay = 0.00>

State 84 <SV = 22> <Delay = 3.25>
ST_84 : Operation 1071 [1/1] (0.00ns)   --->   "%img_i_0_4 = phi i7 [ 0, %single_conv_test_label113 ], [ %add_ln117_4, %67 ]" [conv.cpp:117]   --->   Operation 1071 'phi' 'img_i_0_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1072 [1/1] (1.46ns)   --->   "%icmp_ln117_4 = icmp eq i7 %img_i_0_4, -64" [conv.cpp:117]   --->   Operation 1072 'icmp' 'icmp_ln117_4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1073 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1073 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1074 [1/1] (2.03ns)   --->   "%add_ln117_4 = add i7 %img_i_0_4, 1" [conv.cpp:117]   --->   Operation 1074 'add' 'add_ln117_4' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1075 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_4, label %.preheader3.4.preheader, label %67" [conv.cpp:117]   --->   Operation 1075 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1076 [1/1] (0.00ns)   --->   "%or_ln118_1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %img_i_0_4)" [conv.cpp:118]   --->   Operation 1076 'bitconcatenate' 'or_ln118_1' <Predicate = (!icmp_ln117_4)> <Delay = 0.00>
ST_84 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i9 %or_ln118_1 to i64" [conv.cpp:118]   --->   Operation 1077 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln117_4)> <Delay = 0.00>
ST_84 : Operation 1078 [1/1] (0.00ns)   --->   "%imgtotal_addr_4 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_7" [conv.cpp:118]   --->   Operation 1078 'getelementptr' 'imgtotal_addr_4' <Predicate = (!icmp_ln117_4)> <Delay = 0.00>
ST_84 : Operation 1079 [2/2] (3.25ns)   --->   "%imgtotal_load_4 = load i32* %imgtotal_addr_4, align 4" [conv.cpp:118]   --->   Operation 1079 'load' 'imgtotal_load_4' <Predicate = (!icmp_ln117_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_84 : Operation 1080 [1/1] (1.66ns)   --->   "br label %.preheader3.4" [conv.cpp:120]   --->   Operation 1080 'br' <Predicate = (icmp_ln117_4)> <Delay = 1.66>

State 85 <SV = 23> <Delay = 6.51>
ST_85 : Operation 1081 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 1081 'specloopname' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1082 [1/2] (3.25ns)   --->   "%imgtotal_load_4 = load i32* %imgtotal_addr_4, align 4" [conv.cpp:118]   --->   Operation 1082 'load' 'imgtotal_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_85 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i7 %img_i_0_4 to i64" [conv.cpp:118]   --->   Operation 1083 'zext' 'zext_ln118_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1084 [1/1] (0.00ns)   --->   "%img_addr_29 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_8" [conv.cpp:118]   --->   Operation 1084 'getelementptr' 'img_addr_29' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1085 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_4, i32* %img_addr_29, align 4" [conv.cpp:118]   --->   Operation 1085 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_85 : Operation 1086 [1/1] (0.00ns)   --->   "br label %66" [conv.cpp:117]   --->   Operation 1086 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 23> <Delay = 3.25>
ST_86 : Operation 1087 [1/1] (0.00ns)   --->   "%ker_i_0_4 = phi i4 [ %add_ln120_4, %65 ], [ 0, %.preheader3.4.preheader ]" [conv.cpp:120]   --->   Operation 1087 'phi' 'ker_i_0_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1088 [1/1] (1.44ns)   --->   "%icmp_ln120_4 = icmp eq i4 %ker_i_0_4, -7" [conv.cpp:120]   --->   Operation 1088 'icmp' 'icmp_ln120_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1089 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1089 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1090 [1/1] (1.77ns)   --->   "%add_ln120_4 = add i4 %ker_i_0_4, 1" [conv.cpp:120]   --->   Operation 1090 'add' 'add_ln120_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1091 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_4, label %.preheader2.4.preheader, label %65" [conv.cpp:120]   --->   Operation 1091 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i4 %ker_i_0_4 to i64" [conv.cpp:121]   --->   Operation 1092 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln120_4)> <Delay = 0.00>
ST_86 : Operation 1093 [1/1] (0.00ns)   --->   "%weitotal_addr_4 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_4" [conv.cpp:121]   --->   Operation 1093 'getelementptr' 'weitotal_addr_4' <Predicate = (!icmp_ln120_4)> <Delay = 0.00>
ST_86 : Operation 1094 [2/2] (3.25ns)   --->   "%weitotal_load_4 = load i32* %weitotal_addr_4, align 4" [conv.cpp:121]   --->   Operation 1094 'load' 'weitotal_load_4' <Predicate = (!icmp_ln120_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_86 : Operation 1095 [1/1] (1.66ns)   --->   "br label %.preheader2.4" [conv.cpp:125]   --->   Operation 1095 'br' <Predicate = (icmp_ln120_4)> <Delay = 1.66>

State 87 <SV = 24> <Delay = 5.40>
ST_87 : Operation 1096 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 1096 'specloopname' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1097 [1/2] (3.25ns)   --->   "%weitotal_load_4 = load i32* %weitotal_addr_4, align 4" [conv.cpp:121]   --->   Operation 1097 'load' 'weitotal_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_87 : Operation 1098 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_4" [conv.cpp:121]   --->   Operation 1098 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1099 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_4, i32* %kernel_addr_4, align 4" [conv.cpp:121]   --->   Operation 1099 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_87 : Operation 1100 [1/1] (0.00ns)   --->   "br label %.preheader3.4" [conv.cpp:120]   --->   Operation 1100 'br' <Predicate = true> <Delay = 0.00>

State 88 <SV = 24> <Delay = 1.86>
ST_88 : Operation 1101 [1/1] (0.00ns)   --->   "%i1_0_4 = phi i2 [ %add_ln125_4, %single_conv_test_label14_end4 ], [ 0, %.preheader2.4.preheader ]" [conv.cpp:125]   --->   Operation 1101 'phi' 'i1_0_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1102 [1/1] (0.00ns)   --->   "%count_0_4 = phi i5 [ %add_ln127_4, %single_conv_test_label14_end4 ], [ 0, %.preheader2.4.preheader ]" [conv.cpp:127]   --->   Operation 1102 'phi' 'count_0_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1103 [1/1] (0.93ns)   --->   "%icmp_ln125_4 = icmp eq i2 %i1_0_4, -2" [conv.cpp:125]   --->   Operation 1103 'icmp' 'icmp_ln125_4' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1104 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1104 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1105 [1/1] (1.58ns)   --->   "%add_ln125_4 = add i2 %i1_0_4, 1" [conv.cpp:125]   --->   Operation 1105 'add' 'add_ln125_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_4, label %.preheader1.4.preheader, label %single_conv_test_label14_begin4" [conv.cpp:125]   --->   Operation 1106 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1107 'specloopname' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1108 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1109 [1/1] (1.86ns)   --->   "%add_ln127_4 = add i5 %count_0_4, 8" [conv.cpp:127]   --->   Operation 1109 'add' 'add_ln127_4' <Predicate = (!icmp_ln125_4)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln132_16 = zext i2 %i1_0_4 to i5" [conv.cpp:132]   --->   Operation 1110 'zext' 'zext_ln132_16' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_4, i2 0)" [conv.cpp:132]   --->   Operation 1111 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln132_17 = zext i4 %tmp_82 to i5" [conv.cpp:132]   --->   Operation 1112 'zext' 'zext_ln132_17' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1113 [1/1] (1.77ns)   --->   "%sub_ln132_4 = sub i5 %zext_ln132_17, %zext_ln132_16" [conv.cpp:132]   --->   Operation 1113 'sub' 'sub_ln132_4' <Predicate = (!icmp_ln125_4)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_83 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_4, i3 0)" [conv.cpp:133]   --->   Operation 1114 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i5 %tmp_83 to i6" [conv.cpp:127]   --->   Operation 1115 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln125_4)> <Delay = 0.00>
ST_88 : Operation 1116 [1/1] (1.66ns)   --->   "br label %61" [conv.cpp:127]   --->   Operation 1116 'br' <Predicate = (!icmp_ln125_4)> <Delay = 1.66>
ST_88 : Operation 1117 [1/1] (1.66ns)   --->   "br label %.preheader1.4" [conv.cpp:143]   --->   Operation 1117 'br' <Predicate = (icmp_ln125_4)> <Delay = 1.66>

State 89 <SV = 25> <Delay = 3.25>
ST_89 : Operation 1118 [1/1] (0.00ns)   --->   "%j2_0_4 = phi i4 [ 0, %single_conv_test_label14_begin4 ], [ %add_ln127_20, %62 ]" [conv.cpp:127]   --->   Operation 1118 'phi' 'j2_0_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1119 [1/1] (0.00ns)   --->   "%count_1_4 = phi i5 [ %count_0_4, %single_conv_test_label14_begin4 ], [ %add_ln129_4, %62 ]" [conv.cpp:127]   --->   Operation 1119 'phi' 'count_1_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1120 [1/1] (1.44ns)   --->   "%icmp_ln127_4 = icmp eq i4 %j2_0_4, -8" [conv.cpp:127]   --->   Operation 1120 'icmp' 'icmp_ln127_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1121 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1121 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1122 [1/1] (1.77ns)   --->   "%add_ln127_20 = add i4 %j2_0_4, 1" [conv.cpp:127]   --->   Operation 1122 'add' 'add_ln127_20' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_4, label %single_conv_test_label14_end4, label %64" [conv.cpp:127]   --->   Operation 1123 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1124 [1/1] (1.86ns)   --->   "%add_ln129_4 = add i5 %count_1_4, 1" [conv.cpp:129]   --->   Operation 1124 'add' 'add_ln129_4' <Predicate = (!icmp_ln127_4)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i5 %count_1_4 to i64" [conv.cpp:129]   --->   Operation 1125 'zext' 'zext_ln129_4' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1126 [1/1] (0.00ns)   --->   "%img_addr_32 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_4" [conv.cpp:129]   --->   Operation 1126 'getelementptr' 'img_addr_32' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1127 [2/2] (3.25ns)   --->   "%img_load_27 = load i32* %img_addr_32, align 4" [conv.cpp:129]   --->   Operation 1127 'load' 'img_load_27' <Predicate = (!icmp_ln127_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_89 : Operation 1128 [1/1] (1.44ns)   --->   "%icmp_ln130_4 = icmp ult i4 %j2_0_4, 3" [conv.cpp:130]   --->   Operation 1128 'icmp' 'icmp_ln130_4' <Predicate = (!icmp_ln127_4)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln132_18 = zext i4 %j2_0_4 to i6" [conv.cpp:132]   --->   Operation 1129 'zext' 'zext_ln132_18' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln132_19 = zext i4 %j2_0_4 to i5" [conv.cpp:132]   --->   Operation 1130 'zext' 'zext_ln132_19' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1131 [1/1] (1.86ns)   --->   "%add_ln132_4 = add i5 %sub_ln132_4, %zext_ln132_19" [conv.cpp:132]   --->   Operation 1131 'add' 'add_ln132_4' <Predicate = (!icmp_ln127_4)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln132_4 = sext i5 %add_ln132_4 to i64" [conv.cpp:132]   --->   Operation 1132 'sext' 'sext_ln132_4' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1133 [1/1] (0.00ns)   --->   "%cal_conv_addr_20 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_4" [conv.cpp:132]   --->   Operation 1133 'getelementptr' 'cal_conv_addr_20' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1134 [1/1] (1.86ns)   --->   "%add_ln133_4 = add i6 %zext_ln127_4, %zext_ln132_18" [conv.cpp:133]   --->   Operation 1134 'add' 'add_ln133_4' <Predicate = (!icmp_ln127_4)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i6 %add_ln133_4 to i64" [conv.cpp:133]   --->   Operation 1135 'zext' 'zext_ln133_4' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1136 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_4 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_4" [conv.cpp:133]   --->   Operation 1136 'getelementptr' 'conv_line_buffer_add_4' <Predicate = (!icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1137 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_17) nounwind" [conv.cpp:140]   --->   Operation 1137 'specregionend' 'empty_59' <Predicate = (icmp_ln127_4)> <Delay = 0.00>
ST_89 : Operation 1138 [1/1] (0.00ns)   --->   "br label %.preheader2.4" [conv.cpp:125]   --->   Operation 1138 'br' <Predicate = (icmp_ln127_4)> <Delay = 0.00>

State 90 <SV = 26> <Delay = 5.40>
ST_90 : Operation 1139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 1139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1140 [1/2] (3.25ns)   --->   "%img_load_27 = load i32* %img_addr_32, align 4" [conv.cpp:129]   --->   Operation 1140 'load' 'img_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_90 : Operation 1141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_4, label %63, label %62" [conv.cpp:130]   --->   Operation 1141 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1142 [1/1] (2.15ns)   --->   "store i32 %img_load_27, i32* %cal_conv_addr_20, align 4" [conv.cpp:132]   --->   Operation 1142 'store' <Predicate = (icmp_ln130_4)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_90 : Operation 1143 [1/1] (0.00ns)   --->   "br label %62" [conv.cpp:134]   --->   Operation 1143 'br' <Predicate = (icmp_ln130_4)> <Delay = 0.00>
ST_90 : Operation 1144 [1/1] (2.15ns)   --->   "store i32 %img_load_27, i32* %conv_line_buffer_add_4, align 4" [conv.cpp:133]   --->   Operation 1144 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_90 : Operation 1145 [1/1] (0.00ns)   --->   "br label %61" [conv.cpp:127]   --->   Operation 1145 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 25> <Delay = 3.25>
ST_91 : Operation 1146 [1/1] (0.00ns)   --->   "%i3_0_4 = phi i2 [ %add_ln143_4, %60 ], [ 0, %.preheader1.4.preheader ]" [conv.cpp:143]   --->   Operation 1146 'phi' 'i3_0_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1147 [1/1] (0.00ns)   --->   "%count_2_4 = phi i5 [ %add_ln144_4, %60 ], [ -16, %.preheader1.4.preheader ]" [conv.cpp:144]   --->   Operation 1147 'phi' 'count_2_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1148 [1/1] (0.93ns)   --->   "%icmp_ln143_4 = icmp eq i2 %i3_0_4, -1" [conv.cpp:143]   --->   Operation 1148 'icmp' 'icmp_ln143_4' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1149 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1149 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1150 [1/1] (1.58ns)   --->   "%add_ln143_4 = add i2 %i3_0_4, 1" [conv.cpp:143]   --->   Operation 1150 'add' 'add_ln143_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_4, label %.preheader.4.preheader, label %60" [conv.cpp:143]   --->   Operation 1151 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1152 [1/1] (1.86ns)   --->   "%add_ln144_4 = add i5 %count_2_4, 1" [conv.cpp:144]   --->   Operation 1152 'add' 'add_ln144_4' <Predicate = (!icmp_ln143_4)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln144_8 = zext i5 %count_2_4 to i64" [conv.cpp:144]   --->   Operation 1153 'zext' 'zext_ln144_8' <Predicate = (!icmp_ln143_4)> <Delay = 0.00>
ST_91 : Operation 1154 [1/1] (0.00ns)   --->   "%img_addr_31 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_8" [conv.cpp:144]   --->   Operation 1154 'getelementptr' 'img_addr_31' <Predicate = (!icmp_ln143_4)> <Delay = 0.00>
ST_91 : Operation 1155 [2/2] (3.25ns)   --->   "%img_load_4 = load i32* %img_addr_31, align 4" [conv.cpp:144]   --->   Operation 1155 'load' 'img_load_4' <Predicate = (!icmp_ln143_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_91 : Operation 1156 [1/1] (0.00ns)   --->   "%out_1_4 = alloca i32"   --->   Operation 1156 'alloca' 'out_1_4' <Predicate = (icmp_ln143_4)> <Delay = 0.00>
ST_91 : Operation 1157 [1/1] (0.00ns)   --->   "%count_3_4 = alloca i32"   --->   Operation 1157 'alloca' 'count_3_4' <Predicate = (icmp_ln143_4)> <Delay = 0.00>
ST_91 : Operation 1158 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_4" [conv.cpp:148]   --->   Operation 1158 'store' <Predicate = (icmp_ln143_4)> <Delay = 1.70>
ST_91 : Operation 1159 [1/1] (1.66ns)   --->   "store i32 %out_1_3_load, i32* %out_1_4" [conv.cpp:148]   --->   Operation 1159 'store' <Predicate = (icmp_ln143_4)> <Delay = 1.66>
ST_91 : Operation 1160 [1/1] (1.66ns)   --->   "br label %.preheader.4" [conv.cpp:148]   --->   Operation 1160 'br' <Predicate = (icmp_ln143_4)> <Delay = 1.66>

State 92 <SV = 26> <Delay = 5.40>
ST_92 : Operation 1161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 1161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1162 [1/2] (3.25ns)   --->   "%img_load_4 = load i32* %img_addr_31, align 4" [conv.cpp:144]   --->   Operation 1162 'load' 'img_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_92 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln144_17 = zext i2 %i3_0_4 to i4" [conv.cpp:144]   --->   Operation 1163 'zext' 'zext_ln144_17' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1164 [1/1] (1.77ns)   --->   "%add_ln144_20 = add i4 %zext_ln144_17, 6" [conv.cpp:144]   --->   Operation 1164 'add' 'add_ln144_20' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln144_19 = zext i4 %add_ln144_20 to i64" [conv.cpp:144]   --->   Operation 1165 'zext' 'zext_ln144_19' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1166 [1/1] (0.00ns)   --->   "%cal_conv_addr_4 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_19" [conv.cpp:144]   --->   Operation 1166 'getelementptr' 'cal_conv_addr_4' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1167 [1/1] (2.15ns)   --->   "store i32 %img_load_4, i32* %cal_conv_addr_4, align 4" [conv.cpp:144]   --->   Operation 1167 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_92 : Operation 1168 [1/1] (0.00ns)   --->   "br label %.preheader1.4" [conv.cpp:143]   --->   Operation 1168 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 26> <Delay = 1.94>
ST_93 : Operation 1169 [1/1] (0.00ns)   --->   "%i4_0_4 = phi i3 [ %add_ln148_4, %single_conv_test_label17_end4 ], [ 0, %.preheader.4.preheader ]" [conv.cpp:148]   --->   Operation 1169 'phi' 'i4_0_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1170 [1/1] (0.00ns)   --->   "%out_1_4_load = load i32* %out_1_4"   --->   Operation 1170 'load' 'out_1_4_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1171 [1/1] (1.18ns)   --->   "%icmp_ln148_4 = icmp eq i3 %i4_0_4, -2" [conv.cpp:148]   --->   Operation 1171 'icmp' 'icmp_ln148_4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1172 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1172 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1173 [1/1] (1.68ns)   --->   "%add_ln148_4 = add i3 %i4_0_4, 1" [conv.cpp:148]   --->   Operation 1173 'add' 'add_ln148_4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_4, label %single_conv_test_label114, label %single_conv_test_label17_begin4" [conv.cpp:148]   --->   Operation 1174 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1175 'specloopname' <Predicate = (!icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1176 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_4, i3 0)" [conv.cpp:171]   --->   Operation 1177 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln171_12 = zext i6 %tmp_84 to i7" [conv.cpp:171]   --->   Operation 1178 'zext' 'zext_ln171_12' <Predicate = (!icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_4, i1 false)" [conv.cpp:171]   --->   Operation 1179 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln171_13 = zext i4 %tmp_85 to i7" [conv.cpp:171]   --->   Operation 1180 'zext' 'zext_ln171_13' <Predicate = (!icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1181 [1/1] (1.94ns)   --->   "%sub_ln171_4 = sub i7 %zext_ln171_12, %zext_ln171_13" [conv.cpp:171]   --->   Operation 1181 'sub' 'sub_ln171_4' <Predicate = (!icmp_ln148_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1182 [1/1] (1.66ns)   --->   "br label %68" [conv.cpp:150]   --->   Operation 1182 'br' <Predicate = (!icmp_ln148_4)> <Delay = 1.66>
ST_93 : Operation 1183 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_14) nounwind" [conv.cpp:200]   --->   Operation 1183 'specregionend' 'empty_55' <Predicate = (icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 1184 'specregionbegin' 'tmp_18' <Predicate = (icmp_ln148_4)> <Delay = 0.00>
ST_93 : Operation 1185 [1/1] (1.66ns)   --->   "br label %80" [conv.cpp:117]   --->   Operation 1185 'br' <Predicate = (icmp_ln148_4)> <Delay = 1.66>

State 94 <SV = 27> <Delay = 4.41>
ST_94 : Operation 1186 [1/1] (0.00ns)   --->   "%j5_0_4 = phi i3 [ 0, %single_conv_test_label17_begin4 ], [ %add_ln150_4, %single_conv_test_label18_end4 ]" [conv.cpp:150]   --->   Operation 1186 'phi' 'j5_0_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1187 [1/1] (0.00ns)   --->   "%out_1_4_load_1 = load i32* %out_1_4"   --->   Operation 1187 'load' 'out_1_4_load_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1188 [1/1] (0.00ns)   --->   "%count_3_4_load = load i32* %count_3_4" [conv.cpp:156]   --->   Operation 1188 'load' 'count_3_4_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1189 [1/1] (1.18ns)   --->   "%icmp_ln150_4 = icmp eq i3 %j5_0_4, -2" [conv.cpp:150]   --->   Operation 1189 'icmp' 'icmp_ln150_4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1190 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1190 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1191 [1/1] (1.68ns)   --->   "%add_ln150_4 = add i3 %j5_0_4, 1" [conv.cpp:150]   --->   Operation 1191 'add' 'add_ln150_4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_4, label %single_conv_test_label17_end4, label %single_conv_test_label18_begin4" [conv.cpp:150]   --->   Operation 1192 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1193 'specloopname' <Predicate = (!icmp_ln150_4)> <Delay = 0.00>
ST_94 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1194 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln150_4)> <Delay = 0.00>
ST_94 : Operation 1195 [1/1] (1.18ns)   --->   "%icmp_ln153_4 = icmp ult i3 %j5_0_4, -3" [conv.cpp:153]   --->   Operation 1195 'icmp' 'icmp_ln153_4' <Predicate = (!icmp_ln150_4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_4, label %69, label %71" [conv.cpp:153]   --->   Operation 1196 'br' <Predicate = (!icmp_ln150_4)> <Delay = 0.00>
ST_94 : Operation 1197 [1/1] (2.70ns)   --->   "%add_ln129_20 = add i32 %count_3_4_load, 3" [conv.cpp:129]   --->   Operation 1197 'add' 'add_ln129_20' <Predicate = (!icmp_ln150_4 & !icmp_ln153_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1198 [1/1] (1.66ns)   --->   "br label %70" [conv.cpp:161]   --->   Operation 1198 'br' <Predicate = (!icmp_ln150_4 & !icmp_ln153_4)> <Delay = 1.66>
ST_94 : Operation 1199 [2/2] (2.64ns)   --->   "%out_4 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1199 'call' 'out_4' <Predicate = (!icmp_ln150_4 & icmp_ln153_4)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1200 [1/1] (2.70ns)   --->   "%add_ln156_4 = add nsw i32 %count_3_4_load, 1" [conv.cpp:156]   --->   Operation 1200 'add' 'add_ln156_4' <Predicate = (!icmp_ln150_4 & icmp_ln153_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1201 [1/1] (1.70ns)   --->   "store i32 %add_ln156_4, i32* %count_3_4" [conv.cpp:158]   --->   Operation 1201 'store' <Predicate = (!icmp_ln150_4 & icmp_ln153_4)> <Delay = 1.70>
ST_94 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_19) nounwind" [conv.cpp:198]   --->   Operation 1202 'specregionend' 'empty_63' <Predicate = (icmp_ln150_4)> <Delay = 0.00>
ST_94 : Operation 1203 [1/1] (0.00ns)   --->   "br label %.preheader.4" [conv.cpp:148]   --->   Operation 1203 'br' <Predicate = (icmp_ln150_4)> <Delay = 0.00>

State 95 <SV = 28> <Delay = 2.64>
ST_95 : Operation 1204 [1/1] (0.00ns)   --->   "%count_5_4 = phi i32 [ %count_3_4_load, %71 ], [ %add_ln166_4, %._crit_edge.4 ]" [conv.cpp:156]   --->   Operation 1204 'phi' 'count_5_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1205 [1/1] (0.00ns)   --->   "%out_3_4 = phi i32 [ %out_1_4_load_1, %71 ], [ %out_4_4, %._crit_edge.4 ]" [conv.cpp:164]   --->   Operation 1205 'phi' 'out_3_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1206 [1/1] (0.00ns)   --->   "%i17_0_4 = phi i2 [ 0, %71 ], [ %add_ln161_4, %._crit_edge.4 ]" [conv.cpp:161]   --->   Operation 1206 'phi' 'i17_0_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1207 [1/1] (0.93ns)   --->   "%icmp_ln161_4 = icmp eq i2 %i17_0_4, -1" [conv.cpp:161]   --->   Operation 1207 'icmp' 'icmp_ln161_4' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1208 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1208 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1209 [1/1] (1.58ns)   --->   "%add_ln161_4 = add i2 %i17_0_4, 1" [conv.cpp:161]   --->   Operation 1209 'add' 'add_ln161_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_4, label %single_conv_test_label18_end4.loopexit, label %72" [conv.cpp:161]   --->   Operation 1210 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 1211 'specloopname' <Predicate = (!icmp_ln161_4)> <Delay = 0.00>
ST_95 : Operation 1212 [1/1] (0.93ns)   --->   "%icmp_ln163_4 = icmp eq i2 %i17_0_4, 0" [conv.cpp:163]   --->   Operation 1212 'icmp' 'icmp_ln163_4' <Predicate = (!icmp_ln161_4)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1213 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_4, label %73, label %._crit_edge.4" [conv.cpp:163]   --->   Operation 1213 'br' <Predicate = (!icmp_ln161_4)> <Delay = 1.66>
ST_95 : Operation 1214 [2/2] (2.64ns)   --->   "%out_6_4 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1214 'call' 'out_6_4' <Predicate = (!icmp_ln161_4 & icmp_ln163_4)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 1215 [1/1] (1.70ns)   --->   "store i32 %add_ln129_20, i32* %count_3_4" [conv.cpp:129]   --->   Operation 1215 'store' <Predicate = (icmp_ln161_4)> <Delay = 1.70>
ST_95 : Operation 1216 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end4"   --->   Operation 1216 'br' <Predicate = (icmp_ln161_4)> <Delay = 1.66>

State 96 <SV = 29> <Delay = 3.25>
ST_96 : Operation 1217 [1/2] (0.00ns)   --->   "%out_6_4 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1217 'call' 'out_6_4' <Predicate = (icmp_ln163_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 1218 [1/1] (1.66ns)   --->   "br label %._crit_edge.4" [conv.cpp:165]   --->   Operation 1218 'br' <Predicate = (icmp_ln163_4)> <Delay = 1.66>
ST_96 : Operation 1219 [1/1] (2.70ns)   --->   "%add_ln166_4 = add nsw i32 %count_5_4, 1" [conv.cpp:166]   --->   Operation 1219 'add' 'add_ln166_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln166_4 = sext i32 %count_5_4 to i64" [conv.cpp:166]   --->   Operation 1220 'sext' 'sext_ln166_4' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1221 [1/1] (0.00ns)   --->   "%img_addr_37 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_4" [conv.cpp:166]   --->   Operation 1221 'getelementptr' 'img_addr_37' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1222 [2/2] (3.25ns)   --->   "%img_load_31 = load i32* %img_addr_37, align 4" [conv.cpp:166]   --->   Operation 1222 'load' 'img_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 97 <SV = 30> <Delay = 5.90>
ST_97 : Operation 1223 [1/1] (0.00ns)   --->   "%out_4_4 = phi i32 [ %out_6_4, %73 ], [ %out_3_4, %72 ]" [conv.cpp:164]   --->   Operation 1223 'phi' 'out_4_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1224 [1/2] (3.25ns)   --->   "%img_load_31 = load i32* %img_addr_37, align 4" [conv.cpp:166]   --->   Operation 1224 'load' 'img_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_97 : Operation 1225 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_31)" [conv.cpp:167]   --->   Operation 1225 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 31> <Delay = 0.00>
ST_98 : Operation 1226 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_31)" [conv.cpp:167]   --->   Operation 1226 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 1227 [1/1] (0.00ns)   --->   "br label %70" [conv.cpp:161]   --->   Operation 1227 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 28> <Delay = 3.25>
ST_99 : Operation 1228 [1/2] (0.00ns)   --->   "%out_4 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1228 'call' 'out_4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln156_4 = sext i32 %count_3_4_load to i64" [conv.cpp:156]   --->   Operation 1229 'sext' 'sext_ln156_4' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1230 [1/1] (0.00ns)   --->   "%img_addr_34 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_4" [conv.cpp:156]   --->   Operation 1230 'getelementptr' 'img_addr_34' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1231 [2/2] (3.25ns)   --->   "%img_load_29 = load i32* %img_addr_34, align 4" [conv.cpp:156]   --->   Operation 1231 'load' 'img_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 100 <SV = 29> <Delay = 5.90>
ST_100 : Operation 1232 [1/2] (3.25ns)   --->   "%img_load_29 = load i32* %img_addr_34, align 4" [conv.cpp:156]   --->   Operation 1232 'load' 'img_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_100 : Operation 1233 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_29)" [conv.cpp:157]   --->   Operation 1233 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 30> <Delay = 5.28>
ST_101 : Operation 1234 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_29)" [conv.cpp:157]   --->   Operation 1234 'call' <Predicate = (icmp_ln153_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 1235 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end4" [conv.cpp:158]   --->   Operation 1235 'br' <Predicate = (icmp_ln153_4)> <Delay = 1.66>
ST_101 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln171_14 = zext i3 %j5_0_4 to i7" [conv.cpp:171]   --->   Operation 1236 'zext' 'zext_ln171_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1237 [1/1] (2.03ns)   --->   "%add_ln171_19 = add i7 %sub_ln171_4, %zext_ln171_14" [conv.cpp:171]   --->   Operation 1237 'add' 'add_ln171_19' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln171_4 = sext i7 %add_ln171_19 to i64" [conv.cpp:171]   --->   Operation 1238 'sext' 'sext_ln171_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1239 [1/1] (0.00ns)   --->   "%conv_output_addr_5 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_4" [conv.cpp:171]   --->   Operation 1239 'getelementptr' 'conv_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1240 [2/2] (3.25ns)   --->   "%conv_output_load_4 = load i32* %conv_output_addr_5, align 4" [conv.cpp:171]   --->   Operation 1240 'load' 'conv_output_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 102 <SV = 31> <Delay = 5.95>
ST_102 : Operation 1241 [1/1] (0.00ns)   --->   "%out_5_4 = phi i32 [ %out_4, %69 ], [ %out_3_4, %single_conv_test_label18_end4.loopexit ]" [conv.cpp:155]   --->   Operation 1241 'phi' 'out_5_4' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1242 [1/2] (3.25ns)   --->   "%conv_output_load_4 = load i32* %conv_output_addr_5, align 4" [conv.cpp:171]   --->   Operation 1242 'load' 'conv_output_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_102 : Operation 1243 [1/1] (2.70ns)   --->   "%add_ln171_4 = add nsw i32 %out_5_4, %conv_output_load_4" [conv.cpp:171]   --->   Operation 1243 'add' 'add_ln171_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1244 [1/1] (1.66ns)   --->   "store i32 %out_5_4, i32* %out_1_4" [conv.cpp:150]   --->   Operation 1244 'store' <Predicate = true> <Delay = 1.66>

State 103 <SV = 32> <Delay = 3.25>
ST_103 : Operation 1245 [1/1] (3.25ns)   --->   "store i32 %add_ln171_4, i32* %conv_output_addr_5, align 4" [conv.cpp:171]   --->   Operation 1245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_103 : Operation 1246 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_20) nounwind" [conv.cpp:197]   --->   Operation 1246 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1247 [1/1] (0.00ns)   --->   "br label %68" [conv.cpp:150]   --->   Operation 1247 'br' <Predicate = true> <Delay = 0.00>

State 104 <SV = 27> <Delay = 5.37>
ST_104 : Operation 1248 [1/1] (0.00ns)   --->   "%img_i_0_5 = phi i7 [ 0, %single_conv_test_label114 ], [ %add_ln117_5, %81 ]" [conv.cpp:117]   --->   Operation 1248 'phi' 'img_i_0_5' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i7 %img_i_0_5 to i9" [conv.cpp:117]   --->   Operation 1249 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1250 [1/1] (1.46ns)   --->   "%icmp_ln117_5 = icmp eq i7 %img_i_0_5, -64" [conv.cpp:117]   --->   Operation 1250 'icmp' 'icmp_ln117_5' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1251 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1251 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1252 [1/1] (2.03ns)   --->   "%add_ln117_5 = add i7 %img_i_0_5, 1" [conv.cpp:117]   --->   Operation 1252 'add' 'add_ln117_5' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_5, label %.preheader3.5.preheader, label %81" [conv.cpp:117]   --->   Operation 1253 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1254 [1/1] (2.11ns)   --->   "%add_ln118 = add i9 %zext_ln117, -192" [conv.cpp:118]   --->   Operation 1254 'add' 'add_ln118' <Predicate = (!icmp_ln117_5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i9 %add_ln118 to i64" [conv.cpp:118]   --->   Operation 1255 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln117_5)> <Delay = 0.00>
ST_104 : Operation 1256 [1/1] (0.00ns)   --->   "%imgtotal_addr_5 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_9" [conv.cpp:118]   --->   Operation 1256 'getelementptr' 'imgtotal_addr_5' <Predicate = (!icmp_ln117_5)> <Delay = 0.00>
ST_104 : Operation 1257 [2/2] (3.25ns)   --->   "%imgtotal_load_5 = load i32* %imgtotal_addr_5, align 4" [conv.cpp:118]   --->   Operation 1257 'load' 'imgtotal_load_5' <Predicate = (!icmp_ln117_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_104 : Operation 1258 [1/1] (1.66ns)   --->   "br label %.preheader3.5" [conv.cpp:120]   --->   Operation 1258 'br' <Predicate = (icmp_ln117_5)> <Delay = 1.66>

State 105 <SV = 28> <Delay = 6.51>
ST_105 : Operation 1259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 1259 'specloopname' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1260 [1/2] (3.25ns)   --->   "%imgtotal_load_5 = load i32* %imgtotal_addr_5, align 4" [conv.cpp:118]   --->   Operation 1260 'load' 'imgtotal_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_105 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i7 %img_i_0_5 to i64" [conv.cpp:118]   --->   Operation 1261 'zext' 'zext_ln118_10' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1262 [1/1] (0.00ns)   --->   "%img_addr_5 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_10" [conv.cpp:118]   --->   Operation 1262 'getelementptr' 'img_addr_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1263 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_5, i32* %img_addr_5, align 4" [conv.cpp:118]   --->   Operation 1263 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_105 : Operation 1264 [1/1] (0.00ns)   --->   "br label %80" [conv.cpp:117]   --->   Operation 1264 'br' <Predicate = true> <Delay = 0.00>

State 106 <SV = 28> <Delay = 3.25>
ST_106 : Operation 1265 [1/1] (0.00ns)   --->   "%ker_i_0_5 = phi i4 [ %add_ln120_5, %79 ], [ 0, %.preheader3.5.preheader ]" [conv.cpp:120]   --->   Operation 1265 'phi' 'ker_i_0_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1266 [1/1] (1.44ns)   --->   "%icmp_ln120_5 = icmp eq i4 %ker_i_0_5, -7" [conv.cpp:120]   --->   Operation 1266 'icmp' 'icmp_ln120_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1267 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1267 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1268 [1/1] (1.77ns)   --->   "%add_ln120_5 = add i4 %ker_i_0_5, 1" [conv.cpp:120]   --->   Operation 1268 'add' 'add_ln120_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_5, label %.preheader2.5.preheader, label %79" [conv.cpp:120]   --->   Operation 1269 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i4 %ker_i_0_5 to i64" [conv.cpp:121]   --->   Operation 1270 'zext' 'zext_ln121_5' <Predicate = (!icmp_ln120_5)> <Delay = 0.00>
ST_106 : Operation 1271 [1/1] (0.00ns)   --->   "%weitotal_addr_5 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_5" [conv.cpp:121]   --->   Operation 1271 'getelementptr' 'weitotal_addr_5' <Predicate = (!icmp_ln120_5)> <Delay = 0.00>
ST_106 : Operation 1272 [2/2] (3.25ns)   --->   "%weitotal_load_5 = load i32* %weitotal_addr_5, align 4" [conv.cpp:121]   --->   Operation 1272 'load' 'weitotal_load_5' <Predicate = (!icmp_ln120_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_106 : Operation 1273 [1/1] (1.66ns)   --->   "br label %.preheader2.5" [conv.cpp:125]   --->   Operation 1273 'br' <Predicate = (icmp_ln120_5)> <Delay = 1.66>

State 107 <SV = 29> <Delay = 5.40>
ST_107 : Operation 1274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 1274 'specloopname' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1275 [1/2] (3.25ns)   --->   "%weitotal_load_5 = load i32* %weitotal_addr_5, align 4" [conv.cpp:121]   --->   Operation 1275 'load' 'weitotal_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_107 : Operation 1276 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_5" [conv.cpp:121]   --->   Operation 1276 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1277 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_5, i32* %kernel_addr_5, align 4" [conv.cpp:121]   --->   Operation 1277 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_107 : Operation 1278 [1/1] (0.00ns)   --->   "br label %.preheader3.5" [conv.cpp:120]   --->   Operation 1278 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 29> <Delay = 1.86>
ST_108 : Operation 1279 [1/1] (0.00ns)   --->   "%i1_0_5 = phi i2 [ %add_ln125_5, %single_conv_test_label14_end5 ], [ 0, %.preheader2.5.preheader ]" [conv.cpp:125]   --->   Operation 1279 'phi' 'i1_0_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1280 [1/1] (0.00ns)   --->   "%count_0_5 = phi i5 [ %add_ln127_5, %single_conv_test_label14_end5 ], [ 0, %.preheader2.5.preheader ]" [conv.cpp:127]   --->   Operation 1280 'phi' 'count_0_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1281 [1/1] (0.93ns)   --->   "%icmp_ln125_5 = icmp eq i2 %i1_0_5, -2" [conv.cpp:125]   --->   Operation 1281 'icmp' 'icmp_ln125_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1282 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1282 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1283 [1/1] (1.58ns)   --->   "%add_ln125_5 = add i2 %i1_0_5, 1" [conv.cpp:125]   --->   Operation 1283 'add' 'add_ln125_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1284 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_5, label %.preheader1.5.preheader, label %single_conv_test_label14_begin5" [conv.cpp:125]   --->   Operation 1284 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1285 'specloopname' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1286 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1287 [1/1] (1.86ns)   --->   "%add_ln127_5 = add i5 %count_0_5, 8" [conv.cpp:127]   --->   Operation 1287 'add' 'add_ln127_5' <Predicate = (!icmp_ln125_5)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln132_20 = zext i2 %i1_0_5 to i5" [conv.cpp:132]   --->   Operation 1288 'zext' 'zext_ln132_20' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_86 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_5, i2 0)" [conv.cpp:132]   --->   Operation 1289 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln132_21 = zext i4 %tmp_86 to i5" [conv.cpp:132]   --->   Operation 1290 'zext' 'zext_ln132_21' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1291 [1/1] (1.77ns)   --->   "%sub_ln132_5 = sub i5 %zext_ln132_21, %zext_ln132_20" [conv.cpp:132]   --->   Operation 1291 'sub' 'sub_ln132_5' <Predicate = (!icmp_ln125_5)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_87 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_5, i3 0)" [conv.cpp:133]   --->   Operation 1292 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i5 %tmp_87 to i6" [conv.cpp:127]   --->   Operation 1293 'zext' 'zext_ln127_5' <Predicate = (!icmp_ln125_5)> <Delay = 0.00>
ST_108 : Operation 1294 [1/1] (1.66ns)   --->   "br label %75" [conv.cpp:127]   --->   Operation 1294 'br' <Predicate = (!icmp_ln125_5)> <Delay = 1.66>
ST_108 : Operation 1295 [1/1] (1.66ns)   --->   "br label %.preheader1.5" [conv.cpp:143]   --->   Operation 1295 'br' <Predicate = (icmp_ln125_5)> <Delay = 1.66>

State 109 <SV = 30> <Delay = 3.25>
ST_109 : Operation 1296 [1/1] (0.00ns)   --->   "%j2_0_5 = phi i4 [ 0, %single_conv_test_label14_begin5 ], [ %add_ln127_21, %76 ]" [conv.cpp:127]   --->   Operation 1296 'phi' 'j2_0_5' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1297 [1/1] (0.00ns)   --->   "%count_1_5 = phi i5 [ %count_0_5, %single_conv_test_label14_begin5 ], [ %add_ln129_5, %76 ]" [conv.cpp:127]   --->   Operation 1297 'phi' 'count_1_5' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1298 [1/1] (1.44ns)   --->   "%icmp_ln127_5 = icmp eq i4 %j2_0_5, -8" [conv.cpp:127]   --->   Operation 1298 'icmp' 'icmp_ln127_5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1299 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1299 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1300 [1/1] (1.77ns)   --->   "%add_ln127_21 = add i4 %j2_0_5, 1" [conv.cpp:127]   --->   Operation 1300 'add' 'add_ln127_21' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1301 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_5, label %single_conv_test_label14_end5, label %78" [conv.cpp:127]   --->   Operation 1301 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1302 [1/1] (1.86ns)   --->   "%add_ln129_5 = add i5 %count_1_5, 1" [conv.cpp:129]   --->   Operation 1302 'add' 'add_ln129_5' <Predicate = (!icmp_ln127_5)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln129_5 = zext i5 %count_1_5 to i64" [conv.cpp:129]   --->   Operation 1303 'zext' 'zext_ln129_5' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1304 [1/1] (0.00ns)   --->   "%img_addr_36 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_5" [conv.cpp:129]   --->   Operation 1304 'getelementptr' 'img_addr_36' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1305 [2/2] (3.25ns)   --->   "%img_load_30 = load i32* %img_addr_36, align 4" [conv.cpp:129]   --->   Operation 1305 'load' 'img_load_30' <Predicate = (!icmp_ln127_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_109 : Operation 1306 [1/1] (1.44ns)   --->   "%icmp_ln130_5 = icmp ult i4 %j2_0_5, 3" [conv.cpp:130]   --->   Operation 1306 'icmp' 'icmp_ln130_5' <Predicate = (!icmp_ln127_5)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln132_22 = zext i4 %j2_0_5 to i6" [conv.cpp:132]   --->   Operation 1307 'zext' 'zext_ln132_22' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln132_23 = zext i4 %j2_0_5 to i5" [conv.cpp:132]   --->   Operation 1308 'zext' 'zext_ln132_23' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1309 [1/1] (1.86ns)   --->   "%add_ln132_5 = add i5 %sub_ln132_5, %zext_ln132_23" [conv.cpp:132]   --->   Operation 1309 'add' 'add_ln132_5' <Predicate = (!icmp_ln127_5)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln132_5 = sext i5 %add_ln132_5 to i64" [conv.cpp:132]   --->   Operation 1310 'sext' 'sext_ln132_5' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1311 [1/1] (0.00ns)   --->   "%cal_conv_addr_21 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_5" [conv.cpp:132]   --->   Operation 1311 'getelementptr' 'cal_conv_addr_21' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1312 [1/1] (1.86ns)   --->   "%add_ln133_5 = add i6 %zext_ln127_5, %zext_ln132_22" [conv.cpp:133]   --->   Operation 1312 'add' 'add_ln133_5' <Predicate = (!icmp_ln127_5)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i6 %add_ln133_5 to i64" [conv.cpp:133]   --->   Operation 1313 'zext' 'zext_ln133_5' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1314 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_5 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_5" [conv.cpp:133]   --->   Operation 1314 'getelementptr' 'conv_line_buffer_add_5' <Predicate = (!icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1315 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_21) nounwind" [conv.cpp:140]   --->   Operation 1315 'specregionend' 'empty_71' <Predicate = (icmp_ln127_5)> <Delay = 0.00>
ST_109 : Operation 1316 [1/1] (0.00ns)   --->   "br label %.preheader2.5" [conv.cpp:125]   --->   Operation 1316 'br' <Predicate = (icmp_ln127_5)> <Delay = 0.00>

State 110 <SV = 31> <Delay = 5.40>
ST_110 : Operation 1317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 1317 'specloopname' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1318 [1/2] (3.25ns)   --->   "%img_load_30 = load i32* %img_addr_36, align 4" [conv.cpp:129]   --->   Operation 1318 'load' 'img_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_110 : Operation 1319 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_5, label %77, label %76" [conv.cpp:130]   --->   Operation 1319 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1320 [1/1] (2.15ns)   --->   "store i32 %img_load_30, i32* %cal_conv_addr_21, align 4" [conv.cpp:132]   --->   Operation 1320 'store' <Predicate = (icmp_ln130_5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_110 : Operation 1321 [1/1] (0.00ns)   --->   "br label %76" [conv.cpp:134]   --->   Operation 1321 'br' <Predicate = (icmp_ln130_5)> <Delay = 0.00>
ST_110 : Operation 1322 [1/1] (2.15ns)   --->   "store i32 %img_load_30, i32* %conv_line_buffer_add_5, align 4" [conv.cpp:133]   --->   Operation 1322 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_110 : Operation 1323 [1/1] (0.00ns)   --->   "br label %75" [conv.cpp:127]   --->   Operation 1323 'br' <Predicate = true> <Delay = 0.00>

State 111 <SV = 30> <Delay = 3.25>
ST_111 : Operation 1324 [1/1] (0.00ns)   --->   "%i3_0_5 = phi i2 [ %add_ln143_5, %74 ], [ 0, %.preheader1.5.preheader ]" [conv.cpp:143]   --->   Operation 1324 'phi' 'i3_0_5' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1325 [1/1] (0.00ns)   --->   "%count_2_5 = phi i5 [ %add_ln144_5, %74 ], [ -16, %.preheader1.5.preheader ]" [conv.cpp:144]   --->   Operation 1325 'phi' 'count_2_5' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1326 [1/1] (0.93ns)   --->   "%icmp_ln143_5 = icmp eq i2 %i3_0_5, -1" [conv.cpp:143]   --->   Operation 1326 'icmp' 'icmp_ln143_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1327 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1327 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1328 [1/1] (1.58ns)   --->   "%add_ln143_5 = add i2 %i3_0_5, 1" [conv.cpp:143]   --->   Operation 1328 'add' 'add_ln143_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1329 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_5, label %.preheader.5.preheader, label %74" [conv.cpp:143]   --->   Operation 1329 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1330 [1/1] (1.86ns)   --->   "%add_ln144_5 = add i5 %count_2_5, 1" [conv.cpp:144]   --->   Operation 1330 'add' 'add_ln144_5' <Predicate = (!icmp_ln143_5)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln144_10 = zext i5 %count_2_5 to i64" [conv.cpp:144]   --->   Operation 1331 'zext' 'zext_ln144_10' <Predicate = (!icmp_ln143_5)> <Delay = 0.00>
ST_111 : Operation 1332 [1/1] (0.00ns)   --->   "%img_addr_35 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_10" [conv.cpp:144]   --->   Operation 1332 'getelementptr' 'img_addr_35' <Predicate = (!icmp_ln143_5)> <Delay = 0.00>
ST_111 : Operation 1333 [2/2] (3.25ns)   --->   "%img_load_5 = load i32* %img_addr_35, align 4" [conv.cpp:144]   --->   Operation 1333 'load' 'img_load_5' <Predicate = (!icmp_ln143_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_111 : Operation 1334 [1/1] (0.00ns)   --->   "%out_1_5 = alloca i32"   --->   Operation 1334 'alloca' 'out_1_5' <Predicate = (icmp_ln143_5)> <Delay = 0.00>
ST_111 : Operation 1335 [1/1] (0.00ns)   --->   "%count_3_5 = alloca i32"   --->   Operation 1335 'alloca' 'count_3_5' <Predicate = (icmp_ln143_5)> <Delay = 0.00>
ST_111 : Operation 1336 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_5" [conv.cpp:148]   --->   Operation 1336 'store' <Predicate = (icmp_ln143_5)> <Delay = 1.70>
ST_111 : Operation 1337 [1/1] (1.66ns)   --->   "store i32 %out_1_4_load, i32* %out_1_5" [conv.cpp:148]   --->   Operation 1337 'store' <Predicate = (icmp_ln143_5)> <Delay = 1.66>
ST_111 : Operation 1338 [1/1] (1.66ns)   --->   "br label %.preheader.5" [conv.cpp:148]   --->   Operation 1338 'br' <Predicate = (icmp_ln143_5)> <Delay = 1.66>

State 112 <SV = 31> <Delay = 5.40>
ST_112 : Operation 1339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 1339 'specloopname' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1340 [1/2] (3.25ns)   --->   "%img_load_5 = load i32* %img_addr_35, align 4" [conv.cpp:144]   --->   Operation 1340 'load' 'img_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_112 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln144_21 = zext i2 %i3_0_5 to i4" [conv.cpp:144]   --->   Operation 1341 'zext' 'zext_ln144_21' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1342 [1/1] (1.77ns)   --->   "%add_ln144_21 = add i4 %zext_ln144_21, 6" [conv.cpp:144]   --->   Operation 1342 'add' 'add_ln144_21' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln144_23 = zext i4 %add_ln144_21 to i64" [conv.cpp:144]   --->   Operation 1343 'zext' 'zext_ln144_23' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1344 [1/1] (0.00ns)   --->   "%cal_conv_addr_5 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_23" [conv.cpp:144]   --->   Operation 1344 'getelementptr' 'cal_conv_addr_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1345 [1/1] (2.15ns)   --->   "store i32 %img_load_5, i32* %cal_conv_addr_5, align 4" [conv.cpp:144]   --->   Operation 1345 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_112 : Operation 1346 [1/1] (0.00ns)   --->   "br label %.preheader1.5" [conv.cpp:143]   --->   Operation 1346 'br' <Predicate = true> <Delay = 0.00>

State 113 <SV = 31> <Delay = 1.94>
ST_113 : Operation 1347 [1/1] (0.00ns)   --->   "%i4_0_5 = phi i3 [ %add_ln148_5, %single_conv_test_label17_end5 ], [ 0, %.preheader.5.preheader ]" [conv.cpp:148]   --->   Operation 1347 'phi' 'i4_0_5' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1348 [1/1] (0.00ns)   --->   "%out_1_5_load = load i32* %out_1_5"   --->   Operation 1348 'load' 'out_1_5_load' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1349 [1/1] (1.18ns)   --->   "%icmp_ln148_5 = icmp eq i3 %i4_0_5, -2" [conv.cpp:148]   --->   Operation 1349 'icmp' 'icmp_ln148_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1350 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1350 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1351 [1/1] (1.68ns)   --->   "%add_ln148_5 = add i3 %i4_0_5, 1" [conv.cpp:148]   --->   Operation 1351 'add' 'add_ln148_5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_5, label %single_conv_test_label115, label %single_conv_test_label17_begin5" [conv.cpp:148]   --->   Operation 1352 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1353 'specloopname' <Predicate = (!icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1354 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_88 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_5, i3 0)" [conv.cpp:171]   --->   Operation 1355 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln171_15 = zext i6 %tmp_88 to i7" [conv.cpp:171]   --->   Operation 1356 'zext' 'zext_ln171_15' <Predicate = (!icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_89 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_5, i1 false)" [conv.cpp:171]   --->   Operation 1357 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln171_16 = zext i4 %tmp_89 to i7" [conv.cpp:171]   --->   Operation 1358 'zext' 'zext_ln171_16' <Predicate = (!icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1359 [1/1] (1.94ns)   --->   "%sub_ln171_5 = sub i7 %zext_ln171_15, %zext_ln171_16" [conv.cpp:171]   --->   Operation 1359 'sub' 'sub_ln171_5' <Predicate = (!icmp_ln148_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1360 [1/1] (1.66ns)   --->   "br label %82" [conv.cpp:150]   --->   Operation 1360 'br' <Predicate = (!icmp_ln148_5)> <Delay = 1.66>
ST_113 : Operation 1361 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_18) nounwind" [conv.cpp:200]   --->   Operation 1361 'specregionend' 'empty_67' <Predicate = (icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 1362 'specregionbegin' 'tmp_22' <Predicate = (icmp_ln148_5)> <Delay = 0.00>
ST_113 : Operation 1363 [1/1] (1.66ns)   --->   "br label %94" [conv.cpp:117]   --->   Operation 1363 'br' <Predicate = (icmp_ln148_5)> <Delay = 1.66>

State 114 <SV = 32> <Delay = 4.41>
ST_114 : Operation 1364 [1/1] (0.00ns)   --->   "%j5_0_5 = phi i3 [ 0, %single_conv_test_label17_begin5 ], [ %add_ln150_5, %single_conv_test_label18_end5 ]" [conv.cpp:150]   --->   Operation 1364 'phi' 'j5_0_5' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1365 [1/1] (0.00ns)   --->   "%out_1_5_load_1 = load i32* %out_1_5"   --->   Operation 1365 'load' 'out_1_5_load_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1366 [1/1] (0.00ns)   --->   "%count_3_5_load = load i32* %count_3_5" [conv.cpp:156]   --->   Operation 1366 'load' 'count_3_5_load' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1367 [1/1] (1.18ns)   --->   "%icmp_ln150_5 = icmp eq i3 %j5_0_5, -2" [conv.cpp:150]   --->   Operation 1367 'icmp' 'icmp_ln150_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1368 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1368 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1369 [1/1] (1.68ns)   --->   "%add_ln150_5 = add i3 %j5_0_5, 1" [conv.cpp:150]   --->   Operation 1369 'add' 'add_ln150_5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1370 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_5, label %single_conv_test_label17_end5, label %single_conv_test_label18_begin5" [conv.cpp:150]   --->   Operation 1370 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1371 'specloopname' <Predicate = (!icmp_ln150_5)> <Delay = 0.00>
ST_114 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1372 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln150_5)> <Delay = 0.00>
ST_114 : Operation 1373 [1/1] (1.18ns)   --->   "%icmp_ln153_5 = icmp ult i3 %j5_0_5, -3" [conv.cpp:153]   --->   Operation 1373 'icmp' 'icmp_ln153_5' <Predicate = (!icmp_ln150_5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1374 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_5, label %83, label %85" [conv.cpp:153]   --->   Operation 1374 'br' <Predicate = (!icmp_ln150_5)> <Delay = 0.00>
ST_114 : Operation 1375 [1/1] (2.70ns)   --->   "%add_ln129_21 = add i32 %count_3_5_load, 3" [conv.cpp:129]   --->   Operation 1375 'add' 'add_ln129_21' <Predicate = (!icmp_ln150_5 & !icmp_ln153_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1376 [1/1] (1.66ns)   --->   "br label %84" [conv.cpp:161]   --->   Operation 1376 'br' <Predicate = (!icmp_ln150_5 & !icmp_ln153_5)> <Delay = 1.66>
ST_114 : Operation 1377 [2/2] (2.64ns)   --->   "%out_5 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1377 'call' 'out_5' <Predicate = (!icmp_ln150_5 & icmp_ln153_5)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1378 [1/1] (2.70ns)   --->   "%add_ln156_5 = add nsw i32 %count_3_5_load, 1" [conv.cpp:156]   --->   Operation 1378 'add' 'add_ln156_5' <Predicate = (!icmp_ln150_5 & icmp_ln153_5)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1379 [1/1] (1.70ns)   --->   "store i32 %add_ln156_5, i32* %count_3_5" [conv.cpp:158]   --->   Operation 1379 'store' <Predicate = (!icmp_ln150_5 & icmp_ln153_5)> <Delay = 1.70>
ST_114 : Operation 1380 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_23) nounwind" [conv.cpp:198]   --->   Operation 1380 'specregionend' 'empty_75' <Predicate = (icmp_ln150_5)> <Delay = 0.00>
ST_114 : Operation 1381 [1/1] (0.00ns)   --->   "br label %.preheader.5" [conv.cpp:148]   --->   Operation 1381 'br' <Predicate = (icmp_ln150_5)> <Delay = 0.00>

State 115 <SV = 33> <Delay = 2.64>
ST_115 : Operation 1382 [1/1] (0.00ns)   --->   "%count_5_5 = phi i32 [ %count_3_5_load, %85 ], [ %add_ln166_5, %._crit_edge.5 ]" [conv.cpp:156]   --->   Operation 1382 'phi' 'count_5_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1383 [1/1] (0.00ns)   --->   "%out_3_5 = phi i32 [ %out_1_5_load_1, %85 ], [ %out_4_5, %._crit_edge.5 ]" [conv.cpp:164]   --->   Operation 1383 'phi' 'out_3_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1384 [1/1] (0.00ns)   --->   "%i17_0_5 = phi i2 [ 0, %85 ], [ %add_ln161_5, %._crit_edge.5 ]" [conv.cpp:161]   --->   Operation 1384 'phi' 'i17_0_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1385 [1/1] (0.93ns)   --->   "%icmp_ln161_5 = icmp eq i2 %i17_0_5, -1" [conv.cpp:161]   --->   Operation 1385 'icmp' 'icmp_ln161_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1386 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1386 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1387 [1/1] (1.58ns)   --->   "%add_ln161_5 = add i2 %i17_0_5, 1" [conv.cpp:161]   --->   Operation 1387 'add' 'add_ln161_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1388 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_5, label %single_conv_test_label18_end5.loopexit, label %86" [conv.cpp:161]   --->   Operation 1388 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 1389 'specloopname' <Predicate = (!icmp_ln161_5)> <Delay = 0.00>
ST_115 : Operation 1390 [1/1] (0.93ns)   --->   "%icmp_ln163_5 = icmp eq i2 %i17_0_5, 0" [conv.cpp:163]   --->   Operation 1390 'icmp' 'icmp_ln163_5' <Predicate = (!icmp_ln161_5)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1391 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_5, label %87, label %._crit_edge.5" [conv.cpp:163]   --->   Operation 1391 'br' <Predicate = (!icmp_ln161_5)> <Delay = 1.66>
ST_115 : Operation 1392 [2/2] (2.64ns)   --->   "%out_6_5 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1392 'call' 'out_6_5' <Predicate = (!icmp_ln161_5 & icmp_ln163_5)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 1393 [1/1] (1.70ns)   --->   "store i32 %add_ln129_21, i32* %count_3_5" [conv.cpp:129]   --->   Operation 1393 'store' <Predicate = (icmp_ln161_5)> <Delay = 1.70>
ST_115 : Operation 1394 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end5"   --->   Operation 1394 'br' <Predicate = (icmp_ln161_5)> <Delay = 1.66>

State 116 <SV = 34> <Delay = 3.25>
ST_116 : Operation 1395 [1/2] (0.00ns)   --->   "%out_6_5 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1395 'call' 'out_6_5' <Predicate = (icmp_ln163_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 1396 [1/1] (1.66ns)   --->   "br label %._crit_edge.5" [conv.cpp:165]   --->   Operation 1396 'br' <Predicate = (icmp_ln163_5)> <Delay = 1.66>
ST_116 : Operation 1397 [1/1] (2.70ns)   --->   "%add_ln166_5 = add nsw i32 %count_5_5, 1" [conv.cpp:166]   --->   Operation 1397 'add' 'add_ln166_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln166_5 = sext i32 %count_5_5 to i64" [conv.cpp:166]   --->   Operation 1398 'sext' 'sext_ln166_5' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1399 [1/1] (0.00ns)   --->   "%img_addr_41 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_5" [conv.cpp:166]   --->   Operation 1399 'getelementptr' 'img_addr_41' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1400 [2/2] (3.25ns)   --->   "%img_load_34 = load i32* %img_addr_41, align 4" [conv.cpp:166]   --->   Operation 1400 'load' 'img_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 117 <SV = 35> <Delay = 5.90>
ST_117 : Operation 1401 [1/1] (0.00ns)   --->   "%out_4_5 = phi i32 [ %out_6_5, %87 ], [ %out_3_5, %86 ]" [conv.cpp:164]   --->   Operation 1401 'phi' 'out_4_5' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1402 [1/2] (3.25ns)   --->   "%img_load_34 = load i32* %img_addr_41, align 4" [conv.cpp:166]   --->   Operation 1402 'load' 'img_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_117 : Operation 1403 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_34)" [conv.cpp:167]   --->   Operation 1403 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 36> <Delay = 0.00>
ST_118 : Operation 1404 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_34)" [conv.cpp:167]   --->   Operation 1404 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 1405 [1/1] (0.00ns)   --->   "br label %84" [conv.cpp:161]   --->   Operation 1405 'br' <Predicate = true> <Delay = 0.00>

State 119 <SV = 33> <Delay = 3.25>
ST_119 : Operation 1406 [1/2] (0.00ns)   --->   "%out_5 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1406 'call' 'out_5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln156_5 = sext i32 %count_3_5_load to i64" [conv.cpp:156]   --->   Operation 1407 'sext' 'sext_ln156_5' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1408 [1/1] (0.00ns)   --->   "%img_addr_38 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_5" [conv.cpp:156]   --->   Operation 1408 'getelementptr' 'img_addr_38' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1409 [2/2] (3.25ns)   --->   "%img_load_32 = load i32* %img_addr_38, align 4" [conv.cpp:156]   --->   Operation 1409 'load' 'img_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 120 <SV = 34> <Delay = 5.90>
ST_120 : Operation 1410 [1/2] (3.25ns)   --->   "%img_load_32 = load i32* %img_addr_38, align 4" [conv.cpp:156]   --->   Operation 1410 'load' 'img_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_120 : Operation 1411 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_32)" [conv.cpp:157]   --->   Operation 1411 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 35> <Delay = 5.28>
ST_121 : Operation 1412 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_32)" [conv.cpp:157]   --->   Operation 1412 'call' <Predicate = (icmp_ln153_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 1413 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end5" [conv.cpp:158]   --->   Operation 1413 'br' <Predicate = (icmp_ln153_5)> <Delay = 1.66>
ST_121 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln171_17 = zext i3 %j5_0_5 to i7" [conv.cpp:171]   --->   Operation 1414 'zext' 'zext_ln171_17' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1415 [1/1] (2.03ns)   --->   "%add_ln171_20 = add i7 %sub_ln171_5, %zext_ln171_17" [conv.cpp:171]   --->   Operation 1415 'add' 'add_ln171_20' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln171_5 = sext i7 %add_ln171_20 to i64" [conv.cpp:171]   --->   Operation 1416 'sext' 'sext_ln171_5' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1417 [1/1] (0.00ns)   --->   "%conv_output_addr_6 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_5" [conv.cpp:171]   --->   Operation 1417 'getelementptr' 'conv_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1418 [2/2] (3.25ns)   --->   "%conv_output_load_5 = load i32* %conv_output_addr_6, align 4" [conv.cpp:171]   --->   Operation 1418 'load' 'conv_output_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 122 <SV = 36> <Delay = 5.95>
ST_122 : Operation 1419 [1/1] (0.00ns)   --->   "%out_5_5 = phi i32 [ %out_5, %83 ], [ %out_3_5, %single_conv_test_label18_end5.loopexit ]" [conv.cpp:155]   --->   Operation 1419 'phi' 'out_5_5' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1420 [1/2] (3.25ns)   --->   "%conv_output_load_5 = load i32* %conv_output_addr_6, align 4" [conv.cpp:171]   --->   Operation 1420 'load' 'conv_output_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_122 : Operation 1421 [1/1] (2.70ns)   --->   "%add_ln171_5 = add nsw i32 %out_5_5, %conv_output_load_5" [conv.cpp:171]   --->   Operation 1421 'add' 'add_ln171_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1422 [1/1] (1.66ns)   --->   "store i32 %out_5_5, i32* %out_1_5" [conv.cpp:150]   --->   Operation 1422 'store' <Predicate = true> <Delay = 1.66>

State 123 <SV = 37> <Delay = 3.25>
ST_123 : Operation 1423 [1/1] (3.25ns)   --->   "store i32 %add_ln171_5, i32* %conv_output_addr_6, align 4" [conv.cpp:171]   --->   Operation 1423 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_123 : Operation 1424 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_24) nounwind" [conv.cpp:197]   --->   Operation 1424 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1425 [1/1] (0.00ns)   --->   "br label %82" [conv.cpp:150]   --->   Operation 1425 'br' <Predicate = true> <Delay = 0.00>

State 124 <SV = 32> <Delay = 3.25>
ST_124 : Operation 1426 [1/1] (0.00ns)   --->   "%img_i_0_6 = phi i7 [ 0, %single_conv_test_label115 ], [ %add_ln117_6, %95 ]" [conv.cpp:117]   --->   Operation 1426 'phi' 'img_i_0_6' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1427 [1/1] (1.46ns)   --->   "%icmp_ln117_6 = icmp eq i7 %img_i_0_6, -64" [conv.cpp:117]   --->   Operation 1427 'icmp' 'icmp_ln117_6' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1428 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1428 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1429 [1/1] (2.03ns)   --->   "%add_ln117_6 = add i7 %img_i_0_6, 1" [conv.cpp:117]   --->   Operation 1429 'add' 'add_ln117_6' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1430 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_6, label %.preheader3.6.preheader, label %95" [conv.cpp:117]   --->   Operation 1430 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1431 [1/1] (0.00ns)   --->   "%or_ln118_2 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %img_i_0_6)" [conv.cpp:118]   --->   Operation 1431 'bitconcatenate' 'or_ln118_2' <Predicate = (!icmp_ln117_6)> <Delay = 0.00>
ST_124 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i8 %or_ln118_2 to i9" [conv.cpp:118]   --->   Operation 1432 'sext' 'sext_ln118_1' <Predicate = (!icmp_ln117_6)> <Delay = 0.00>
ST_124 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln118_11 = zext i9 %sext_ln118_1 to i64" [conv.cpp:118]   --->   Operation 1433 'zext' 'zext_ln118_11' <Predicate = (!icmp_ln117_6)> <Delay = 0.00>
ST_124 : Operation 1434 [1/1] (0.00ns)   --->   "%imgtotal_addr_6 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_11" [conv.cpp:118]   --->   Operation 1434 'getelementptr' 'imgtotal_addr_6' <Predicate = (!icmp_ln117_6)> <Delay = 0.00>
ST_124 : Operation 1435 [2/2] (3.25ns)   --->   "%imgtotal_load_6 = load i32* %imgtotal_addr_6, align 4" [conv.cpp:118]   --->   Operation 1435 'load' 'imgtotal_load_6' <Predicate = (!icmp_ln117_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_124 : Operation 1436 [1/1] (1.66ns)   --->   "br label %.preheader3.6" [conv.cpp:120]   --->   Operation 1436 'br' <Predicate = (icmp_ln117_6)> <Delay = 1.66>

State 125 <SV = 33> <Delay = 6.51>
ST_125 : Operation 1437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 1437 'specloopname' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1438 [1/2] (3.25ns)   --->   "%imgtotal_load_6 = load i32* %imgtotal_addr_6, align 4" [conv.cpp:118]   --->   Operation 1438 'load' 'imgtotal_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_125 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln118_12 = zext i7 %img_i_0_6 to i64" [conv.cpp:118]   --->   Operation 1439 'zext' 'zext_ln118_12' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1440 [1/1] (0.00ns)   --->   "%img_addr_6 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_12" [conv.cpp:118]   --->   Operation 1440 'getelementptr' 'img_addr_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1441 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_6, i32* %img_addr_6, align 4" [conv.cpp:118]   --->   Operation 1441 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_125 : Operation 1442 [1/1] (0.00ns)   --->   "br label %94" [conv.cpp:117]   --->   Operation 1442 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 33> <Delay = 3.25>
ST_126 : Operation 1443 [1/1] (0.00ns)   --->   "%ker_i_0_6 = phi i4 [ %add_ln120_6, %93 ], [ 0, %.preheader3.6.preheader ]" [conv.cpp:120]   --->   Operation 1443 'phi' 'ker_i_0_6' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1444 [1/1] (1.44ns)   --->   "%icmp_ln120_6 = icmp eq i4 %ker_i_0_6, -7" [conv.cpp:120]   --->   Operation 1444 'icmp' 'icmp_ln120_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1445 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1445 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1446 [1/1] (1.77ns)   --->   "%add_ln120_6 = add i4 %ker_i_0_6, 1" [conv.cpp:120]   --->   Operation 1446 'add' 'add_ln120_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1447 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_6, label %.preheader2.6.preheader, label %93" [conv.cpp:120]   --->   Operation 1447 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln121_6 = zext i4 %ker_i_0_6 to i64" [conv.cpp:121]   --->   Operation 1448 'zext' 'zext_ln121_6' <Predicate = (!icmp_ln120_6)> <Delay = 0.00>
ST_126 : Operation 1449 [1/1] (0.00ns)   --->   "%weitotal_addr_6 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_6" [conv.cpp:121]   --->   Operation 1449 'getelementptr' 'weitotal_addr_6' <Predicate = (!icmp_ln120_6)> <Delay = 0.00>
ST_126 : Operation 1450 [2/2] (3.25ns)   --->   "%weitotal_load_6 = load i32* %weitotal_addr_6, align 4" [conv.cpp:121]   --->   Operation 1450 'load' 'weitotal_load_6' <Predicate = (!icmp_ln120_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_126 : Operation 1451 [1/1] (1.66ns)   --->   "br label %.preheader2.6" [conv.cpp:125]   --->   Operation 1451 'br' <Predicate = (icmp_ln120_6)> <Delay = 1.66>

State 127 <SV = 34> <Delay = 5.40>
ST_127 : Operation 1452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 1452 'specloopname' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1453 [1/2] (3.25ns)   --->   "%weitotal_load_6 = load i32* %weitotal_addr_6, align 4" [conv.cpp:121]   --->   Operation 1453 'load' 'weitotal_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_127 : Operation 1454 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_6" [conv.cpp:121]   --->   Operation 1454 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1455 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_6, i32* %kernel_addr_6, align 4" [conv.cpp:121]   --->   Operation 1455 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_127 : Operation 1456 [1/1] (0.00ns)   --->   "br label %.preheader3.6" [conv.cpp:120]   --->   Operation 1456 'br' <Predicate = true> <Delay = 0.00>

State 128 <SV = 34> <Delay = 1.86>
ST_128 : Operation 1457 [1/1] (0.00ns)   --->   "%i1_0_6 = phi i2 [ %add_ln125_6, %single_conv_test_label14_end6 ], [ 0, %.preheader2.6.preheader ]" [conv.cpp:125]   --->   Operation 1457 'phi' 'i1_0_6' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1458 [1/1] (0.00ns)   --->   "%count_0_6 = phi i5 [ %add_ln127_6, %single_conv_test_label14_end6 ], [ 0, %.preheader2.6.preheader ]" [conv.cpp:127]   --->   Operation 1458 'phi' 'count_0_6' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1459 [1/1] (0.93ns)   --->   "%icmp_ln125_6 = icmp eq i2 %i1_0_6, -2" [conv.cpp:125]   --->   Operation 1459 'icmp' 'icmp_ln125_6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1460 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1460 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1461 [1/1] (1.58ns)   --->   "%add_ln125_6 = add i2 %i1_0_6, 1" [conv.cpp:125]   --->   Operation 1461 'add' 'add_ln125_6' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_6, label %.preheader1.6.preheader, label %single_conv_test_label14_begin6" [conv.cpp:125]   --->   Operation 1462 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1463 'specloopname' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1464 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1465 [1/1] (1.86ns)   --->   "%add_ln127_6 = add i5 %count_0_6, 8" [conv.cpp:127]   --->   Operation 1465 'add' 'add_ln127_6' <Predicate = (!icmp_ln125_6)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln132_24 = zext i2 %i1_0_6 to i5" [conv.cpp:132]   --->   Operation 1466 'zext' 'zext_ln132_24' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_90 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_6, i2 0)" [conv.cpp:132]   --->   Operation 1467 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln132_25 = zext i4 %tmp_90 to i5" [conv.cpp:132]   --->   Operation 1468 'zext' 'zext_ln132_25' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1469 [1/1] (1.77ns)   --->   "%sub_ln132_6 = sub i5 %zext_ln132_25, %zext_ln132_24" [conv.cpp:132]   --->   Operation 1469 'sub' 'sub_ln132_6' <Predicate = (!icmp_ln125_6)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_91 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_6, i3 0)" [conv.cpp:133]   --->   Operation 1470 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i5 %tmp_91 to i6" [conv.cpp:127]   --->   Operation 1471 'zext' 'zext_ln127_6' <Predicate = (!icmp_ln125_6)> <Delay = 0.00>
ST_128 : Operation 1472 [1/1] (1.66ns)   --->   "br label %89" [conv.cpp:127]   --->   Operation 1472 'br' <Predicate = (!icmp_ln125_6)> <Delay = 1.66>
ST_128 : Operation 1473 [1/1] (1.66ns)   --->   "br label %.preheader1.6" [conv.cpp:143]   --->   Operation 1473 'br' <Predicate = (icmp_ln125_6)> <Delay = 1.66>

State 129 <SV = 35> <Delay = 3.25>
ST_129 : Operation 1474 [1/1] (0.00ns)   --->   "%j2_0_6 = phi i4 [ 0, %single_conv_test_label14_begin6 ], [ %add_ln127_22, %90 ]" [conv.cpp:127]   --->   Operation 1474 'phi' 'j2_0_6' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1475 [1/1] (0.00ns)   --->   "%count_1_6 = phi i5 [ %count_0_6, %single_conv_test_label14_begin6 ], [ %add_ln129_6, %90 ]" [conv.cpp:127]   --->   Operation 1475 'phi' 'count_1_6' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1476 [1/1] (1.44ns)   --->   "%icmp_ln127_6 = icmp eq i4 %j2_0_6, -8" [conv.cpp:127]   --->   Operation 1476 'icmp' 'icmp_ln127_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1477 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1477 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1478 [1/1] (1.77ns)   --->   "%add_ln127_22 = add i4 %j2_0_6, 1" [conv.cpp:127]   --->   Operation 1478 'add' 'add_ln127_22' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1479 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_6, label %single_conv_test_label14_end6, label %92" [conv.cpp:127]   --->   Operation 1479 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1480 [1/1] (1.86ns)   --->   "%add_ln129_6 = add i5 %count_1_6, 1" [conv.cpp:129]   --->   Operation 1480 'add' 'add_ln129_6' <Predicate = (!icmp_ln127_6)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln129_6 = zext i5 %count_1_6 to i64" [conv.cpp:129]   --->   Operation 1481 'zext' 'zext_ln129_6' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1482 [1/1] (0.00ns)   --->   "%img_addr_40 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_6" [conv.cpp:129]   --->   Operation 1482 'getelementptr' 'img_addr_40' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1483 [2/2] (3.25ns)   --->   "%img_load_33 = load i32* %img_addr_40, align 4" [conv.cpp:129]   --->   Operation 1483 'load' 'img_load_33' <Predicate = (!icmp_ln127_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_129 : Operation 1484 [1/1] (1.44ns)   --->   "%icmp_ln130_6 = icmp ult i4 %j2_0_6, 3" [conv.cpp:130]   --->   Operation 1484 'icmp' 'icmp_ln130_6' <Predicate = (!icmp_ln127_6)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln132_26 = zext i4 %j2_0_6 to i6" [conv.cpp:132]   --->   Operation 1485 'zext' 'zext_ln132_26' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln132_27 = zext i4 %j2_0_6 to i5" [conv.cpp:132]   --->   Operation 1486 'zext' 'zext_ln132_27' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1487 [1/1] (1.86ns)   --->   "%add_ln132_6 = add i5 %sub_ln132_6, %zext_ln132_27" [conv.cpp:132]   --->   Operation 1487 'add' 'add_ln132_6' <Predicate = (!icmp_ln127_6)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln132_6 = sext i5 %add_ln132_6 to i64" [conv.cpp:132]   --->   Operation 1488 'sext' 'sext_ln132_6' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1489 [1/1] (0.00ns)   --->   "%cal_conv_addr_22 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_6" [conv.cpp:132]   --->   Operation 1489 'getelementptr' 'cal_conv_addr_22' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1490 [1/1] (1.86ns)   --->   "%add_ln133_6 = add i6 %zext_ln127_6, %zext_ln132_26" [conv.cpp:133]   --->   Operation 1490 'add' 'add_ln133_6' <Predicate = (!icmp_ln127_6)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i6 %add_ln133_6 to i64" [conv.cpp:133]   --->   Operation 1491 'zext' 'zext_ln133_6' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1492 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_6 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_6" [conv.cpp:133]   --->   Operation 1492 'getelementptr' 'conv_line_buffer_add_6' <Predicate = (!icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1493 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_25) nounwind" [conv.cpp:140]   --->   Operation 1493 'specregionend' 'empty_83' <Predicate = (icmp_ln127_6)> <Delay = 0.00>
ST_129 : Operation 1494 [1/1] (0.00ns)   --->   "br label %.preheader2.6" [conv.cpp:125]   --->   Operation 1494 'br' <Predicate = (icmp_ln127_6)> <Delay = 0.00>

State 130 <SV = 36> <Delay = 5.40>
ST_130 : Operation 1495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 1495 'specloopname' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1496 [1/2] (3.25ns)   --->   "%img_load_33 = load i32* %img_addr_40, align 4" [conv.cpp:129]   --->   Operation 1496 'load' 'img_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_130 : Operation 1497 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_6, label %91, label %90" [conv.cpp:130]   --->   Operation 1497 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1498 [1/1] (2.15ns)   --->   "store i32 %img_load_33, i32* %cal_conv_addr_22, align 4" [conv.cpp:132]   --->   Operation 1498 'store' <Predicate = (icmp_ln130_6)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_130 : Operation 1499 [1/1] (0.00ns)   --->   "br label %90" [conv.cpp:134]   --->   Operation 1499 'br' <Predicate = (icmp_ln130_6)> <Delay = 0.00>
ST_130 : Operation 1500 [1/1] (2.15ns)   --->   "store i32 %img_load_33, i32* %conv_line_buffer_add_6, align 4" [conv.cpp:133]   --->   Operation 1500 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_130 : Operation 1501 [1/1] (0.00ns)   --->   "br label %89" [conv.cpp:127]   --->   Operation 1501 'br' <Predicate = true> <Delay = 0.00>

State 131 <SV = 35> <Delay = 3.25>
ST_131 : Operation 1502 [1/1] (0.00ns)   --->   "%i3_0_6 = phi i2 [ %add_ln143_6, %88 ], [ 0, %.preheader1.6.preheader ]" [conv.cpp:143]   --->   Operation 1502 'phi' 'i3_0_6' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1503 [1/1] (0.00ns)   --->   "%count_2_6 = phi i5 [ %add_ln144_6, %88 ], [ -16, %.preheader1.6.preheader ]" [conv.cpp:144]   --->   Operation 1503 'phi' 'count_2_6' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1504 [1/1] (0.93ns)   --->   "%icmp_ln143_6 = icmp eq i2 %i3_0_6, -1" [conv.cpp:143]   --->   Operation 1504 'icmp' 'icmp_ln143_6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1505 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1505 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1506 [1/1] (1.58ns)   --->   "%add_ln143_6 = add i2 %i3_0_6, 1" [conv.cpp:143]   --->   Operation 1506 'add' 'add_ln143_6' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1507 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_6, label %.preheader.6.preheader, label %88" [conv.cpp:143]   --->   Operation 1507 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1508 [1/1] (1.86ns)   --->   "%add_ln144_6 = add i5 %count_2_6, 1" [conv.cpp:144]   --->   Operation 1508 'add' 'add_ln144_6' <Predicate = (!icmp_ln143_6)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln144_12 = zext i5 %count_2_6 to i64" [conv.cpp:144]   --->   Operation 1509 'zext' 'zext_ln144_12' <Predicate = (!icmp_ln143_6)> <Delay = 0.00>
ST_131 : Operation 1510 [1/1] (0.00ns)   --->   "%img_addr_39 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_12" [conv.cpp:144]   --->   Operation 1510 'getelementptr' 'img_addr_39' <Predicate = (!icmp_ln143_6)> <Delay = 0.00>
ST_131 : Operation 1511 [2/2] (3.25ns)   --->   "%img_load_6 = load i32* %img_addr_39, align 4" [conv.cpp:144]   --->   Operation 1511 'load' 'img_load_6' <Predicate = (!icmp_ln143_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_131 : Operation 1512 [1/1] (0.00ns)   --->   "%out_1_6 = alloca i32"   --->   Operation 1512 'alloca' 'out_1_6' <Predicate = (icmp_ln143_6)> <Delay = 0.00>
ST_131 : Operation 1513 [1/1] (0.00ns)   --->   "%count_3_6 = alloca i32"   --->   Operation 1513 'alloca' 'count_3_6' <Predicate = (icmp_ln143_6)> <Delay = 0.00>
ST_131 : Operation 1514 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_6" [conv.cpp:148]   --->   Operation 1514 'store' <Predicate = (icmp_ln143_6)> <Delay = 1.70>
ST_131 : Operation 1515 [1/1] (1.66ns)   --->   "store i32 %out_1_5_load, i32* %out_1_6" [conv.cpp:148]   --->   Operation 1515 'store' <Predicate = (icmp_ln143_6)> <Delay = 1.66>
ST_131 : Operation 1516 [1/1] (1.66ns)   --->   "br label %.preheader.6" [conv.cpp:148]   --->   Operation 1516 'br' <Predicate = (icmp_ln143_6)> <Delay = 1.66>

State 132 <SV = 36> <Delay = 5.40>
ST_132 : Operation 1517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 1517 'specloopname' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1518 [1/2] (3.25ns)   --->   "%img_load_6 = load i32* %img_addr_39, align 4" [conv.cpp:144]   --->   Operation 1518 'load' 'img_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_132 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln144_25 = zext i2 %i3_0_6 to i4" [conv.cpp:144]   --->   Operation 1519 'zext' 'zext_ln144_25' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1520 [1/1] (1.77ns)   --->   "%add_ln144_22 = add i4 %zext_ln144_25, 6" [conv.cpp:144]   --->   Operation 1520 'add' 'add_ln144_22' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln144_27 = zext i4 %add_ln144_22 to i64" [conv.cpp:144]   --->   Operation 1521 'zext' 'zext_ln144_27' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1522 [1/1] (0.00ns)   --->   "%cal_conv_addr_6 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_27" [conv.cpp:144]   --->   Operation 1522 'getelementptr' 'cal_conv_addr_6' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1523 [1/1] (2.15ns)   --->   "store i32 %img_load_6, i32* %cal_conv_addr_6, align 4" [conv.cpp:144]   --->   Operation 1523 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_132 : Operation 1524 [1/1] (0.00ns)   --->   "br label %.preheader1.6" [conv.cpp:143]   --->   Operation 1524 'br' <Predicate = true> <Delay = 0.00>

State 133 <SV = 36> <Delay = 1.94>
ST_133 : Operation 1525 [1/1] (0.00ns)   --->   "%i4_0_6 = phi i3 [ %add_ln148_6, %single_conv_test_label17_end6 ], [ 0, %.preheader.6.preheader ]" [conv.cpp:148]   --->   Operation 1525 'phi' 'i4_0_6' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1526 [1/1] (0.00ns)   --->   "%out_1_6_load = load i32* %out_1_6"   --->   Operation 1526 'load' 'out_1_6_load' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1527 [1/1] (1.18ns)   --->   "%icmp_ln148_6 = icmp eq i3 %i4_0_6, -2" [conv.cpp:148]   --->   Operation 1527 'icmp' 'icmp_ln148_6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1528 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1528 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1529 [1/1] (1.68ns)   --->   "%add_ln148_6 = add i3 %i4_0_6, 1" [conv.cpp:148]   --->   Operation 1529 'add' 'add_ln148_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1530 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_6, label %single_conv_test_label116, label %single_conv_test_label17_begin6" [conv.cpp:148]   --->   Operation 1530 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1531 'specloopname' <Predicate = (!icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1532 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_92 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_6, i3 0)" [conv.cpp:171]   --->   Operation 1533 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln171_18 = zext i6 %tmp_92 to i7" [conv.cpp:171]   --->   Operation 1534 'zext' 'zext_ln171_18' <Predicate = (!icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_93 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_6, i1 false)" [conv.cpp:171]   --->   Operation 1535 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln171_19 = zext i4 %tmp_93 to i7" [conv.cpp:171]   --->   Operation 1536 'zext' 'zext_ln171_19' <Predicate = (!icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1537 [1/1] (1.94ns)   --->   "%sub_ln171_6 = sub i7 %zext_ln171_18, %zext_ln171_19" [conv.cpp:171]   --->   Operation 1537 'sub' 'sub_ln171_6' <Predicate = (!icmp_ln148_6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1538 [1/1] (1.66ns)   --->   "br label %96" [conv.cpp:150]   --->   Operation 1538 'br' <Predicate = (!icmp_ln148_6)> <Delay = 1.66>
ST_133 : Operation 1539 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_22) nounwind" [conv.cpp:200]   --->   Operation 1539 'specregionend' 'empty_79' <Predicate = (icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 1540 'specregionbegin' 'tmp_26' <Predicate = (icmp_ln148_6)> <Delay = 0.00>
ST_133 : Operation 1541 [1/1] (1.66ns)   --->   "br label %108" [conv.cpp:117]   --->   Operation 1541 'br' <Predicate = (icmp_ln148_6)> <Delay = 1.66>

State 134 <SV = 37> <Delay = 4.41>
ST_134 : Operation 1542 [1/1] (0.00ns)   --->   "%j5_0_6 = phi i3 [ 0, %single_conv_test_label17_begin6 ], [ %add_ln150_6, %single_conv_test_label18_end6 ]" [conv.cpp:150]   --->   Operation 1542 'phi' 'j5_0_6' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1543 [1/1] (0.00ns)   --->   "%out_1_6_load_1 = load i32* %out_1_6"   --->   Operation 1543 'load' 'out_1_6_load_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1544 [1/1] (0.00ns)   --->   "%count_3_6_load = load i32* %count_3_6" [conv.cpp:156]   --->   Operation 1544 'load' 'count_3_6_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1545 [1/1] (1.18ns)   --->   "%icmp_ln150_6 = icmp eq i3 %j5_0_6, -2" [conv.cpp:150]   --->   Operation 1545 'icmp' 'icmp_ln150_6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1546 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1546 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1547 [1/1] (1.68ns)   --->   "%add_ln150_6 = add i3 %j5_0_6, 1" [conv.cpp:150]   --->   Operation 1547 'add' 'add_ln150_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1548 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_6, label %single_conv_test_label17_end6, label %single_conv_test_label18_begin6" [conv.cpp:150]   --->   Operation 1548 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1549 'specloopname' <Predicate = (!icmp_ln150_6)> <Delay = 0.00>
ST_134 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1550 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln150_6)> <Delay = 0.00>
ST_134 : Operation 1551 [1/1] (1.18ns)   --->   "%icmp_ln153_6 = icmp ult i3 %j5_0_6, -3" [conv.cpp:153]   --->   Operation 1551 'icmp' 'icmp_ln153_6' <Predicate = (!icmp_ln150_6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1552 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_6, label %97, label %99" [conv.cpp:153]   --->   Operation 1552 'br' <Predicate = (!icmp_ln150_6)> <Delay = 0.00>
ST_134 : Operation 1553 [1/1] (2.70ns)   --->   "%add_ln129_22 = add i32 %count_3_6_load, 3" [conv.cpp:129]   --->   Operation 1553 'add' 'add_ln129_22' <Predicate = (!icmp_ln150_6 & !icmp_ln153_6)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1554 [1/1] (1.66ns)   --->   "br label %98" [conv.cpp:161]   --->   Operation 1554 'br' <Predicate = (!icmp_ln150_6 & !icmp_ln153_6)> <Delay = 1.66>
ST_134 : Operation 1555 [2/2] (2.64ns)   --->   "%out_16 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1555 'call' 'out_16' <Predicate = (!icmp_ln150_6 & icmp_ln153_6)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1556 [1/1] (2.70ns)   --->   "%add_ln156_6 = add nsw i32 %count_3_6_load, 1" [conv.cpp:156]   --->   Operation 1556 'add' 'add_ln156_6' <Predicate = (!icmp_ln150_6 & icmp_ln153_6)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1557 [1/1] (1.70ns)   --->   "store i32 %add_ln156_6, i32* %count_3_6" [conv.cpp:158]   --->   Operation 1557 'store' <Predicate = (!icmp_ln150_6 & icmp_ln153_6)> <Delay = 1.70>
ST_134 : Operation 1558 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_27) nounwind" [conv.cpp:198]   --->   Operation 1558 'specregionend' 'empty_87' <Predicate = (icmp_ln150_6)> <Delay = 0.00>
ST_134 : Operation 1559 [1/1] (0.00ns)   --->   "br label %.preheader.6" [conv.cpp:148]   --->   Operation 1559 'br' <Predicate = (icmp_ln150_6)> <Delay = 0.00>

State 135 <SV = 38> <Delay = 2.64>
ST_135 : Operation 1560 [1/1] (0.00ns)   --->   "%count_5_6 = phi i32 [ %count_3_6_load, %99 ], [ %add_ln166_6, %._crit_edge.6 ]" [conv.cpp:156]   --->   Operation 1560 'phi' 'count_5_6' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1561 [1/1] (0.00ns)   --->   "%out_3_6 = phi i32 [ %out_1_6_load_1, %99 ], [ %out_4_6, %._crit_edge.6 ]" [conv.cpp:164]   --->   Operation 1561 'phi' 'out_3_6' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1562 [1/1] (0.00ns)   --->   "%i17_0_6 = phi i2 [ 0, %99 ], [ %add_ln161_6, %._crit_edge.6 ]" [conv.cpp:161]   --->   Operation 1562 'phi' 'i17_0_6' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1563 [1/1] (0.93ns)   --->   "%icmp_ln161_6 = icmp eq i2 %i17_0_6, -1" [conv.cpp:161]   --->   Operation 1563 'icmp' 'icmp_ln161_6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1564 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1564 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1565 [1/1] (1.58ns)   --->   "%add_ln161_6 = add i2 %i17_0_6, 1" [conv.cpp:161]   --->   Operation 1565 'add' 'add_ln161_6' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1566 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_6, label %single_conv_test_label18_end6.loopexit, label %100" [conv.cpp:161]   --->   Operation 1566 'br' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1567 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 1567 'specloopname' <Predicate = (!icmp_ln161_6)> <Delay = 0.00>
ST_135 : Operation 1568 [1/1] (0.93ns)   --->   "%icmp_ln163_6 = icmp eq i2 %i17_0_6, 0" [conv.cpp:163]   --->   Operation 1568 'icmp' 'icmp_ln163_6' <Predicate = (!icmp_ln161_6)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1569 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_6, label %101, label %._crit_edge.6" [conv.cpp:163]   --->   Operation 1569 'br' <Predicate = (!icmp_ln161_6)> <Delay = 1.66>
ST_135 : Operation 1570 [2/2] (2.64ns)   --->   "%out_6_6 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1570 'call' 'out_6_6' <Predicate = (!icmp_ln161_6 & icmp_ln163_6)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1571 [1/1] (1.70ns)   --->   "store i32 %add_ln129_22, i32* %count_3_6" [conv.cpp:129]   --->   Operation 1571 'store' <Predicate = (icmp_ln161_6)> <Delay = 1.70>
ST_135 : Operation 1572 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end6"   --->   Operation 1572 'br' <Predicate = (icmp_ln161_6)> <Delay = 1.66>

State 136 <SV = 39> <Delay = 3.25>
ST_136 : Operation 1573 [1/2] (0.00ns)   --->   "%out_6_6 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1573 'call' 'out_6_6' <Predicate = (icmp_ln163_6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 1574 [1/1] (1.66ns)   --->   "br label %._crit_edge.6" [conv.cpp:165]   --->   Operation 1574 'br' <Predicate = (icmp_ln163_6)> <Delay = 1.66>
ST_136 : Operation 1575 [1/1] (2.70ns)   --->   "%add_ln166_6 = add nsw i32 %count_5_6, 1" [conv.cpp:166]   --->   Operation 1575 'add' 'add_ln166_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln166_6 = sext i32 %count_5_6 to i64" [conv.cpp:166]   --->   Operation 1576 'sext' 'sext_ln166_6' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1577 [1/1] (0.00ns)   --->   "%img_addr_45 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_6" [conv.cpp:166]   --->   Operation 1577 'getelementptr' 'img_addr_45' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1578 [2/2] (3.25ns)   --->   "%img_load_37 = load i32* %img_addr_45, align 4" [conv.cpp:166]   --->   Operation 1578 'load' 'img_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 137 <SV = 40> <Delay = 5.90>
ST_137 : Operation 1579 [1/1] (0.00ns)   --->   "%out_4_6 = phi i32 [ %out_6_6, %101 ], [ %out_3_6, %100 ]" [conv.cpp:164]   --->   Operation 1579 'phi' 'out_4_6' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1580 [1/2] (3.25ns)   --->   "%img_load_37 = load i32* %img_addr_45, align 4" [conv.cpp:166]   --->   Operation 1580 'load' 'img_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_137 : Operation 1581 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_37)" [conv.cpp:167]   --->   Operation 1581 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 41> <Delay = 0.00>
ST_138 : Operation 1582 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_37)" [conv.cpp:167]   --->   Operation 1582 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 1583 [1/1] (0.00ns)   --->   "br label %98" [conv.cpp:161]   --->   Operation 1583 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 38> <Delay = 3.25>
ST_139 : Operation 1584 [1/2] (0.00ns)   --->   "%out_16 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1584 'call' 'out_16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 1585 [1/1] (0.00ns)   --->   "%sext_ln156_6 = sext i32 %count_3_6_load to i64" [conv.cpp:156]   --->   Operation 1585 'sext' 'sext_ln156_6' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1586 [1/1] (0.00ns)   --->   "%img_addr_42 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_6" [conv.cpp:156]   --->   Operation 1586 'getelementptr' 'img_addr_42' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1587 [2/2] (3.25ns)   --->   "%img_load_35 = load i32* %img_addr_42, align 4" [conv.cpp:156]   --->   Operation 1587 'load' 'img_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 140 <SV = 39> <Delay = 5.90>
ST_140 : Operation 1588 [1/2] (3.25ns)   --->   "%img_load_35 = load i32* %img_addr_42, align 4" [conv.cpp:156]   --->   Operation 1588 'load' 'img_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_140 : Operation 1589 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_35)" [conv.cpp:157]   --->   Operation 1589 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 40> <Delay = 5.28>
ST_141 : Operation 1590 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_35)" [conv.cpp:157]   --->   Operation 1590 'call' <Predicate = (icmp_ln153_6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 1591 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end6" [conv.cpp:158]   --->   Operation 1591 'br' <Predicate = (icmp_ln153_6)> <Delay = 1.66>
ST_141 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln171_20 = zext i3 %j5_0_6 to i7" [conv.cpp:171]   --->   Operation 1592 'zext' 'zext_ln171_20' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1593 [1/1] (2.03ns)   --->   "%add_ln171_21 = add i7 %sub_ln171_6, %zext_ln171_20" [conv.cpp:171]   --->   Operation 1593 'add' 'add_ln171_21' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln171_6 = sext i7 %add_ln171_21 to i64" [conv.cpp:171]   --->   Operation 1594 'sext' 'sext_ln171_6' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1595 [1/1] (0.00ns)   --->   "%conv_output_addr_7 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_6" [conv.cpp:171]   --->   Operation 1595 'getelementptr' 'conv_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1596 [2/2] (3.25ns)   --->   "%conv_output_load_6 = load i32* %conv_output_addr_7, align 4" [conv.cpp:171]   --->   Operation 1596 'load' 'conv_output_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 142 <SV = 41> <Delay = 5.95>
ST_142 : Operation 1597 [1/1] (0.00ns)   --->   "%out_5_6 = phi i32 [ %out_16, %97 ], [ %out_3_6, %single_conv_test_label18_end6.loopexit ]" [conv.cpp:155]   --->   Operation 1597 'phi' 'out_5_6' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1598 [1/2] (3.25ns)   --->   "%conv_output_load_6 = load i32* %conv_output_addr_7, align 4" [conv.cpp:171]   --->   Operation 1598 'load' 'conv_output_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_142 : Operation 1599 [1/1] (2.70ns)   --->   "%add_ln171_6 = add nsw i32 %out_5_6, %conv_output_load_6" [conv.cpp:171]   --->   Operation 1599 'add' 'add_ln171_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1600 [1/1] (1.66ns)   --->   "store i32 %out_5_6, i32* %out_1_6" [conv.cpp:150]   --->   Operation 1600 'store' <Predicate = true> <Delay = 1.66>

State 143 <SV = 42> <Delay = 3.25>
ST_143 : Operation 1601 [1/1] (3.25ns)   --->   "store i32 %add_ln171_6, i32* %conv_output_addr_7, align 4" [conv.cpp:171]   --->   Operation 1601 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_143 : Operation 1602 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_28) nounwind" [conv.cpp:197]   --->   Operation 1602 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1603 [1/1] (0.00ns)   --->   "br label %96" [conv.cpp:150]   --->   Operation 1603 'br' <Predicate = true> <Delay = 0.00>

State 144 <SV = 37> <Delay = 4.23>
ST_144 : Operation 1604 [1/1] (0.00ns)   --->   "%img_i_0_7 = phi i7 [ 0, %single_conv_test_label116 ], [ %add_ln117_7, %109 ]" [conv.cpp:117]   --->   Operation 1604 'phi' 'img_i_0_7' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1605 [1/1] (1.46ns)   --->   "%icmp_ln117_7 = icmp eq i7 %img_i_0_7, -64" [conv.cpp:117]   --->   Operation 1605 'icmp' 'icmp_ln117_7' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1606 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1606 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1607 [1/1] (2.03ns)   --->   "%add_ln117_7 = add i7 %img_i_0_7, 1" [conv.cpp:117]   --->   Operation 1607 'add' 'add_ln117_7' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1608 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_7, label %.preheader3.7.preheader, label %109" [conv.cpp:117]   --->   Operation 1608 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1609 [1/1] (0.97ns)   --->   "%xor_ln118_2 = xor i7 %img_i_0_7, -64" [conv.cpp:118]   --->   Operation 1609 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln117_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln118_2 = sext i7 %xor_ln118_2 to i9" [conv.cpp:118]   --->   Operation 1610 'sext' 'sext_ln118_2' <Predicate = (!icmp_ln117_7)> <Delay = 0.00>
ST_144 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln118_13 = zext i9 %sext_ln118_2 to i64" [conv.cpp:118]   --->   Operation 1611 'zext' 'zext_ln118_13' <Predicate = (!icmp_ln117_7)> <Delay = 0.00>
ST_144 : Operation 1612 [1/1] (0.00ns)   --->   "%imgtotal_addr_7 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_13" [conv.cpp:118]   --->   Operation 1612 'getelementptr' 'imgtotal_addr_7' <Predicate = (!icmp_ln117_7)> <Delay = 0.00>
ST_144 : Operation 1613 [2/2] (3.25ns)   --->   "%imgtotal_load_7 = load i32* %imgtotal_addr_7, align 4" [conv.cpp:118]   --->   Operation 1613 'load' 'imgtotal_load_7' <Predicate = (!icmp_ln117_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_144 : Operation 1614 [1/1] (1.66ns)   --->   "br label %.preheader3.7" [conv.cpp:120]   --->   Operation 1614 'br' <Predicate = (icmp_ln117_7)> <Delay = 1.66>

State 145 <SV = 38> <Delay = 6.51>
ST_145 : Operation 1615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 1615 'specloopname' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1616 [1/2] (3.25ns)   --->   "%imgtotal_load_7 = load i32* %imgtotal_addr_7, align 4" [conv.cpp:118]   --->   Operation 1616 'load' 'imgtotal_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_145 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln118_14 = zext i7 %img_i_0_7 to i64" [conv.cpp:118]   --->   Operation 1617 'zext' 'zext_ln118_14' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1618 [1/1] (0.00ns)   --->   "%img_addr_7 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_14" [conv.cpp:118]   --->   Operation 1618 'getelementptr' 'img_addr_7' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1619 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_7, i32* %img_addr_7, align 4" [conv.cpp:118]   --->   Operation 1619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_145 : Operation 1620 [1/1] (0.00ns)   --->   "br label %108" [conv.cpp:117]   --->   Operation 1620 'br' <Predicate = true> <Delay = 0.00>

State 146 <SV = 38> <Delay = 3.25>
ST_146 : Operation 1621 [1/1] (0.00ns)   --->   "%ker_i_0_7 = phi i4 [ %add_ln120_7, %107 ], [ 0, %.preheader3.7.preheader ]" [conv.cpp:120]   --->   Operation 1621 'phi' 'ker_i_0_7' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1622 [1/1] (1.44ns)   --->   "%icmp_ln120_7 = icmp eq i4 %ker_i_0_7, -7" [conv.cpp:120]   --->   Operation 1622 'icmp' 'icmp_ln120_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1623 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1623 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1624 [1/1] (1.77ns)   --->   "%add_ln120_7 = add i4 %ker_i_0_7, 1" [conv.cpp:120]   --->   Operation 1624 'add' 'add_ln120_7' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1625 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_7, label %.preheader2.7.preheader, label %107" [conv.cpp:120]   --->   Operation 1625 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln121_7 = zext i4 %ker_i_0_7 to i64" [conv.cpp:121]   --->   Operation 1626 'zext' 'zext_ln121_7' <Predicate = (!icmp_ln120_7)> <Delay = 0.00>
ST_146 : Operation 1627 [1/1] (0.00ns)   --->   "%weitotal_addr_7 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_7" [conv.cpp:121]   --->   Operation 1627 'getelementptr' 'weitotal_addr_7' <Predicate = (!icmp_ln120_7)> <Delay = 0.00>
ST_146 : Operation 1628 [2/2] (3.25ns)   --->   "%weitotal_load_7 = load i32* %weitotal_addr_7, align 4" [conv.cpp:121]   --->   Operation 1628 'load' 'weitotal_load_7' <Predicate = (!icmp_ln120_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_146 : Operation 1629 [1/1] (1.66ns)   --->   "br label %.preheader2.7" [conv.cpp:125]   --->   Operation 1629 'br' <Predicate = (icmp_ln120_7)> <Delay = 1.66>

State 147 <SV = 39> <Delay = 5.40>
ST_147 : Operation 1630 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 1630 'specloopname' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1631 [1/2] (3.25ns)   --->   "%weitotal_load_7 = load i32* %weitotal_addr_7, align 4" [conv.cpp:121]   --->   Operation 1631 'load' 'weitotal_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_147 : Operation 1632 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_7" [conv.cpp:121]   --->   Operation 1632 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1633 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_7, i32* %kernel_addr_7, align 4" [conv.cpp:121]   --->   Operation 1633 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_147 : Operation 1634 [1/1] (0.00ns)   --->   "br label %.preheader3.7" [conv.cpp:120]   --->   Operation 1634 'br' <Predicate = true> <Delay = 0.00>

State 148 <SV = 39> <Delay = 1.86>
ST_148 : Operation 1635 [1/1] (0.00ns)   --->   "%i1_0_7 = phi i2 [ %add_ln125_7, %single_conv_test_label14_end7 ], [ 0, %.preheader2.7.preheader ]" [conv.cpp:125]   --->   Operation 1635 'phi' 'i1_0_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1636 [1/1] (0.00ns)   --->   "%count_0_7 = phi i5 [ %add_ln127_7, %single_conv_test_label14_end7 ], [ 0, %.preheader2.7.preheader ]" [conv.cpp:127]   --->   Operation 1636 'phi' 'count_0_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1637 [1/1] (0.93ns)   --->   "%icmp_ln125_7 = icmp eq i2 %i1_0_7, -2" [conv.cpp:125]   --->   Operation 1637 'icmp' 'icmp_ln125_7' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1638 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1638 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1639 [1/1] (1.58ns)   --->   "%add_ln125_7 = add i2 %i1_0_7, 1" [conv.cpp:125]   --->   Operation 1639 'add' 'add_ln125_7' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1640 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_7, label %.preheader1.7.preheader, label %single_conv_test_label14_begin7" [conv.cpp:125]   --->   Operation 1640 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1641 'specloopname' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1642 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1643 [1/1] (1.86ns)   --->   "%add_ln127_7 = add i5 %count_0_7, 8" [conv.cpp:127]   --->   Operation 1643 'add' 'add_ln127_7' <Predicate = (!icmp_ln125_7)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln132_28 = zext i2 %i1_0_7 to i5" [conv.cpp:132]   --->   Operation 1644 'zext' 'zext_ln132_28' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_94 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_7, i2 0)" [conv.cpp:132]   --->   Operation 1645 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln132_29 = zext i4 %tmp_94 to i5" [conv.cpp:132]   --->   Operation 1646 'zext' 'zext_ln132_29' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1647 [1/1] (1.77ns)   --->   "%sub_ln132_7 = sub i5 %zext_ln132_29, %zext_ln132_28" [conv.cpp:132]   --->   Operation 1647 'sub' 'sub_ln132_7' <Predicate = (!icmp_ln125_7)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_95 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_7, i3 0)" [conv.cpp:133]   --->   Operation 1648 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i5 %tmp_95 to i6" [conv.cpp:127]   --->   Operation 1649 'zext' 'zext_ln127_7' <Predicate = (!icmp_ln125_7)> <Delay = 0.00>
ST_148 : Operation 1650 [1/1] (1.66ns)   --->   "br label %103" [conv.cpp:127]   --->   Operation 1650 'br' <Predicate = (!icmp_ln125_7)> <Delay = 1.66>
ST_148 : Operation 1651 [1/1] (1.66ns)   --->   "br label %.preheader1.7" [conv.cpp:143]   --->   Operation 1651 'br' <Predicate = (icmp_ln125_7)> <Delay = 1.66>

State 149 <SV = 40> <Delay = 3.25>
ST_149 : Operation 1652 [1/1] (0.00ns)   --->   "%j2_0_7 = phi i4 [ 0, %single_conv_test_label14_begin7 ], [ %add_ln127_23, %104 ]" [conv.cpp:127]   --->   Operation 1652 'phi' 'j2_0_7' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1653 [1/1] (0.00ns)   --->   "%count_1_7 = phi i5 [ %count_0_7, %single_conv_test_label14_begin7 ], [ %add_ln129_7, %104 ]" [conv.cpp:127]   --->   Operation 1653 'phi' 'count_1_7' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1654 [1/1] (1.44ns)   --->   "%icmp_ln127_7 = icmp eq i4 %j2_0_7, -8" [conv.cpp:127]   --->   Operation 1654 'icmp' 'icmp_ln127_7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1655 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1655 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1656 [1/1] (1.77ns)   --->   "%add_ln127_23 = add i4 %j2_0_7, 1" [conv.cpp:127]   --->   Operation 1656 'add' 'add_ln127_23' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1657 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_7, label %single_conv_test_label14_end7, label %106" [conv.cpp:127]   --->   Operation 1657 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1658 [1/1] (1.86ns)   --->   "%add_ln129_7 = add i5 %count_1_7, 1" [conv.cpp:129]   --->   Operation 1658 'add' 'add_ln129_7' <Predicate = (!icmp_ln127_7)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln129_7 = zext i5 %count_1_7 to i64" [conv.cpp:129]   --->   Operation 1659 'zext' 'zext_ln129_7' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1660 [1/1] (0.00ns)   --->   "%img_addr_44 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_7" [conv.cpp:129]   --->   Operation 1660 'getelementptr' 'img_addr_44' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1661 [2/2] (3.25ns)   --->   "%img_load_36 = load i32* %img_addr_44, align 4" [conv.cpp:129]   --->   Operation 1661 'load' 'img_load_36' <Predicate = (!icmp_ln127_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_149 : Operation 1662 [1/1] (1.44ns)   --->   "%icmp_ln130_7 = icmp ult i4 %j2_0_7, 3" [conv.cpp:130]   --->   Operation 1662 'icmp' 'icmp_ln130_7' <Predicate = (!icmp_ln127_7)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln132_30 = zext i4 %j2_0_7 to i6" [conv.cpp:132]   --->   Operation 1663 'zext' 'zext_ln132_30' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln132_31 = zext i4 %j2_0_7 to i5" [conv.cpp:132]   --->   Operation 1664 'zext' 'zext_ln132_31' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1665 [1/1] (1.86ns)   --->   "%add_ln132_7 = add i5 %sub_ln132_7, %zext_ln132_31" [conv.cpp:132]   --->   Operation 1665 'add' 'add_ln132_7' <Predicate = (!icmp_ln127_7)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln132_7 = sext i5 %add_ln132_7 to i64" [conv.cpp:132]   --->   Operation 1666 'sext' 'sext_ln132_7' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1667 [1/1] (0.00ns)   --->   "%cal_conv_addr_23 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_7" [conv.cpp:132]   --->   Operation 1667 'getelementptr' 'cal_conv_addr_23' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1668 [1/1] (1.86ns)   --->   "%add_ln133_7 = add i6 %zext_ln127_7, %zext_ln132_30" [conv.cpp:133]   --->   Operation 1668 'add' 'add_ln133_7' <Predicate = (!icmp_ln127_7)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln133_7 = zext i6 %add_ln133_7 to i64" [conv.cpp:133]   --->   Operation 1669 'zext' 'zext_ln133_7' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1670 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_7 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_7" [conv.cpp:133]   --->   Operation 1670 'getelementptr' 'conv_line_buffer_add_7' <Predicate = (!icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1671 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_29) nounwind" [conv.cpp:140]   --->   Operation 1671 'specregionend' 'empty_95' <Predicate = (icmp_ln127_7)> <Delay = 0.00>
ST_149 : Operation 1672 [1/1] (0.00ns)   --->   "br label %.preheader2.7" [conv.cpp:125]   --->   Operation 1672 'br' <Predicate = (icmp_ln127_7)> <Delay = 0.00>

State 150 <SV = 41> <Delay = 5.40>
ST_150 : Operation 1673 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 1673 'specloopname' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1674 [1/2] (3.25ns)   --->   "%img_load_36 = load i32* %img_addr_44, align 4" [conv.cpp:129]   --->   Operation 1674 'load' 'img_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_150 : Operation 1675 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_7, label %105, label %104" [conv.cpp:130]   --->   Operation 1675 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1676 [1/1] (2.15ns)   --->   "store i32 %img_load_36, i32* %cal_conv_addr_23, align 4" [conv.cpp:132]   --->   Operation 1676 'store' <Predicate = (icmp_ln130_7)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_150 : Operation 1677 [1/1] (0.00ns)   --->   "br label %104" [conv.cpp:134]   --->   Operation 1677 'br' <Predicate = (icmp_ln130_7)> <Delay = 0.00>
ST_150 : Operation 1678 [1/1] (2.15ns)   --->   "store i32 %img_load_36, i32* %conv_line_buffer_add_7, align 4" [conv.cpp:133]   --->   Operation 1678 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_150 : Operation 1679 [1/1] (0.00ns)   --->   "br label %103" [conv.cpp:127]   --->   Operation 1679 'br' <Predicate = true> <Delay = 0.00>

State 151 <SV = 40> <Delay = 3.25>
ST_151 : Operation 1680 [1/1] (0.00ns)   --->   "%i3_0_7 = phi i2 [ %add_ln143_7, %102 ], [ 0, %.preheader1.7.preheader ]" [conv.cpp:143]   --->   Operation 1680 'phi' 'i3_0_7' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1681 [1/1] (0.00ns)   --->   "%count_2_7 = phi i5 [ %add_ln144_7, %102 ], [ -16, %.preheader1.7.preheader ]" [conv.cpp:144]   --->   Operation 1681 'phi' 'count_2_7' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1682 [1/1] (0.93ns)   --->   "%icmp_ln143_7 = icmp eq i2 %i3_0_7, -1" [conv.cpp:143]   --->   Operation 1682 'icmp' 'icmp_ln143_7' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1683 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1683 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1684 [1/1] (1.58ns)   --->   "%add_ln143_7 = add i2 %i3_0_7, 1" [conv.cpp:143]   --->   Operation 1684 'add' 'add_ln143_7' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1685 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_7, label %.preheader.7.preheader, label %102" [conv.cpp:143]   --->   Operation 1685 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1686 [1/1] (1.86ns)   --->   "%add_ln144_7 = add i5 %count_2_7, 1" [conv.cpp:144]   --->   Operation 1686 'add' 'add_ln144_7' <Predicate = (!icmp_ln143_7)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln144_14 = zext i5 %count_2_7 to i64" [conv.cpp:144]   --->   Operation 1687 'zext' 'zext_ln144_14' <Predicate = (!icmp_ln143_7)> <Delay = 0.00>
ST_151 : Operation 1688 [1/1] (0.00ns)   --->   "%img_addr_43 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_14" [conv.cpp:144]   --->   Operation 1688 'getelementptr' 'img_addr_43' <Predicate = (!icmp_ln143_7)> <Delay = 0.00>
ST_151 : Operation 1689 [2/2] (3.25ns)   --->   "%img_load_7 = load i32* %img_addr_43, align 4" [conv.cpp:144]   --->   Operation 1689 'load' 'img_load_7' <Predicate = (!icmp_ln143_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_151 : Operation 1690 [1/1] (0.00ns)   --->   "%out_1_7 = alloca i32"   --->   Operation 1690 'alloca' 'out_1_7' <Predicate = (icmp_ln143_7)> <Delay = 0.00>
ST_151 : Operation 1691 [1/1] (0.00ns)   --->   "%count_3_7 = alloca i32"   --->   Operation 1691 'alloca' 'count_3_7' <Predicate = (icmp_ln143_7)> <Delay = 0.00>
ST_151 : Operation 1692 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_7" [conv.cpp:148]   --->   Operation 1692 'store' <Predicate = (icmp_ln143_7)> <Delay = 1.70>
ST_151 : Operation 1693 [1/1] (1.66ns)   --->   "store i32 %out_1_6_load, i32* %out_1_7" [conv.cpp:148]   --->   Operation 1693 'store' <Predicate = (icmp_ln143_7)> <Delay = 1.66>
ST_151 : Operation 1694 [1/1] (1.66ns)   --->   "br label %.preheader.7" [conv.cpp:148]   --->   Operation 1694 'br' <Predicate = (icmp_ln143_7)> <Delay = 1.66>

State 152 <SV = 41> <Delay = 5.40>
ST_152 : Operation 1695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 1695 'specloopname' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1696 [1/2] (3.25ns)   --->   "%img_load_7 = load i32* %img_addr_43, align 4" [conv.cpp:144]   --->   Operation 1696 'load' 'img_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_152 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln144_29 = zext i2 %i3_0_7 to i4" [conv.cpp:144]   --->   Operation 1697 'zext' 'zext_ln144_29' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1698 [1/1] (1.77ns)   --->   "%add_ln144_23 = add i4 %zext_ln144_29, 6" [conv.cpp:144]   --->   Operation 1698 'add' 'add_ln144_23' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln144_31 = zext i4 %add_ln144_23 to i64" [conv.cpp:144]   --->   Operation 1699 'zext' 'zext_ln144_31' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1700 [1/1] (0.00ns)   --->   "%cal_conv_addr_7 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_31" [conv.cpp:144]   --->   Operation 1700 'getelementptr' 'cal_conv_addr_7' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1701 [1/1] (2.15ns)   --->   "store i32 %img_load_7, i32* %cal_conv_addr_7, align 4" [conv.cpp:144]   --->   Operation 1701 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_152 : Operation 1702 [1/1] (0.00ns)   --->   "br label %.preheader1.7" [conv.cpp:143]   --->   Operation 1702 'br' <Predicate = true> <Delay = 0.00>

State 153 <SV = 41> <Delay = 1.94>
ST_153 : Operation 1703 [1/1] (0.00ns)   --->   "%i4_0_7 = phi i3 [ %add_ln148_7, %single_conv_test_label17_end7 ], [ 0, %.preheader.7.preheader ]" [conv.cpp:148]   --->   Operation 1703 'phi' 'i4_0_7' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1704 [1/1] (0.00ns)   --->   "%out_1_7_load = load i32* %out_1_7"   --->   Operation 1704 'load' 'out_1_7_load' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1705 [1/1] (1.18ns)   --->   "%icmp_ln148_7 = icmp eq i3 %i4_0_7, -2" [conv.cpp:148]   --->   Operation 1705 'icmp' 'icmp_ln148_7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1706 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1706 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1707 [1/1] (1.68ns)   --->   "%add_ln148_7 = add i3 %i4_0_7, 1" [conv.cpp:148]   --->   Operation 1707 'add' 'add_ln148_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1708 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_7, label %single_conv_test_label117, label %single_conv_test_label17_begin7" [conv.cpp:148]   --->   Operation 1708 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1709 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1709 'specloopname' <Predicate = (!icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1710 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_96 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_7, i3 0)" [conv.cpp:171]   --->   Operation 1711 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln171_21 = zext i6 %tmp_96 to i7" [conv.cpp:171]   --->   Operation 1712 'zext' 'zext_ln171_21' <Predicate = (!icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_97 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_7, i1 false)" [conv.cpp:171]   --->   Operation 1713 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln171_22 = zext i4 %tmp_97 to i7" [conv.cpp:171]   --->   Operation 1714 'zext' 'zext_ln171_22' <Predicate = (!icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1715 [1/1] (1.94ns)   --->   "%sub_ln171_7 = sub i7 %zext_ln171_21, %zext_ln171_22" [conv.cpp:171]   --->   Operation 1715 'sub' 'sub_ln171_7' <Predicate = (!icmp_ln148_7)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1716 [1/1] (1.66ns)   --->   "br label %110" [conv.cpp:150]   --->   Operation 1716 'br' <Predicate = (!icmp_ln148_7)> <Delay = 1.66>
ST_153 : Operation 1717 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_26) nounwind" [conv.cpp:200]   --->   Operation 1717 'specregionend' 'empty_91' <Predicate = (icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 1718 'specregionbegin' 'tmp_30' <Predicate = (icmp_ln148_7)> <Delay = 0.00>
ST_153 : Operation 1719 [1/1] (1.66ns)   --->   "br label %122" [conv.cpp:117]   --->   Operation 1719 'br' <Predicate = (icmp_ln148_7)> <Delay = 1.66>

State 154 <SV = 42> <Delay = 4.41>
ST_154 : Operation 1720 [1/1] (0.00ns)   --->   "%j5_0_7 = phi i3 [ 0, %single_conv_test_label17_begin7 ], [ %add_ln150_7, %single_conv_test_label18_end7 ]" [conv.cpp:150]   --->   Operation 1720 'phi' 'j5_0_7' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1721 [1/1] (0.00ns)   --->   "%out_1_7_load_1 = load i32* %out_1_7"   --->   Operation 1721 'load' 'out_1_7_load_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1722 [1/1] (0.00ns)   --->   "%count_3_7_load = load i32* %count_3_7" [conv.cpp:156]   --->   Operation 1722 'load' 'count_3_7_load' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1723 [1/1] (1.18ns)   --->   "%icmp_ln150_7 = icmp eq i3 %j5_0_7, -2" [conv.cpp:150]   --->   Operation 1723 'icmp' 'icmp_ln150_7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1724 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1724 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1725 [1/1] (1.68ns)   --->   "%add_ln150_7 = add i3 %j5_0_7, 1" [conv.cpp:150]   --->   Operation 1725 'add' 'add_ln150_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1726 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_7, label %single_conv_test_label17_end7, label %single_conv_test_label18_begin7" [conv.cpp:150]   --->   Operation 1726 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1727 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1727 'specloopname' <Predicate = (!icmp_ln150_7)> <Delay = 0.00>
ST_154 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1728 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln150_7)> <Delay = 0.00>
ST_154 : Operation 1729 [1/1] (1.18ns)   --->   "%icmp_ln153_7 = icmp ult i3 %j5_0_7, -3" [conv.cpp:153]   --->   Operation 1729 'icmp' 'icmp_ln153_7' <Predicate = (!icmp_ln150_7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1730 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_7, label %111, label %113" [conv.cpp:153]   --->   Operation 1730 'br' <Predicate = (!icmp_ln150_7)> <Delay = 0.00>
ST_154 : Operation 1731 [1/1] (2.70ns)   --->   "%add_ln129_23 = add i32 %count_3_7_load, 3" [conv.cpp:129]   --->   Operation 1731 'add' 'add_ln129_23' <Predicate = (!icmp_ln150_7 & !icmp_ln153_7)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1732 [1/1] (1.66ns)   --->   "br label %112" [conv.cpp:161]   --->   Operation 1732 'br' <Predicate = (!icmp_ln150_7 & !icmp_ln153_7)> <Delay = 1.66>
ST_154 : Operation 1733 [2/2] (2.64ns)   --->   "%out_7 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1733 'call' 'out_7' <Predicate = (!icmp_ln150_7 & icmp_ln153_7)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 1734 [1/1] (2.70ns)   --->   "%add_ln156_7 = add nsw i32 %count_3_7_load, 1" [conv.cpp:156]   --->   Operation 1734 'add' 'add_ln156_7' <Predicate = (!icmp_ln150_7 & icmp_ln153_7)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1735 [1/1] (1.70ns)   --->   "store i32 %add_ln156_7, i32* %count_3_7" [conv.cpp:158]   --->   Operation 1735 'store' <Predicate = (!icmp_ln150_7 & icmp_ln153_7)> <Delay = 1.70>
ST_154 : Operation 1736 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_31) nounwind" [conv.cpp:198]   --->   Operation 1736 'specregionend' 'empty_99' <Predicate = (icmp_ln150_7)> <Delay = 0.00>
ST_154 : Operation 1737 [1/1] (0.00ns)   --->   "br label %.preheader.7" [conv.cpp:148]   --->   Operation 1737 'br' <Predicate = (icmp_ln150_7)> <Delay = 0.00>

State 155 <SV = 43> <Delay = 2.64>
ST_155 : Operation 1738 [1/1] (0.00ns)   --->   "%count_5_7 = phi i32 [ %count_3_7_load, %113 ], [ %add_ln166_7, %._crit_edge.7 ]" [conv.cpp:156]   --->   Operation 1738 'phi' 'count_5_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1739 [1/1] (0.00ns)   --->   "%out_3_7 = phi i32 [ %out_1_7_load_1, %113 ], [ %out_4_7, %._crit_edge.7 ]" [conv.cpp:164]   --->   Operation 1739 'phi' 'out_3_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1740 [1/1] (0.00ns)   --->   "%i17_0_7 = phi i2 [ 0, %113 ], [ %add_ln161_7, %._crit_edge.7 ]" [conv.cpp:161]   --->   Operation 1740 'phi' 'i17_0_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1741 [1/1] (0.93ns)   --->   "%icmp_ln161_7 = icmp eq i2 %i17_0_7, -1" [conv.cpp:161]   --->   Operation 1741 'icmp' 'icmp_ln161_7' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1742 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1742 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1743 [1/1] (1.58ns)   --->   "%add_ln161_7 = add i2 %i17_0_7, 1" [conv.cpp:161]   --->   Operation 1743 'add' 'add_ln161_7' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1744 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_7, label %single_conv_test_label18_end7.loopexit, label %114" [conv.cpp:161]   --->   Operation 1744 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1745 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 1745 'specloopname' <Predicate = (!icmp_ln161_7)> <Delay = 0.00>
ST_155 : Operation 1746 [1/1] (0.93ns)   --->   "%icmp_ln163_7 = icmp eq i2 %i17_0_7, 0" [conv.cpp:163]   --->   Operation 1746 'icmp' 'icmp_ln163_7' <Predicate = (!icmp_ln161_7)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1747 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_7, label %115, label %._crit_edge.7" [conv.cpp:163]   --->   Operation 1747 'br' <Predicate = (!icmp_ln161_7)> <Delay = 1.66>
ST_155 : Operation 1748 [2/2] (2.64ns)   --->   "%out_6_7 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1748 'call' 'out_6_7' <Predicate = (!icmp_ln161_7 & icmp_ln163_7)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 1749 [1/1] (1.70ns)   --->   "store i32 %add_ln129_23, i32* %count_3_7" [conv.cpp:129]   --->   Operation 1749 'store' <Predicate = (icmp_ln161_7)> <Delay = 1.70>
ST_155 : Operation 1750 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end7"   --->   Operation 1750 'br' <Predicate = (icmp_ln161_7)> <Delay = 1.66>

State 156 <SV = 44> <Delay = 3.25>
ST_156 : Operation 1751 [1/2] (0.00ns)   --->   "%out_6_7 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1751 'call' 'out_6_7' <Predicate = (icmp_ln163_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 1752 [1/1] (1.66ns)   --->   "br label %._crit_edge.7" [conv.cpp:165]   --->   Operation 1752 'br' <Predicate = (icmp_ln163_7)> <Delay = 1.66>
ST_156 : Operation 1753 [1/1] (2.70ns)   --->   "%add_ln166_7 = add nsw i32 %count_5_7, 1" [conv.cpp:166]   --->   Operation 1753 'add' 'add_ln166_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln166_7 = sext i32 %count_5_7 to i64" [conv.cpp:166]   --->   Operation 1754 'sext' 'sext_ln166_7' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1755 [1/1] (0.00ns)   --->   "%img_addr_49 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_7" [conv.cpp:166]   --->   Operation 1755 'getelementptr' 'img_addr_49' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1756 [2/2] (3.25ns)   --->   "%img_load_40 = load i32* %img_addr_49, align 4" [conv.cpp:166]   --->   Operation 1756 'load' 'img_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 157 <SV = 45> <Delay = 5.90>
ST_157 : Operation 1757 [1/1] (0.00ns)   --->   "%out_4_7 = phi i32 [ %out_6_7, %115 ], [ %out_3_7, %114 ]" [conv.cpp:164]   --->   Operation 1757 'phi' 'out_4_7' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1758 [1/2] (3.25ns)   --->   "%img_load_40 = load i32* %img_addr_49, align 4" [conv.cpp:166]   --->   Operation 1758 'load' 'img_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_157 : Operation 1759 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_40)" [conv.cpp:167]   --->   Operation 1759 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 46> <Delay = 0.00>
ST_158 : Operation 1760 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_40)" [conv.cpp:167]   --->   Operation 1760 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 1761 [1/1] (0.00ns)   --->   "br label %112" [conv.cpp:161]   --->   Operation 1761 'br' <Predicate = true> <Delay = 0.00>

State 159 <SV = 43> <Delay = 3.25>
ST_159 : Operation 1762 [1/2] (0.00ns)   --->   "%out_7 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1762 'call' 'out_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_159 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln156_7 = sext i32 %count_3_7_load to i64" [conv.cpp:156]   --->   Operation 1763 'sext' 'sext_ln156_7' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1764 [1/1] (0.00ns)   --->   "%img_addr_46 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_7" [conv.cpp:156]   --->   Operation 1764 'getelementptr' 'img_addr_46' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1765 [2/2] (3.25ns)   --->   "%img_load_38 = load i32* %img_addr_46, align 4" [conv.cpp:156]   --->   Operation 1765 'load' 'img_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 160 <SV = 44> <Delay = 5.90>
ST_160 : Operation 1766 [1/2] (3.25ns)   --->   "%img_load_38 = load i32* %img_addr_46, align 4" [conv.cpp:156]   --->   Operation 1766 'load' 'img_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_160 : Operation 1767 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_38)" [conv.cpp:157]   --->   Operation 1767 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 45> <Delay = 5.28>
ST_161 : Operation 1768 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_38)" [conv.cpp:157]   --->   Operation 1768 'call' <Predicate = (icmp_ln153_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_161 : Operation 1769 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end7" [conv.cpp:158]   --->   Operation 1769 'br' <Predicate = (icmp_ln153_7)> <Delay = 1.66>
ST_161 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln171_23 = zext i3 %j5_0_7 to i7" [conv.cpp:171]   --->   Operation 1770 'zext' 'zext_ln171_23' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1771 [1/1] (2.03ns)   --->   "%add_ln171_22 = add i7 %sub_ln171_7, %zext_ln171_23" [conv.cpp:171]   --->   Operation 1771 'add' 'add_ln171_22' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln171_7 = sext i7 %add_ln171_22 to i64" [conv.cpp:171]   --->   Operation 1772 'sext' 'sext_ln171_7' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1773 [1/1] (0.00ns)   --->   "%conv_output_addr_8 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_7" [conv.cpp:171]   --->   Operation 1773 'getelementptr' 'conv_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1774 [2/2] (3.25ns)   --->   "%conv_output_load_7 = load i32* %conv_output_addr_8, align 4" [conv.cpp:171]   --->   Operation 1774 'load' 'conv_output_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 162 <SV = 46> <Delay = 5.95>
ST_162 : Operation 1775 [1/1] (0.00ns)   --->   "%out_5_7 = phi i32 [ %out_7, %111 ], [ %out_3_7, %single_conv_test_label18_end7.loopexit ]" [conv.cpp:155]   --->   Operation 1775 'phi' 'out_5_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1776 [1/2] (3.25ns)   --->   "%conv_output_load_7 = load i32* %conv_output_addr_8, align 4" [conv.cpp:171]   --->   Operation 1776 'load' 'conv_output_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_162 : Operation 1777 [1/1] (2.70ns)   --->   "%add_ln171_7 = add nsw i32 %out_5_7, %conv_output_load_7" [conv.cpp:171]   --->   Operation 1777 'add' 'add_ln171_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1778 [1/1] (1.66ns)   --->   "store i32 %out_5_7, i32* %out_1_7" [conv.cpp:150]   --->   Operation 1778 'store' <Predicate = true> <Delay = 1.66>

State 163 <SV = 47> <Delay = 3.25>
ST_163 : Operation 1779 [1/1] (3.25ns)   --->   "store i32 %add_ln171_7, i32* %conv_output_addr_8, align 4" [conv.cpp:171]   --->   Operation 1779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_163 : Operation 1780 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_32) nounwind" [conv.cpp:197]   --->   Operation 1780 'specregionend' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1781 [1/1] (0.00ns)   --->   "br label %110" [conv.cpp:150]   --->   Operation 1781 'br' <Predicate = true> <Delay = 0.00>

State 164 <SV = 42> <Delay = 3.25>
ST_164 : Operation 1782 [1/1] (0.00ns)   --->   "%img_i_0_8 = phi i7 [ 0, %single_conv_test_label117 ], [ %add_ln117_8, %123 ]" [conv.cpp:117]   --->   Operation 1782 'phi' 'img_i_0_8' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1783 [1/1] (1.46ns)   --->   "%icmp_ln117_8 = icmp eq i7 %img_i_0_8, -64" [conv.cpp:117]   --->   Operation 1783 'icmp' 'icmp_ln117_8' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1784 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1784 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1785 [1/1] (2.03ns)   --->   "%add_ln117_8 = add i7 %img_i_0_8, 1" [conv.cpp:117]   --->   Operation 1785 'add' 'add_ln117_8' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1786 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_8, label %.preheader3.8.preheader, label %123" [conv.cpp:117]   --->   Operation 1786 'br' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1787 [1/1] (0.00ns)   --->   "%or_ln118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %img_i_0_8)" [conv.cpp:118]   --->   Operation 1787 'bitconcatenate' 'or_ln118_3' <Predicate = (!icmp_ln117_8)> <Delay = 0.00>
ST_164 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln118_15 = zext i10 %or_ln118_3 to i64" [conv.cpp:118]   --->   Operation 1788 'zext' 'zext_ln118_15' <Predicate = (!icmp_ln117_8)> <Delay = 0.00>
ST_164 : Operation 1789 [1/1] (0.00ns)   --->   "%imgtotal_addr_8 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_15" [conv.cpp:118]   --->   Operation 1789 'getelementptr' 'imgtotal_addr_8' <Predicate = (!icmp_ln117_8)> <Delay = 0.00>
ST_164 : Operation 1790 [2/2] (3.25ns)   --->   "%imgtotal_load_8 = load i32* %imgtotal_addr_8, align 4" [conv.cpp:118]   --->   Operation 1790 'load' 'imgtotal_load_8' <Predicate = (!icmp_ln117_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_164 : Operation 1791 [1/1] (1.66ns)   --->   "br label %.preheader3.8" [conv.cpp:120]   --->   Operation 1791 'br' <Predicate = (icmp_ln117_8)> <Delay = 1.66>

State 165 <SV = 43> <Delay = 6.51>
ST_165 : Operation 1792 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 1792 'specloopname' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1793 [1/2] (3.25ns)   --->   "%imgtotal_load_8 = load i32* %imgtotal_addr_8, align 4" [conv.cpp:118]   --->   Operation 1793 'load' 'imgtotal_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_165 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln118_16 = zext i7 %img_i_0_8 to i64" [conv.cpp:118]   --->   Operation 1794 'zext' 'zext_ln118_16' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1795 [1/1] (0.00ns)   --->   "%img_addr_8 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_16" [conv.cpp:118]   --->   Operation 1795 'getelementptr' 'img_addr_8' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1796 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_8, i32* %img_addr_8, align 4" [conv.cpp:118]   --->   Operation 1796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_165 : Operation 1797 [1/1] (0.00ns)   --->   "br label %122" [conv.cpp:117]   --->   Operation 1797 'br' <Predicate = true> <Delay = 0.00>

State 166 <SV = 43> <Delay = 3.25>
ST_166 : Operation 1798 [1/1] (0.00ns)   --->   "%ker_i_0_8 = phi i4 [ %add_ln120_8, %121 ], [ 0, %.preheader3.8.preheader ]" [conv.cpp:120]   --->   Operation 1798 'phi' 'ker_i_0_8' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1799 [1/1] (1.44ns)   --->   "%icmp_ln120_8 = icmp eq i4 %ker_i_0_8, -7" [conv.cpp:120]   --->   Operation 1799 'icmp' 'icmp_ln120_8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1800 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1800 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1801 [1/1] (1.77ns)   --->   "%add_ln120_8 = add i4 %ker_i_0_8, 1" [conv.cpp:120]   --->   Operation 1801 'add' 'add_ln120_8' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1802 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_8, label %.preheader2.8.preheader, label %121" [conv.cpp:120]   --->   Operation 1802 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln121_8 = zext i4 %ker_i_0_8 to i64" [conv.cpp:121]   --->   Operation 1803 'zext' 'zext_ln121_8' <Predicate = (!icmp_ln120_8)> <Delay = 0.00>
ST_166 : Operation 1804 [1/1] (0.00ns)   --->   "%weitotal_addr_8 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_8" [conv.cpp:121]   --->   Operation 1804 'getelementptr' 'weitotal_addr_8' <Predicate = (!icmp_ln120_8)> <Delay = 0.00>
ST_166 : Operation 1805 [2/2] (3.25ns)   --->   "%weitotal_load_8 = load i32* %weitotal_addr_8, align 4" [conv.cpp:121]   --->   Operation 1805 'load' 'weitotal_load_8' <Predicate = (!icmp_ln120_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_166 : Operation 1806 [1/1] (1.66ns)   --->   "br label %.preheader2.8" [conv.cpp:125]   --->   Operation 1806 'br' <Predicate = (icmp_ln120_8)> <Delay = 1.66>

State 167 <SV = 44> <Delay = 5.40>
ST_167 : Operation 1807 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 1807 'specloopname' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1808 [1/2] (3.25ns)   --->   "%weitotal_load_8 = load i32* %weitotal_addr_8, align 4" [conv.cpp:121]   --->   Operation 1808 'load' 'weitotal_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_167 : Operation 1809 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_8" [conv.cpp:121]   --->   Operation 1809 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1810 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_8, i32* %kernel_addr_8, align 4" [conv.cpp:121]   --->   Operation 1810 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_167 : Operation 1811 [1/1] (0.00ns)   --->   "br label %.preheader3.8" [conv.cpp:120]   --->   Operation 1811 'br' <Predicate = true> <Delay = 0.00>

State 168 <SV = 44> <Delay = 1.86>
ST_168 : Operation 1812 [1/1] (0.00ns)   --->   "%i1_0_8 = phi i2 [ %add_ln125_8, %single_conv_test_label14_end8 ], [ 0, %.preheader2.8.preheader ]" [conv.cpp:125]   --->   Operation 1812 'phi' 'i1_0_8' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1813 [1/1] (0.00ns)   --->   "%count_0_8 = phi i5 [ %add_ln127_8, %single_conv_test_label14_end8 ], [ 0, %.preheader2.8.preheader ]" [conv.cpp:127]   --->   Operation 1813 'phi' 'count_0_8' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1814 [1/1] (0.93ns)   --->   "%icmp_ln125_8 = icmp eq i2 %i1_0_8, -2" [conv.cpp:125]   --->   Operation 1814 'icmp' 'icmp_ln125_8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1815 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1815 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1816 [1/1] (1.58ns)   --->   "%add_ln125_8 = add i2 %i1_0_8, 1" [conv.cpp:125]   --->   Operation 1816 'add' 'add_ln125_8' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1817 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_8, label %.preheader1.8.preheader, label %single_conv_test_label14_begin8" [conv.cpp:125]   --->   Operation 1817 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1818 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1818 'specloopname' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1819 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1820 [1/1] (1.86ns)   --->   "%add_ln127_8 = add i5 %count_0_8, 8" [conv.cpp:127]   --->   Operation 1820 'add' 'add_ln127_8' <Predicate = (!icmp_ln125_8)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln132_32 = zext i2 %i1_0_8 to i5" [conv.cpp:132]   --->   Operation 1821 'zext' 'zext_ln132_32' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_98 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_8, i2 0)" [conv.cpp:132]   --->   Operation 1822 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln132_33 = zext i4 %tmp_98 to i5" [conv.cpp:132]   --->   Operation 1823 'zext' 'zext_ln132_33' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1824 [1/1] (1.77ns)   --->   "%sub_ln132_8 = sub i5 %zext_ln132_33, %zext_ln132_32" [conv.cpp:132]   --->   Operation 1824 'sub' 'sub_ln132_8' <Predicate = (!icmp_ln125_8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_99 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_8, i3 0)" [conv.cpp:133]   --->   Operation 1825 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i5 %tmp_99 to i6" [conv.cpp:127]   --->   Operation 1826 'zext' 'zext_ln127_8' <Predicate = (!icmp_ln125_8)> <Delay = 0.00>
ST_168 : Operation 1827 [1/1] (1.66ns)   --->   "br label %117" [conv.cpp:127]   --->   Operation 1827 'br' <Predicate = (!icmp_ln125_8)> <Delay = 1.66>
ST_168 : Operation 1828 [1/1] (1.66ns)   --->   "br label %.preheader1.8" [conv.cpp:143]   --->   Operation 1828 'br' <Predicate = (icmp_ln125_8)> <Delay = 1.66>

State 169 <SV = 45> <Delay = 3.25>
ST_169 : Operation 1829 [1/1] (0.00ns)   --->   "%j2_0_8 = phi i4 [ 0, %single_conv_test_label14_begin8 ], [ %add_ln127_24, %118 ]" [conv.cpp:127]   --->   Operation 1829 'phi' 'j2_0_8' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1830 [1/1] (0.00ns)   --->   "%count_1_8 = phi i5 [ %count_0_8, %single_conv_test_label14_begin8 ], [ %add_ln129_8, %118 ]" [conv.cpp:127]   --->   Operation 1830 'phi' 'count_1_8' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1831 [1/1] (1.44ns)   --->   "%icmp_ln127_8 = icmp eq i4 %j2_0_8, -8" [conv.cpp:127]   --->   Operation 1831 'icmp' 'icmp_ln127_8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1832 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 1832 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1833 [1/1] (1.77ns)   --->   "%add_ln127_24 = add i4 %j2_0_8, 1" [conv.cpp:127]   --->   Operation 1833 'add' 'add_ln127_24' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1834 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_8, label %single_conv_test_label14_end8, label %120" [conv.cpp:127]   --->   Operation 1834 'br' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1835 [1/1] (1.86ns)   --->   "%add_ln129_8 = add i5 %count_1_8, 1" [conv.cpp:129]   --->   Operation 1835 'add' 'add_ln129_8' <Predicate = (!icmp_ln127_8)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln129_8 = zext i5 %count_1_8 to i64" [conv.cpp:129]   --->   Operation 1836 'zext' 'zext_ln129_8' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1837 [1/1] (0.00ns)   --->   "%img_addr_48 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_8" [conv.cpp:129]   --->   Operation 1837 'getelementptr' 'img_addr_48' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1838 [2/2] (3.25ns)   --->   "%img_load_39 = load i32* %img_addr_48, align 4" [conv.cpp:129]   --->   Operation 1838 'load' 'img_load_39' <Predicate = (!icmp_ln127_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_169 : Operation 1839 [1/1] (1.44ns)   --->   "%icmp_ln130_8 = icmp ult i4 %j2_0_8, 3" [conv.cpp:130]   --->   Operation 1839 'icmp' 'icmp_ln130_8' <Predicate = (!icmp_ln127_8)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln132_34 = zext i4 %j2_0_8 to i6" [conv.cpp:132]   --->   Operation 1840 'zext' 'zext_ln132_34' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln132_35 = zext i4 %j2_0_8 to i5" [conv.cpp:132]   --->   Operation 1841 'zext' 'zext_ln132_35' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1842 [1/1] (1.86ns)   --->   "%add_ln132_8 = add i5 %sub_ln132_8, %zext_ln132_35" [conv.cpp:132]   --->   Operation 1842 'add' 'add_ln132_8' <Predicate = (!icmp_ln127_8)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln132_8 = sext i5 %add_ln132_8 to i64" [conv.cpp:132]   --->   Operation 1843 'sext' 'sext_ln132_8' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1844 [1/1] (0.00ns)   --->   "%cal_conv_addr_24 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_8" [conv.cpp:132]   --->   Operation 1844 'getelementptr' 'cal_conv_addr_24' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1845 [1/1] (1.86ns)   --->   "%add_ln133_8 = add i6 %zext_ln127_8, %zext_ln132_34" [conv.cpp:133]   --->   Operation 1845 'add' 'add_ln133_8' <Predicate = (!icmp_ln127_8)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i6 %add_ln133_8 to i64" [conv.cpp:133]   --->   Operation 1846 'zext' 'zext_ln133_8' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1847 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_8 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_8" [conv.cpp:133]   --->   Operation 1847 'getelementptr' 'conv_line_buffer_add_8' <Predicate = (!icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1848 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_33) nounwind" [conv.cpp:140]   --->   Operation 1848 'specregionend' 'empty_107' <Predicate = (icmp_ln127_8)> <Delay = 0.00>
ST_169 : Operation 1849 [1/1] (0.00ns)   --->   "br label %.preheader2.8" [conv.cpp:125]   --->   Operation 1849 'br' <Predicate = (icmp_ln127_8)> <Delay = 0.00>

State 170 <SV = 46> <Delay = 5.40>
ST_170 : Operation 1850 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 1850 'specloopname' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1851 [1/2] (3.25ns)   --->   "%img_load_39 = load i32* %img_addr_48, align 4" [conv.cpp:129]   --->   Operation 1851 'load' 'img_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_170 : Operation 1852 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_8, label %119, label %118" [conv.cpp:130]   --->   Operation 1852 'br' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1853 [1/1] (2.15ns)   --->   "store i32 %img_load_39, i32* %cal_conv_addr_24, align 4" [conv.cpp:132]   --->   Operation 1853 'store' <Predicate = (icmp_ln130_8)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_170 : Operation 1854 [1/1] (0.00ns)   --->   "br label %118" [conv.cpp:134]   --->   Operation 1854 'br' <Predicate = (icmp_ln130_8)> <Delay = 0.00>
ST_170 : Operation 1855 [1/1] (2.15ns)   --->   "store i32 %img_load_39, i32* %conv_line_buffer_add_8, align 4" [conv.cpp:133]   --->   Operation 1855 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_170 : Operation 1856 [1/1] (0.00ns)   --->   "br label %117" [conv.cpp:127]   --->   Operation 1856 'br' <Predicate = true> <Delay = 0.00>

State 171 <SV = 45> <Delay = 3.25>
ST_171 : Operation 1857 [1/1] (0.00ns)   --->   "%i3_0_8 = phi i2 [ %add_ln143_8, %116 ], [ 0, %.preheader1.8.preheader ]" [conv.cpp:143]   --->   Operation 1857 'phi' 'i3_0_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1858 [1/1] (0.00ns)   --->   "%count_2_8 = phi i5 [ %add_ln144_8, %116 ], [ -16, %.preheader1.8.preheader ]" [conv.cpp:144]   --->   Operation 1858 'phi' 'count_2_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1859 [1/1] (0.93ns)   --->   "%icmp_ln143_8 = icmp eq i2 %i3_0_8, -1" [conv.cpp:143]   --->   Operation 1859 'icmp' 'icmp_ln143_8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1860 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1860 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1861 [1/1] (1.58ns)   --->   "%add_ln143_8 = add i2 %i3_0_8, 1" [conv.cpp:143]   --->   Operation 1861 'add' 'add_ln143_8' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1862 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_8, label %.preheader.8.preheader, label %116" [conv.cpp:143]   --->   Operation 1862 'br' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1863 [1/1] (1.86ns)   --->   "%add_ln144_8 = add i5 %count_2_8, 1" [conv.cpp:144]   --->   Operation 1863 'add' 'add_ln144_8' <Predicate = (!icmp_ln143_8)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln144_16 = zext i5 %count_2_8 to i64" [conv.cpp:144]   --->   Operation 1864 'zext' 'zext_ln144_16' <Predicate = (!icmp_ln143_8)> <Delay = 0.00>
ST_171 : Operation 1865 [1/1] (0.00ns)   --->   "%img_addr_47 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_16" [conv.cpp:144]   --->   Operation 1865 'getelementptr' 'img_addr_47' <Predicate = (!icmp_ln143_8)> <Delay = 0.00>
ST_171 : Operation 1866 [2/2] (3.25ns)   --->   "%img_load_8 = load i32* %img_addr_47, align 4" [conv.cpp:144]   --->   Operation 1866 'load' 'img_load_8' <Predicate = (!icmp_ln143_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_171 : Operation 1867 [1/1] (0.00ns)   --->   "%out_1_8 = alloca i32"   --->   Operation 1867 'alloca' 'out_1_8' <Predicate = (icmp_ln143_8)> <Delay = 0.00>
ST_171 : Operation 1868 [1/1] (0.00ns)   --->   "%count_3_8 = alloca i32"   --->   Operation 1868 'alloca' 'count_3_8' <Predicate = (icmp_ln143_8)> <Delay = 0.00>
ST_171 : Operation 1869 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_8" [conv.cpp:148]   --->   Operation 1869 'store' <Predicate = (icmp_ln143_8)> <Delay = 1.70>
ST_171 : Operation 1870 [1/1] (1.66ns)   --->   "store i32 %out_1_7_load, i32* %out_1_8" [conv.cpp:148]   --->   Operation 1870 'store' <Predicate = (icmp_ln143_8)> <Delay = 1.66>
ST_171 : Operation 1871 [1/1] (1.66ns)   --->   "br label %.preheader.8" [conv.cpp:148]   --->   Operation 1871 'br' <Predicate = (icmp_ln143_8)> <Delay = 1.66>

State 172 <SV = 46> <Delay = 5.40>
ST_172 : Operation 1872 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 1872 'specloopname' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1873 [1/2] (3.25ns)   --->   "%img_load_8 = load i32* %img_addr_47, align 4" [conv.cpp:144]   --->   Operation 1873 'load' 'img_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_172 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln144_32 = zext i2 %i3_0_8 to i4" [conv.cpp:144]   --->   Operation 1874 'zext' 'zext_ln144_32' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1875 [1/1] (1.77ns)   --->   "%add_ln144_24 = add i4 %zext_ln144_32, 6" [conv.cpp:144]   --->   Operation 1875 'add' 'add_ln144_24' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln144_33 = zext i4 %add_ln144_24 to i64" [conv.cpp:144]   --->   Operation 1876 'zext' 'zext_ln144_33' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1877 [1/1] (0.00ns)   --->   "%cal_conv_addr_8 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_33" [conv.cpp:144]   --->   Operation 1877 'getelementptr' 'cal_conv_addr_8' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1878 [1/1] (2.15ns)   --->   "store i32 %img_load_8, i32* %cal_conv_addr_8, align 4" [conv.cpp:144]   --->   Operation 1878 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_172 : Operation 1879 [1/1] (0.00ns)   --->   "br label %.preheader1.8" [conv.cpp:143]   --->   Operation 1879 'br' <Predicate = true> <Delay = 0.00>

State 173 <SV = 46> <Delay = 1.94>
ST_173 : Operation 1880 [1/1] (0.00ns)   --->   "%i4_0_8 = phi i3 [ %add_ln148_8, %single_conv_test_label17_end8 ], [ 0, %.preheader.8.preheader ]" [conv.cpp:148]   --->   Operation 1880 'phi' 'i4_0_8' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1881 [1/1] (0.00ns)   --->   "%out_1_8_load = load i32* %out_1_8"   --->   Operation 1881 'load' 'out_1_8_load' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1882 [1/1] (1.18ns)   --->   "%icmp_ln148_8 = icmp eq i3 %i4_0_8, -2" [conv.cpp:148]   --->   Operation 1882 'icmp' 'icmp_ln148_8' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1883 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1883 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1884 [1/1] (1.68ns)   --->   "%add_ln148_8 = add i3 %i4_0_8, 1" [conv.cpp:148]   --->   Operation 1884 'add' 'add_ln148_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1885 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_8, label %single_conv_test_label118, label %single_conv_test_label17_begin8" [conv.cpp:148]   --->   Operation 1885 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1886 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1886 'specloopname' <Predicate = (!icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 1887 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_100 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_8, i3 0)" [conv.cpp:171]   --->   Operation 1888 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln171_24 = zext i6 %tmp_100 to i7" [conv.cpp:171]   --->   Operation 1889 'zext' 'zext_ln171_24' <Predicate = (!icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_101 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_8, i1 false)" [conv.cpp:171]   --->   Operation 1890 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln171_25 = zext i4 %tmp_101 to i7" [conv.cpp:171]   --->   Operation 1891 'zext' 'zext_ln171_25' <Predicate = (!icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1892 [1/1] (1.94ns)   --->   "%sub_ln171_8 = sub i7 %zext_ln171_24, %zext_ln171_25" [conv.cpp:171]   --->   Operation 1892 'sub' 'sub_ln171_8' <Predicate = (!icmp_ln148_8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1893 [1/1] (1.66ns)   --->   "br label %124" [conv.cpp:150]   --->   Operation 1893 'br' <Predicate = (!icmp_ln148_8)> <Delay = 1.66>
ST_173 : Operation 1894 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_30) nounwind" [conv.cpp:200]   --->   Operation 1894 'specregionend' 'empty_103' <Predicate = (icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 1895 'specregionbegin' 'tmp_34' <Predicate = (icmp_ln148_8)> <Delay = 0.00>
ST_173 : Operation 1896 [1/1] (1.66ns)   --->   "br label %136" [conv.cpp:117]   --->   Operation 1896 'br' <Predicate = (icmp_ln148_8)> <Delay = 1.66>

State 174 <SV = 47> <Delay = 4.41>
ST_174 : Operation 1897 [1/1] (0.00ns)   --->   "%j5_0_8 = phi i3 [ 0, %single_conv_test_label17_begin8 ], [ %add_ln150_8, %single_conv_test_label18_end8 ]" [conv.cpp:150]   --->   Operation 1897 'phi' 'j5_0_8' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1898 [1/1] (0.00ns)   --->   "%out_1_8_load_1 = load i32* %out_1_8"   --->   Operation 1898 'load' 'out_1_8_load_1' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1899 [1/1] (0.00ns)   --->   "%count_3_8_load = load i32* %count_3_8" [conv.cpp:156]   --->   Operation 1899 'load' 'count_3_8_load' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1900 [1/1] (1.18ns)   --->   "%icmp_ln150_8 = icmp eq i3 %j5_0_8, -2" [conv.cpp:150]   --->   Operation 1900 'icmp' 'icmp_ln150_8' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1901 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1901 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1902 [1/1] (1.68ns)   --->   "%add_ln150_8 = add i3 %j5_0_8, 1" [conv.cpp:150]   --->   Operation 1902 'add' 'add_ln150_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1903 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_8, label %single_conv_test_label17_end8, label %single_conv_test_label18_begin8" [conv.cpp:150]   --->   Operation 1903 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1904 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1904 'specloopname' <Predicate = (!icmp_ln150_8)> <Delay = 0.00>
ST_174 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 1905 'specregionbegin' 'tmp_36' <Predicate = (!icmp_ln150_8)> <Delay = 0.00>
ST_174 : Operation 1906 [1/1] (1.18ns)   --->   "%icmp_ln153_8 = icmp ult i3 %j5_0_8, -3" [conv.cpp:153]   --->   Operation 1906 'icmp' 'icmp_ln153_8' <Predicate = (!icmp_ln150_8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1907 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_8, label %125, label %127" [conv.cpp:153]   --->   Operation 1907 'br' <Predicate = (!icmp_ln150_8)> <Delay = 0.00>
ST_174 : Operation 1908 [1/1] (2.70ns)   --->   "%add_ln129_24 = add i32 %count_3_8_load, 3" [conv.cpp:129]   --->   Operation 1908 'add' 'add_ln129_24' <Predicate = (!icmp_ln150_8 & !icmp_ln153_8)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1909 [1/1] (1.66ns)   --->   "br label %126" [conv.cpp:161]   --->   Operation 1909 'br' <Predicate = (!icmp_ln150_8 & !icmp_ln153_8)> <Delay = 1.66>
ST_174 : Operation 1910 [2/2] (2.64ns)   --->   "%out_8 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1910 'call' 'out_8' <Predicate = (!icmp_ln150_8 & icmp_ln153_8)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_174 : Operation 1911 [1/1] (2.70ns)   --->   "%add_ln156_8 = add nsw i32 %count_3_8_load, 1" [conv.cpp:156]   --->   Operation 1911 'add' 'add_ln156_8' <Predicate = (!icmp_ln150_8 & icmp_ln153_8)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1912 [1/1] (1.70ns)   --->   "store i32 %add_ln156_8, i32* %count_3_8" [conv.cpp:158]   --->   Operation 1912 'store' <Predicate = (!icmp_ln150_8 & icmp_ln153_8)> <Delay = 1.70>
ST_174 : Operation 1913 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_35) nounwind" [conv.cpp:198]   --->   Operation 1913 'specregionend' 'empty_111' <Predicate = (icmp_ln150_8)> <Delay = 0.00>
ST_174 : Operation 1914 [1/1] (0.00ns)   --->   "br label %.preheader.8" [conv.cpp:148]   --->   Operation 1914 'br' <Predicate = (icmp_ln150_8)> <Delay = 0.00>

State 175 <SV = 48> <Delay = 2.64>
ST_175 : Operation 1915 [1/1] (0.00ns)   --->   "%count_5_8 = phi i32 [ %count_3_8_load, %127 ], [ %add_ln166_8, %._crit_edge.8 ]" [conv.cpp:156]   --->   Operation 1915 'phi' 'count_5_8' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1916 [1/1] (0.00ns)   --->   "%out_3_8 = phi i32 [ %out_1_8_load_1, %127 ], [ %out_4_8, %._crit_edge.8 ]" [conv.cpp:164]   --->   Operation 1916 'phi' 'out_3_8' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1917 [1/1] (0.00ns)   --->   "%i17_0_8 = phi i2 [ 0, %127 ], [ %add_ln161_8, %._crit_edge.8 ]" [conv.cpp:161]   --->   Operation 1917 'phi' 'i17_0_8' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1918 [1/1] (0.93ns)   --->   "%icmp_ln161_8 = icmp eq i2 %i17_0_8, -1" [conv.cpp:161]   --->   Operation 1918 'icmp' 'icmp_ln161_8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1919 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1919 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1920 [1/1] (1.58ns)   --->   "%add_ln161_8 = add i2 %i17_0_8, 1" [conv.cpp:161]   --->   Operation 1920 'add' 'add_ln161_8' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1921 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_8, label %single_conv_test_label18_end8.loopexit, label %128" [conv.cpp:161]   --->   Operation 1921 'br' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1922 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 1922 'specloopname' <Predicate = (!icmp_ln161_8)> <Delay = 0.00>
ST_175 : Operation 1923 [1/1] (0.93ns)   --->   "%icmp_ln163_8 = icmp eq i2 %i17_0_8, 0" [conv.cpp:163]   --->   Operation 1923 'icmp' 'icmp_ln163_8' <Predicate = (!icmp_ln161_8)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1924 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_8, label %129, label %._crit_edge.8" [conv.cpp:163]   --->   Operation 1924 'br' <Predicate = (!icmp_ln161_8)> <Delay = 1.66>
ST_175 : Operation 1925 [2/2] (2.64ns)   --->   "%out_6_8 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1925 'call' 'out_6_8' <Predicate = (!icmp_ln161_8 & icmp_ln163_8)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_175 : Operation 1926 [1/1] (1.70ns)   --->   "store i32 %add_ln129_24, i32* %count_3_8" [conv.cpp:129]   --->   Operation 1926 'store' <Predicate = (icmp_ln161_8)> <Delay = 1.70>
ST_175 : Operation 1927 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end8"   --->   Operation 1927 'br' <Predicate = (icmp_ln161_8)> <Delay = 1.66>

State 176 <SV = 49> <Delay = 3.25>
ST_176 : Operation 1928 [1/2] (0.00ns)   --->   "%out_6_8 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 1928 'call' 'out_6_8' <Predicate = (icmp_ln163_8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_176 : Operation 1929 [1/1] (1.66ns)   --->   "br label %._crit_edge.8" [conv.cpp:165]   --->   Operation 1929 'br' <Predicate = (icmp_ln163_8)> <Delay = 1.66>
ST_176 : Operation 1930 [1/1] (2.70ns)   --->   "%add_ln166_8 = add nsw i32 %count_5_8, 1" [conv.cpp:166]   --->   Operation 1930 'add' 'add_ln166_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln166_8 = sext i32 %count_5_8 to i64" [conv.cpp:166]   --->   Operation 1931 'sext' 'sext_ln166_8' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1932 [1/1] (0.00ns)   --->   "%img_addr_53 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_8" [conv.cpp:166]   --->   Operation 1932 'getelementptr' 'img_addr_53' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1933 [2/2] (3.25ns)   --->   "%img_load_43 = load i32* %img_addr_53, align 4" [conv.cpp:166]   --->   Operation 1933 'load' 'img_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 177 <SV = 50> <Delay = 5.90>
ST_177 : Operation 1934 [1/1] (0.00ns)   --->   "%out_4_8 = phi i32 [ %out_6_8, %129 ], [ %out_3_8, %128 ]" [conv.cpp:164]   --->   Operation 1934 'phi' 'out_4_8' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1935 [1/2] (3.25ns)   --->   "%img_load_43 = load i32* %img_addr_53, align 4" [conv.cpp:166]   --->   Operation 1935 'load' 'img_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_177 : Operation 1936 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_43)" [conv.cpp:167]   --->   Operation 1936 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 51> <Delay = 0.00>
ST_178 : Operation 1937 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_43)" [conv.cpp:167]   --->   Operation 1937 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 1938 [1/1] (0.00ns)   --->   "br label %126" [conv.cpp:161]   --->   Operation 1938 'br' <Predicate = true> <Delay = 0.00>

State 179 <SV = 48> <Delay = 3.25>
ST_179 : Operation 1939 [1/2] (0.00ns)   --->   "%out_8 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 1939 'call' 'out_8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_179 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln156_8 = sext i32 %count_3_8_load to i64" [conv.cpp:156]   --->   Operation 1940 'sext' 'sext_ln156_8' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1941 [1/1] (0.00ns)   --->   "%img_addr_50 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_8" [conv.cpp:156]   --->   Operation 1941 'getelementptr' 'img_addr_50' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1942 [2/2] (3.25ns)   --->   "%img_load_41 = load i32* %img_addr_50, align 4" [conv.cpp:156]   --->   Operation 1942 'load' 'img_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 180 <SV = 49> <Delay = 5.90>
ST_180 : Operation 1943 [1/2] (3.25ns)   --->   "%img_load_41 = load i32* %img_addr_50, align 4" [conv.cpp:156]   --->   Operation 1943 'load' 'img_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_180 : Operation 1944 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_41)" [conv.cpp:157]   --->   Operation 1944 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 50> <Delay = 5.28>
ST_181 : Operation 1945 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_41)" [conv.cpp:157]   --->   Operation 1945 'call' <Predicate = (icmp_ln153_8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_181 : Operation 1946 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end8" [conv.cpp:158]   --->   Operation 1946 'br' <Predicate = (icmp_ln153_8)> <Delay = 1.66>
ST_181 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln171_26 = zext i3 %j5_0_8 to i7" [conv.cpp:171]   --->   Operation 1947 'zext' 'zext_ln171_26' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1948 [1/1] (2.03ns)   --->   "%add_ln171_23 = add i7 %sub_ln171_8, %zext_ln171_26" [conv.cpp:171]   --->   Operation 1948 'add' 'add_ln171_23' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln171_8 = sext i7 %add_ln171_23 to i64" [conv.cpp:171]   --->   Operation 1949 'sext' 'sext_ln171_8' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1950 [1/1] (0.00ns)   --->   "%conv_output_addr_9 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_8" [conv.cpp:171]   --->   Operation 1950 'getelementptr' 'conv_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1951 [2/2] (3.25ns)   --->   "%conv_output_load_8 = load i32* %conv_output_addr_9, align 4" [conv.cpp:171]   --->   Operation 1951 'load' 'conv_output_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 182 <SV = 51> <Delay = 5.95>
ST_182 : Operation 1952 [1/1] (0.00ns)   --->   "%out_5_8 = phi i32 [ %out_8, %125 ], [ %out_3_8, %single_conv_test_label18_end8.loopexit ]" [conv.cpp:155]   --->   Operation 1952 'phi' 'out_5_8' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1953 [1/2] (3.25ns)   --->   "%conv_output_load_8 = load i32* %conv_output_addr_9, align 4" [conv.cpp:171]   --->   Operation 1953 'load' 'conv_output_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_182 : Operation 1954 [1/1] (2.70ns)   --->   "%add_ln171_8 = add nsw i32 %out_5_8, %conv_output_load_8" [conv.cpp:171]   --->   Operation 1954 'add' 'add_ln171_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1955 [1/1] (1.66ns)   --->   "store i32 %out_5_8, i32* %out_1_8" [conv.cpp:150]   --->   Operation 1955 'store' <Predicate = true> <Delay = 1.66>

State 183 <SV = 52> <Delay = 3.25>
ST_183 : Operation 1956 [1/1] (3.25ns)   --->   "store i32 %add_ln171_8, i32* %conv_output_addr_9, align 4" [conv.cpp:171]   --->   Operation 1956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_183 : Operation 1957 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_36) nounwind" [conv.cpp:197]   --->   Operation 1957 'specregionend' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1958 [1/1] (0.00ns)   --->   "br label %124" [conv.cpp:150]   --->   Operation 1958 'br' <Predicate = true> <Delay = 0.00>

State 184 <SV = 47> <Delay = 5.37>
ST_184 : Operation 1959 [1/1] (0.00ns)   --->   "%img_i_0_9 = phi i7 [ 0, %single_conv_test_label118 ], [ %add_ln117_9, %137 ]" [conv.cpp:117]   --->   Operation 1959 'phi' 'img_i_0_9' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i7 %img_i_0_9 to i10" [conv.cpp:117]   --->   Operation 1960 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1961 [1/1] (1.46ns)   --->   "%icmp_ln117_9 = icmp eq i7 %img_i_0_9, -64" [conv.cpp:117]   --->   Operation 1961 'icmp' 'icmp_ln117_9' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1962 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 1962 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1963 [1/1] (2.03ns)   --->   "%add_ln117_9 = add i7 %img_i_0_9, 1" [conv.cpp:117]   --->   Operation 1963 'add' 'add_ln117_9' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1964 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_9, label %.preheader3.9.preheader, label %137" [conv.cpp:117]   --->   Operation 1964 'br' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1965 [1/1] (2.12ns)   --->   "%add_ln118_1 = add i10 %zext_ln117_1, -448" [conv.cpp:118]   --->   Operation 1965 'add' 'add_ln118_1' <Predicate = (!icmp_ln117_9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln118_17 = zext i10 %add_ln118_1 to i64" [conv.cpp:118]   --->   Operation 1966 'zext' 'zext_ln118_17' <Predicate = (!icmp_ln117_9)> <Delay = 0.00>
ST_184 : Operation 1967 [1/1] (0.00ns)   --->   "%imgtotal_addr_9 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_17" [conv.cpp:118]   --->   Operation 1967 'getelementptr' 'imgtotal_addr_9' <Predicate = (!icmp_ln117_9)> <Delay = 0.00>
ST_184 : Operation 1968 [2/2] (3.25ns)   --->   "%imgtotal_load_9 = load i32* %imgtotal_addr_9, align 4" [conv.cpp:118]   --->   Operation 1968 'load' 'imgtotal_load_9' <Predicate = (!icmp_ln117_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_184 : Operation 1969 [1/1] (1.66ns)   --->   "br label %.preheader3.9" [conv.cpp:120]   --->   Operation 1969 'br' <Predicate = (icmp_ln117_9)> <Delay = 1.66>

State 185 <SV = 48> <Delay = 6.51>
ST_185 : Operation 1970 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 1970 'specloopname' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1971 [1/2] (3.25ns)   --->   "%imgtotal_load_9 = load i32* %imgtotal_addr_9, align 4" [conv.cpp:118]   --->   Operation 1971 'load' 'imgtotal_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_185 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln118_18 = zext i7 %img_i_0_9 to i64" [conv.cpp:118]   --->   Operation 1972 'zext' 'zext_ln118_18' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1973 [1/1] (0.00ns)   --->   "%img_addr_9 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_18" [conv.cpp:118]   --->   Operation 1973 'getelementptr' 'img_addr_9' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1974 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_9, i32* %img_addr_9, align 4" [conv.cpp:118]   --->   Operation 1974 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_185 : Operation 1975 [1/1] (0.00ns)   --->   "br label %136" [conv.cpp:117]   --->   Operation 1975 'br' <Predicate = true> <Delay = 0.00>

State 186 <SV = 48> <Delay = 3.25>
ST_186 : Operation 1976 [1/1] (0.00ns)   --->   "%ker_i_0_9 = phi i4 [ %add_ln120_9, %135 ], [ 0, %.preheader3.9.preheader ]" [conv.cpp:120]   --->   Operation 1976 'phi' 'ker_i_0_9' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1977 [1/1] (1.44ns)   --->   "%icmp_ln120_9 = icmp eq i4 %ker_i_0_9, -7" [conv.cpp:120]   --->   Operation 1977 'icmp' 'icmp_ln120_9' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1978 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 1978 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1979 [1/1] (1.77ns)   --->   "%add_ln120_9 = add i4 %ker_i_0_9, 1" [conv.cpp:120]   --->   Operation 1979 'add' 'add_ln120_9' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1980 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_9, label %.preheader2.9.preheader, label %135" [conv.cpp:120]   --->   Operation 1980 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln121_9 = zext i4 %ker_i_0_9 to i64" [conv.cpp:121]   --->   Operation 1981 'zext' 'zext_ln121_9' <Predicate = (!icmp_ln120_9)> <Delay = 0.00>
ST_186 : Operation 1982 [1/1] (0.00ns)   --->   "%weitotal_addr_9 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_9" [conv.cpp:121]   --->   Operation 1982 'getelementptr' 'weitotal_addr_9' <Predicate = (!icmp_ln120_9)> <Delay = 0.00>
ST_186 : Operation 1983 [2/2] (3.25ns)   --->   "%weitotal_load_9 = load i32* %weitotal_addr_9, align 4" [conv.cpp:121]   --->   Operation 1983 'load' 'weitotal_load_9' <Predicate = (!icmp_ln120_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_186 : Operation 1984 [1/1] (1.66ns)   --->   "br label %.preheader2.9" [conv.cpp:125]   --->   Operation 1984 'br' <Predicate = (icmp_ln120_9)> <Delay = 1.66>

State 187 <SV = 49> <Delay = 5.40>
ST_187 : Operation 1985 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 1985 'specloopname' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1986 [1/2] (3.25ns)   --->   "%weitotal_load_9 = load i32* %weitotal_addr_9, align 4" [conv.cpp:121]   --->   Operation 1986 'load' 'weitotal_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_187 : Operation 1987 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_9" [conv.cpp:121]   --->   Operation 1987 'getelementptr' 'kernel_addr_9' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1988 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_9, i32* %kernel_addr_9, align 4" [conv.cpp:121]   --->   Operation 1988 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_187 : Operation 1989 [1/1] (0.00ns)   --->   "br label %.preheader3.9" [conv.cpp:120]   --->   Operation 1989 'br' <Predicate = true> <Delay = 0.00>

State 188 <SV = 49> <Delay = 1.86>
ST_188 : Operation 1990 [1/1] (0.00ns)   --->   "%i1_0_9 = phi i2 [ %add_ln125_9, %single_conv_test_label14_end9 ], [ 0, %.preheader2.9.preheader ]" [conv.cpp:125]   --->   Operation 1990 'phi' 'i1_0_9' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1991 [1/1] (0.00ns)   --->   "%count_0_9 = phi i5 [ %add_ln127_9, %single_conv_test_label14_end9 ], [ 0, %.preheader2.9.preheader ]" [conv.cpp:127]   --->   Operation 1991 'phi' 'count_0_9' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1992 [1/1] (0.93ns)   --->   "%icmp_ln125_9 = icmp eq i2 %i1_0_9, -2" [conv.cpp:125]   --->   Operation 1992 'icmp' 'icmp_ln125_9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1993 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1993 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1994 [1/1] (1.58ns)   --->   "%add_ln125_9 = add i2 %i1_0_9, 1" [conv.cpp:125]   --->   Operation 1994 'add' 'add_ln125_9' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1995 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_9, label %.preheader1.9.preheader, label %single_conv_test_label14_begin9" [conv.cpp:125]   --->   Operation 1995 'br' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1996 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1996 'specloopname' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 1997 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 1998 [1/1] (1.86ns)   --->   "%add_ln127_9 = add i5 %count_0_9, 8" [conv.cpp:127]   --->   Operation 1998 'add' 'add_ln127_9' <Predicate = (!icmp_ln125_9)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln132_36 = zext i2 %i1_0_9 to i5" [conv.cpp:132]   --->   Operation 1999 'zext' 'zext_ln132_36' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_102 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_9, i2 0)" [conv.cpp:132]   --->   Operation 2000 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln132_37 = zext i4 %tmp_102 to i5" [conv.cpp:132]   --->   Operation 2001 'zext' 'zext_ln132_37' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 2002 [1/1] (1.77ns)   --->   "%sub_ln132_9 = sub i5 %zext_ln132_37, %zext_ln132_36" [conv.cpp:132]   --->   Operation 2002 'sub' 'sub_ln132_9' <Predicate = (!icmp_ln125_9)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_9, i3 0)" [conv.cpp:133]   --->   Operation 2003 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i5 %tmp_103 to i6" [conv.cpp:127]   --->   Operation 2004 'zext' 'zext_ln127_9' <Predicate = (!icmp_ln125_9)> <Delay = 0.00>
ST_188 : Operation 2005 [1/1] (1.66ns)   --->   "br label %131" [conv.cpp:127]   --->   Operation 2005 'br' <Predicate = (!icmp_ln125_9)> <Delay = 1.66>
ST_188 : Operation 2006 [1/1] (1.66ns)   --->   "br label %.preheader1.9" [conv.cpp:143]   --->   Operation 2006 'br' <Predicate = (icmp_ln125_9)> <Delay = 1.66>

State 189 <SV = 50> <Delay = 3.25>
ST_189 : Operation 2007 [1/1] (0.00ns)   --->   "%j2_0_9 = phi i4 [ 0, %single_conv_test_label14_begin9 ], [ %add_ln127_25, %132 ]" [conv.cpp:127]   --->   Operation 2007 'phi' 'j2_0_9' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2008 [1/1] (0.00ns)   --->   "%count_1_9 = phi i5 [ %count_0_9, %single_conv_test_label14_begin9 ], [ %add_ln129_9, %132 ]" [conv.cpp:127]   --->   Operation 2008 'phi' 'count_1_9' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2009 [1/1] (1.44ns)   --->   "%icmp_ln127_9 = icmp eq i4 %j2_0_9, -8" [conv.cpp:127]   --->   Operation 2009 'icmp' 'icmp_ln127_9' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2010 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2010 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2011 [1/1] (1.77ns)   --->   "%add_ln127_25 = add i4 %j2_0_9, 1" [conv.cpp:127]   --->   Operation 2011 'add' 'add_ln127_25' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2012 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_9, label %single_conv_test_label14_end9, label %134" [conv.cpp:127]   --->   Operation 2012 'br' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2013 [1/1] (1.86ns)   --->   "%add_ln129_9 = add i5 %count_1_9, 1" [conv.cpp:129]   --->   Operation 2013 'add' 'add_ln129_9' <Predicate = (!icmp_ln127_9)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln129_9 = zext i5 %count_1_9 to i64" [conv.cpp:129]   --->   Operation 2014 'zext' 'zext_ln129_9' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2015 [1/1] (0.00ns)   --->   "%img_addr_52 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_9" [conv.cpp:129]   --->   Operation 2015 'getelementptr' 'img_addr_52' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2016 [2/2] (3.25ns)   --->   "%img_load_42 = load i32* %img_addr_52, align 4" [conv.cpp:129]   --->   Operation 2016 'load' 'img_load_42' <Predicate = (!icmp_ln127_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_189 : Operation 2017 [1/1] (1.44ns)   --->   "%icmp_ln130_9 = icmp ult i4 %j2_0_9, 3" [conv.cpp:130]   --->   Operation 2017 'icmp' 'icmp_ln130_9' <Predicate = (!icmp_ln127_9)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln132_38 = zext i4 %j2_0_9 to i6" [conv.cpp:132]   --->   Operation 2018 'zext' 'zext_ln132_38' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln132_39 = zext i4 %j2_0_9 to i5" [conv.cpp:132]   --->   Operation 2019 'zext' 'zext_ln132_39' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2020 [1/1] (1.86ns)   --->   "%add_ln132_9 = add i5 %sub_ln132_9, %zext_ln132_39" [conv.cpp:132]   --->   Operation 2020 'add' 'add_ln132_9' <Predicate = (!icmp_ln127_9)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln132_9 = sext i5 %add_ln132_9 to i64" [conv.cpp:132]   --->   Operation 2021 'sext' 'sext_ln132_9' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2022 [1/1] (0.00ns)   --->   "%cal_conv_addr_25 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_9" [conv.cpp:132]   --->   Operation 2022 'getelementptr' 'cal_conv_addr_25' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2023 [1/1] (1.86ns)   --->   "%add_ln133_9 = add i6 %zext_ln127_9, %zext_ln132_38" [conv.cpp:133]   --->   Operation 2023 'add' 'add_ln133_9' <Predicate = (!icmp_ln127_9)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln133_9 = zext i6 %add_ln133_9 to i64" [conv.cpp:133]   --->   Operation 2024 'zext' 'zext_ln133_9' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2025 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_9 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_9" [conv.cpp:133]   --->   Operation 2025 'getelementptr' 'conv_line_buffer_add_9' <Predicate = (!icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2026 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_37) nounwind" [conv.cpp:140]   --->   Operation 2026 'specregionend' 'empty_119' <Predicate = (icmp_ln127_9)> <Delay = 0.00>
ST_189 : Operation 2027 [1/1] (0.00ns)   --->   "br label %.preheader2.9" [conv.cpp:125]   --->   Operation 2027 'br' <Predicate = (icmp_ln127_9)> <Delay = 0.00>

State 190 <SV = 51> <Delay = 5.40>
ST_190 : Operation 2028 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 2028 'specloopname' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2029 [1/2] (3.25ns)   --->   "%img_load_42 = load i32* %img_addr_52, align 4" [conv.cpp:129]   --->   Operation 2029 'load' 'img_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_190 : Operation 2030 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_9, label %133, label %132" [conv.cpp:130]   --->   Operation 2030 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2031 [1/1] (2.15ns)   --->   "store i32 %img_load_42, i32* %cal_conv_addr_25, align 4" [conv.cpp:132]   --->   Operation 2031 'store' <Predicate = (icmp_ln130_9)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_190 : Operation 2032 [1/1] (0.00ns)   --->   "br label %132" [conv.cpp:134]   --->   Operation 2032 'br' <Predicate = (icmp_ln130_9)> <Delay = 0.00>
ST_190 : Operation 2033 [1/1] (2.15ns)   --->   "store i32 %img_load_42, i32* %conv_line_buffer_add_9, align 4" [conv.cpp:133]   --->   Operation 2033 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_190 : Operation 2034 [1/1] (0.00ns)   --->   "br label %131" [conv.cpp:127]   --->   Operation 2034 'br' <Predicate = true> <Delay = 0.00>

State 191 <SV = 50> <Delay = 3.25>
ST_191 : Operation 2035 [1/1] (0.00ns)   --->   "%i3_0_9 = phi i2 [ %add_ln143_9, %130 ], [ 0, %.preheader1.9.preheader ]" [conv.cpp:143]   --->   Operation 2035 'phi' 'i3_0_9' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2036 [1/1] (0.00ns)   --->   "%count_2_9 = phi i5 [ %add_ln144_9, %130 ], [ -16, %.preheader1.9.preheader ]" [conv.cpp:144]   --->   Operation 2036 'phi' 'count_2_9' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2037 [1/1] (0.93ns)   --->   "%icmp_ln143_9 = icmp eq i2 %i3_0_9, -1" [conv.cpp:143]   --->   Operation 2037 'icmp' 'icmp_ln143_9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2038 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2038 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2039 [1/1] (1.58ns)   --->   "%add_ln143_9 = add i2 %i3_0_9, 1" [conv.cpp:143]   --->   Operation 2039 'add' 'add_ln143_9' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2040 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_9, label %.preheader.9.preheader, label %130" [conv.cpp:143]   --->   Operation 2040 'br' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2041 [1/1] (1.86ns)   --->   "%add_ln144_9 = add i5 %count_2_9, 1" [conv.cpp:144]   --->   Operation 2041 'add' 'add_ln144_9' <Predicate = (!icmp_ln143_9)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln144_18 = zext i5 %count_2_9 to i64" [conv.cpp:144]   --->   Operation 2042 'zext' 'zext_ln144_18' <Predicate = (!icmp_ln143_9)> <Delay = 0.00>
ST_191 : Operation 2043 [1/1] (0.00ns)   --->   "%img_addr_51 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_18" [conv.cpp:144]   --->   Operation 2043 'getelementptr' 'img_addr_51' <Predicate = (!icmp_ln143_9)> <Delay = 0.00>
ST_191 : Operation 2044 [2/2] (3.25ns)   --->   "%img_load_9 = load i32* %img_addr_51, align 4" [conv.cpp:144]   --->   Operation 2044 'load' 'img_load_9' <Predicate = (!icmp_ln143_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_191 : Operation 2045 [1/1] (0.00ns)   --->   "%out_1_9 = alloca i32"   --->   Operation 2045 'alloca' 'out_1_9' <Predicate = (icmp_ln143_9)> <Delay = 0.00>
ST_191 : Operation 2046 [1/1] (0.00ns)   --->   "%count_3_9 = alloca i32"   --->   Operation 2046 'alloca' 'count_3_9' <Predicate = (icmp_ln143_9)> <Delay = 0.00>
ST_191 : Operation 2047 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_9" [conv.cpp:148]   --->   Operation 2047 'store' <Predicate = (icmp_ln143_9)> <Delay = 1.70>
ST_191 : Operation 2048 [1/1] (1.66ns)   --->   "store i32 %out_1_8_load, i32* %out_1_9" [conv.cpp:148]   --->   Operation 2048 'store' <Predicate = (icmp_ln143_9)> <Delay = 1.66>
ST_191 : Operation 2049 [1/1] (1.66ns)   --->   "br label %.preheader.9" [conv.cpp:148]   --->   Operation 2049 'br' <Predicate = (icmp_ln143_9)> <Delay = 1.66>

State 192 <SV = 51> <Delay = 5.40>
ST_192 : Operation 2050 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 2050 'specloopname' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2051 [1/2] (3.25ns)   --->   "%img_load_9 = load i32* %img_addr_51, align 4" [conv.cpp:144]   --->   Operation 2051 'load' 'img_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_192 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln144_34 = zext i2 %i3_0_9 to i4" [conv.cpp:144]   --->   Operation 2052 'zext' 'zext_ln144_34' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2053 [1/1] (1.77ns)   --->   "%add_ln144_25 = add i4 %zext_ln144_34, 6" [conv.cpp:144]   --->   Operation 2053 'add' 'add_ln144_25' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln144_35 = zext i4 %add_ln144_25 to i64" [conv.cpp:144]   --->   Operation 2054 'zext' 'zext_ln144_35' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2055 [1/1] (0.00ns)   --->   "%cal_conv_addr_9 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_35" [conv.cpp:144]   --->   Operation 2055 'getelementptr' 'cal_conv_addr_9' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2056 [1/1] (2.15ns)   --->   "store i32 %img_load_9, i32* %cal_conv_addr_9, align 4" [conv.cpp:144]   --->   Operation 2056 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_192 : Operation 2057 [1/1] (0.00ns)   --->   "br label %.preheader1.9" [conv.cpp:143]   --->   Operation 2057 'br' <Predicate = true> <Delay = 0.00>

State 193 <SV = 51> <Delay = 1.94>
ST_193 : Operation 2058 [1/1] (0.00ns)   --->   "%i4_0_9 = phi i3 [ %add_ln148_9, %single_conv_test_label17_end9 ], [ 0, %.preheader.9.preheader ]" [conv.cpp:148]   --->   Operation 2058 'phi' 'i4_0_9' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2059 [1/1] (0.00ns)   --->   "%out_1_9_load = load i32* %out_1_9"   --->   Operation 2059 'load' 'out_1_9_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2060 [1/1] (1.18ns)   --->   "%icmp_ln148_9 = icmp eq i3 %i4_0_9, -2" [conv.cpp:148]   --->   Operation 2060 'icmp' 'icmp_ln148_9' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2061 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2061 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2062 [1/1] (1.68ns)   --->   "%add_ln148_9 = add i3 %i4_0_9, 1" [conv.cpp:148]   --->   Operation 2062 'add' 'add_ln148_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2063 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_9, label %single_conv_test_label119, label %single_conv_test_label17_begin9" [conv.cpp:148]   --->   Operation 2063 'br' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2064 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2064 'specloopname' <Predicate = (!icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2065 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_104 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_9, i3 0)" [conv.cpp:171]   --->   Operation 2066 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln171_27 = zext i6 %tmp_104 to i7" [conv.cpp:171]   --->   Operation 2067 'zext' 'zext_ln171_27' <Predicate = (!icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_105 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_9, i1 false)" [conv.cpp:171]   --->   Operation 2068 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln171_28 = zext i4 %tmp_105 to i7" [conv.cpp:171]   --->   Operation 2069 'zext' 'zext_ln171_28' <Predicate = (!icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2070 [1/1] (1.94ns)   --->   "%sub_ln171_9 = sub i7 %zext_ln171_27, %zext_ln171_28" [conv.cpp:171]   --->   Operation 2070 'sub' 'sub_ln171_9' <Predicate = (!icmp_ln148_9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2071 [1/1] (1.66ns)   --->   "br label %138" [conv.cpp:150]   --->   Operation 2071 'br' <Predicate = (!icmp_ln148_9)> <Delay = 1.66>
ST_193 : Operation 2072 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_34) nounwind" [conv.cpp:200]   --->   Operation 2072 'specregionend' 'empty_115' <Predicate = (icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 2073 'specregionbegin' 'tmp_38' <Predicate = (icmp_ln148_9)> <Delay = 0.00>
ST_193 : Operation 2074 [1/1] (1.66ns)   --->   "br label %150" [conv.cpp:117]   --->   Operation 2074 'br' <Predicate = (icmp_ln148_9)> <Delay = 1.66>

State 194 <SV = 52> <Delay = 4.41>
ST_194 : Operation 2075 [1/1] (0.00ns)   --->   "%j5_0_9 = phi i3 [ 0, %single_conv_test_label17_begin9 ], [ %add_ln150_9, %single_conv_test_label18_end9 ]" [conv.cpp:150]   --->   Operation 2075 'phi' 'j5_0_9' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2076 [1/1] (0.00ns)   --->   "%out_1_9_load_1 = load i32* %out_1_9"   --->   Operation 2076 'load' 'out_1_9_load_1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2077 [1/1] (0.00ns)   --->   "%count_3_9_load = load i32* %count_3_9" [conv.cpp:156]   --->   Operation 2077 'load' 'count_3_9_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2078 [1/1] (1.18ns)   --->   "%icmp_ln150_9 = icmp eq i3 %j5_0_9, -2" [conv.cpp:150]   --->   Operation 2078 'icmp' 'icmp_ln150_9' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2079 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2079 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2080 [1/1] (1.68ns)   --->   "%add_ln150_9 = add i3 %j5_0_9, 1" [conv.cpp:150]   --->   Operation 2080 'add' 'add_ln150_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2081 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_9, label %single_conv_test_label17_end9, label %single_conv_test_label18_begin9" [conv.cpp:150]   --->   Operation 2081 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2082 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2082 'specloopname' <Predicate = (!icmp_ln150_9)> <Delay = 0.00>
ST_194 : Operation 2083 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2083 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln150_9)> <Delay = 0.00>
ST_194 : Operation 2084 [1/1] (1.18ns)   --->   "%icmp_ln153_9 = icmp ult i3 %j5_0_9, -3" [conv.cpp:153]   --->   Operation 2084 'icmp' 'icmp_ln153_9' <Predicate = (!icmp_ln150_9)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2085 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_9, label %139, label %141" [conv.cpp:153]   --->   Operation 2085 'br' <Predicate = (!icmp_ln150_9)> <Delay = 0.00>
ST_194 : Operation 2086 [1/1] (2.70ns)   --->   "%add_ln129_25 = add i32 %count_3_9_load, 3" [conv.cpp:129]   --->   Operation 2086 'add' 'add_ln129_25' <Predicate = (!icmp_ln150_9 & !icmp_ln153_9)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2087 [1/1] (1.66ns)   --->   "br label %140" [conv.cpp:161]   --->   Operation 2087 'br' <Predicate = (!icmp_ln150_9 & !icmp_ln153_9)> <Delay = 1.66>
ST_194 : Operation 2088 [2/2] (2.64ns)   --->   "%out_9 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2088 'call' 'out_9' <Predicate = (!icmp_ln150_9 & icmp_ln153_9)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 2089 [1/1] (2.70ns)   --->   "%add_ln156_9 = add nsw i32 %count_3_9_load, 1" [conv.cpp:156]   --->   Operation 2089 'add' 'add_ln156_9' <Predicate = (!icmp_ln150_9 & icmp_ln153_9)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2090 [1/1] (1.70ns)   --->   "store i32 %add_ln156_9, i32* %count_3_9" [conv.cpp:158]   --->   Operation 2090 'store' <Predicate = (!icmp_ln150_9 & icmp_ln153_9)> <Delay = 1.70>
ST_194 : Operation 2091 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_39) nounwind" [conv.cpp:198]   --->   Operation 2091 'specregionend' 'empty_123' <Predicate = (icmp_ln150_9)> <Delay = 0.00>
ST_194 : Operation 2092 [1/1] (0.00ns)   --->   "br label %.preheader.9" [conv.cpp:148]   --->   Operation 2092 'br' <Predicate = (icmp_ln150_9)> <Delay = 0.00>

State 195 <SV = 53> <Delay = 2.64>
ST_195 : Operation 2093 [1/1] (0.00ns)   --->   "%count_5_9 = phi i32 [ %count_3_9_load, %141 ], [ %add_ln166_9, %._crit_edge.9 ]" [conv.cpp:156]   --->   Operation 2093 'phi' 'count_5_9' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2094 [1/1] (0.00ns)   --->   "%out_3_9 = phi i32 [ %out_1_9_load_1, %141 ], [ %out_4_9, %._crit_edge.9 ]" [conv.cpp:164]   --->   Operation 2094 'phi' 'out_3_9' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2095 [1/1] (0.00ns)   --->   "%i17_0_9 = phi i2 [ 0, %141 ], [ %add_ln161_9, %._crit_edge.9 ]" [conv.cpp:161]   --->   Operation 2095 'phi' 'i17_0_9' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2096 [1/1] (0.93ns)   --->   "%icmp_ln161_9 = icmp eq i2 %i17_0_9, -1" [conv.cpp:161]   --->   Operation 2096 'icmp' 'icmp_ln161_9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2097 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2097 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2098 [1/1] (1.58ns)   --->   "%add_ln161_9 = add i2 %i17_0_9, 1" [conv.cpp:161]   --->   Operation 2098 'add' 'add_ln161_9' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2099 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_9, label %single_conv_test_label18_end9.loopexit, label %142" [conv.cpp:161]   --->   Operation 2099 'br' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 2100 'specloopname' <Predicate = (!icmp_ln161_9)> <Delay = 0.00>
ST_195 : Operation 2101 [1/1] (0.93ns)   --->   "%icmp_ln163_9 = icmp eq i2 %i17_0_9, 0" [conv.cpp:163]   --->   Operation 2101 'icmp' 'icmp_ln163_9' <Predicate = (!icmp_ln161_9)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2102 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_9, label %143, label %._crit_edge.9" [conv.cpp:163]   --->   Operation 2102 'br' <Predicate = (!icmp_ln161_9)> <Delay = 1.66>
ST_195 : Operation 2103 [2/2] (2.64ns)   --->   "%out_6_9 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2103 'call' 'out_6_9' <Predicate = (!icmp_ln161_9 & icmp_ln163_9)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_195 : Operation 2104 [1/1] (1.70ns)   --->   "store i32 %add_ln129_25, i32* %count_3_9" [conv.cpp:129]   --->   Operation 2104 'store' <Predicate = (icmp_ln161_9)> <Delay = 1.70>
ST_195 : Operation 2105 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end9"   --->   Operation 2105 'br' <Predicate = (icmp_ln161_9)> <Delay = 1.66>

State 196 <SV = 54> <Delay = 3.25>
ST_196 : Operation 2106 [1/2] (0.00ns)   --->   "%out_6_9 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2106 'call' 'out_6_9' <Predicate = (icmp_ln163_9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_196 : Operation 2107 [1/1] (1.66ns)   --->   "br label %._crit_edge.9" [conv.cpp:165]   --->   Operation 2107 'br' <Predicate = (icmp_ln163_9)> <Delay = 1.66>
ST_196 : Operation 2108 [1/1] (2.70ns)   --->   "%add_ln166_9 = add nsw i32 %count_5_9, 1" [conv.cpp:166]   --->   Operation 2108 'add' 'add_ln166_9' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln166_9 = sext i32 %count_5_9 to i64" [conv.cpp:166]   --->   Operation 2109 'sext' 'sext_ln166_9' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2110 [1/1] (0.00ns)   --->   "%img_addr_57 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_9" [conv.cpp:166]   --->   Operation 2110 'getelementptr' 'img_addr_57' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2111 [2/2] (3.25ns)   --->   "%img_load_46 = load i32* %img_addr_57, align 4" [conv.cpp:166]   --->   Operation 2111 'load' 'img_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 197 <SV = 55> <Delay = 5.90>
ST_197 : Operation 2112 [1/1] (0.00ns)   --->   "%out_4_9 = phi i32 [ %out_6_9, %143 ], [ %out_3_9, %142 ]" [conv.cpp:164]   --->   Operation 2112 'phi' 'out_4_9' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2113 [1/2] (3.25ns)   --->   "%img_load_46 = load i32* %img_addr_57, align 4" [conv.cpp:166]   --->   Operation 2113 'load' 'img_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_197 : Operation 2114 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_46)" [conv.cpp:167]   --->   Operation 2114 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 56> <Delay = 0.00>
ST_198 : Operation 2115 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_46)" [conv.cpp:167]   --->   Operation 2115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_198 : Operation 2116 [1/1] (0.00ns)   --->   "br label %140" [conv.cpp:161]   --->   Operation 2116 'br' <Predicate = true> <Delay = 0.00>

State 199 <SV = 53> <Delay = 3.25>
ST_199 : Operation 2117 [1/2] (0.00ns)   --->   "%out_9 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2117 'call' 'out_9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln156_9 = sext i32 %count_3_9_load to i64" [conv.cpp:156]   --->   Operation 2118 'sext' 'sext_ln156_9' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2119 [1/1] (0.00ns)   --->   "%img_addr_54 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_9" [conv.cpp:156]   --->   Operation 2119 'getelementptr' 'img_addr_54' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2120 [2/2] (3.25ns)   --->   "%img_load_44 = load i32* %img_addr_54, align 4" [conv.cpp:156]   --->   Operation 2120 'load' 'img_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 200 <SV = 54> <Delay = 5.90>
ST_200 : Operation 2121 [1/2] (3.25ns)   --->   "%img_load_44 = load i32* %img_addr_54, align 4" [conv.cpp:156]   --->   Operation 2121 'load' 'img_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_200 : Operation 2122 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_44)" [conv.cpp:157]   --->   Operation 2122 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 55> <Delay = 5.28>
ST_201 : Operation 2123 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_44)" [conv.cpp:157]   --->   Operation 2123 'call' <Predicate = (icmp_ln153_9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_201 : Operation 2124 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end9" [conv.cpp:158]   --->   Operation 2124 'br' <Predicate = (icmp_ln153_9)> <Delay = 1.66>
ST_201 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln171_29 = zext i3 %j5_0_9 to i7" [conv.cpp:171]   --->   Operation 2125 'zext' 'zext_ln171_29' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2126 [1/1] (2.03ns)   --->   "%add_ln171_24 = add i7 %sub_ln171_9, %zext_ln171_29" [conv.cpp:171]   --->   Operation 2126 'add' 'add_ln171_24' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln171_9 = sext i7 %add_ln171_24 to i64" [conv.cpp:171]   --->   Operation 2127 'sext' 'sext_ln171_9' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2128 [1/1] (0.00ns)   --->   "%conv_output_addr_10 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_9" [conv.cpp:171]   --->   Operation 2128 'getelementptr' 'conv_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2129 [2/2] (3.25ns)   --->   "%conv_output_load_9 = load i32* %conv_output_addr_10, align 4" [conv.cpp:171]   --->   Operation 2129 'load' 'conv_output_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 202 <SV = 56> <Delay = 5.95>
ST_202 : Operation 2130 [1/1] (0.00ns)   --->   "%out_5_9 = phi i32 [ %out_9, %139 ], [ %out_3_9, %single_conv_test_label18_end9.loopexit ]" [conv.cpp:155]   --->   Operation 2130 'phi' 'out_5_9' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2131 [1/2] (3.25ns)   --->   "%conv_output_load_9 = load i32* %conv_output_addr_10, align 4" [conv.cpp:171]   --->   Operation 2131 'load' 'conv_output_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_202 : Operation 2132 [1/1] (2.70ns)   --->   "%add_ln171_9 = add nsw i32 %out_5_9, %conv_output_load_9" [conv.cpp:171]   --->   Operation 2132 'add' 'add_ln171_9' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2133 [1/1] (1.66ns)   --->   "store i32 %out_5_9, i32* %out_1_9" [conv.cpp:150]   --->   Operation 2133 'store' <Predicate = true> <Delay = 1.66>

State 203 <SV = 57> <Delay = 3.25>
ST_203 : Operation 2134 [1/1] (3.25ns)   --->   "store i32 %add_ln171_9, i32* %conv_output_addr_10, align 4" [conv.cpp:171]   --->   Operation 2134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_203 : Operation 2135 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_40) nounwind" [conv.cpp:197]   --->   Operation 2135 'specregionend' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2136 [1/1] (0.00ns)   --->   "br label %138" [conv.cpp:150]   --->   Operation 2136 'br' <Predicate = true> <Delay = 0.00>

State 204 <SV = 52> <Delay = 3.25>
ST_204 : Operation 2137 [1/1] (0.00ns)   --->   "%img_i_0_10 = phi i7 [ 0, %single_conv_test_label119 ], [ %add_ln117_10, %151 ]" [conv.cpp:117]   --->   Operation 2137 'phi' 'img_i_0_10' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2138 [1/1] (1.46ns)   --->   "%icmp_ln117_10 = icmp eq i7 %img_i_0_10, -64" [conv.cpp:117]   --->   Operation 2138 'icmp' 'icmp_ln117_10' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2139 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 2139 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2140 [1/1] (2.03ns)   --->   "%add_ln117_10 = add i7 %img_i_0_10, 1" [conv.cpp:117]   --->   Operation 2140 'add' 'add_ln117_10' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_10, label %.preheader3.10.preheader, label %151" [conv.cpp:117]   --->   Operation 2141 'br' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2142 [1/1] (0.00ns)   --->   "%or_ln118_4 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -3, i7 %img_i_0_10)" [conv.cpp:118]   --->   Operation 2142 'bitconcatenate' 'or_ln118_4' <Predicate = (!icmp_ln117_10)> <Delay = 0.00>
ST_204 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln118_19 = zext i10 %or_ln118_4 to i64" [conv.cpp:118]   --->   Operation 2143 'zext' 'zext_ln118_19' <Predicate = (!icmp_ln117_10)> <Delay = 0.00>
ST_204 : Operation 2144 [1/1] (0.00ns)   --->   "%imgtotal_addr_10 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_19" [conv.cpp:118]   --->   Operation 2144 'getelementptr' 'imgtotal_addr_10' <Predicate = (!icmp_ln117_10)> <Delay = 0.00>
ST_204 : Operation 2145 [2/2] (3.25ns)   --->   "%imgtotal_load_10 = load i32* %imgtotal_addr_10, align 4" [conv.cpp:118]   --->   Operation 2145 'load' 'imgtotal_load_10' <Predicate = (!icmp_ln117_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_204 : Operation 2146 [1/1] (1.66ns)   --->   "br label %.preheader3.10" [conv.cpp:120]   --->   Operation 2146 'br' <Predicate = (icmp_ln117_10)> <Delay = 1.66>

State 205 <SV = 53> <Delay = 6.51>
ST_205 : Operation 2147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 2147 'specloopname' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2148 [1/2] (3.25ns)   --->   "%imgtotal_load_10 = load i32* %imgtotal_addr_10, align 4" [conv.cpp:118]   --->   Operation 2148 'load' 'imgtotal_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_205 : Operation 2149 [1/1] (0.00ns)   --->   "%zext_ln118_20 = zext i7 %img_i_0_10 to i64" [conv.cpp:118]   --->   Operation 2149 'zext' 'zext_ln118_20' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2150 [1/1] (0.00ns)   --->   "%img_addr_10 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_20" [conv.cpp:118]   --->   Operation 2150 'getelementptr' 'img_addr_10' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2151 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_10, i32* %img_addr_10, align 4" [conv.cpp:118]   --->   Operation 2151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_205 : Operation 2152 [1/1] (0.00ns)   --->   "br label %150" [conv.cpp:117]   --->   Operation 2152 'br' <Predicate = true> <Delay = 0.00>

State 206 <SV = 53> <Delay = 3.25>
ST_206 : Operation 2153 [1/1] (0.00ns)   --->   "%ker_i_0_10 = phi i4 [ %add_ln120_10, %149 ], [ 0, %.preheader3.10.preheader ]" [conv.cpp:120]   --->   Operation 2153 'phi' 'ker_i_0_10' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2154 [1/1] (1.44ns)   --->   "%icmp_ln120_10 = icmp eq i4 %ker_i_0_10, -7" [conv.cpp:120]   --->   Operation 2154 'icmp' 'icmp_ln120_10' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2155 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2155 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2156 [1/1] (1.77ns)   --->   "%add_ln120_10 = add i4 %ker_i_0_10, 1" [conv.cpp:120]   --->   Operation 2156 'add' 'add_ln120_10' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_10, label %.preheader2.10.preheader, label %149" [conv.cpp:120]   --->   Operation 2157 'br' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln121_10 = zext i4 %ker_i_0_10 to i64" [conv.cpp:121]   --->   Operation 2158 'zext' 'zext_ln121_10' <Predicate = (!icmp_ln120_10)> <Delay = 0.00>
ST_206 : Operation 2159 [1/1] (0.00ns)   --->   "%weitotal_addr_10 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_10" [conv.cpp:121]   --->   Operation 2159 'getelementptr' 'weitotal_addr_10' <Predicate = (!icmp_ln120_10)> <Delay = 0.00>
ST_206 : Operation 2160 [2/2] (3.25ns)   --->   "%weitotal_load_10 = load i32* %weitotal_addr_10, align 4" [conv.cpp:121]   --->   Operation 2160 'load' 'weitotal_load_10' <Predicate = (!icmp_ln120_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_206 : Operation 2161 [1/1] (1.66ns)   --->   "br label %.preheader2.10" [conv.cpp:125]   --->   Operation 2161 'br' <Predicate = (icmp_ln120_10)> <Delay = 1.66>

State 207 <SV = 54> <Delay = 5.40>
ST_207 : Operation 2162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 2162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2163 [1/2] (3.25ns)   --->   "%weitotal_load_10 = load i32* %weitotal_addr_10, align 4" [conv.cpp:121]   --->   Operation 2163 'load' 'weitotal_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_207 : Operation 2164 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_10" [conv.cpp:121]   --->   Operation 2164 'getelementptr' 'kernel_addr_10' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2165 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_10, i32* %kernel_addr_10, align 4" [conv.cpp:121]   --->   Operation 2165 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_207 : Operation 2166 [1/1] (0.00ns)   --->   "br label %.preheader3.10" [conv.cpp:120]   --->   Operation 2166 'br' <Predicate = true> <Delay = 0.00>

State 208 <SV = 54> <Delay = 1.86>
ST_208 : Operation 2167 [1/1] (0.00ns)   --->   "%i1_0_10 = phi i2 [ %add_ln125_10, %single_conv_test_label14_end10 ], [ 0, %.preheader2.10.preheader ]" [conv.cpp:125]   --->   Operation 2167 'phi' 'i1_0_10' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2168 [1/1] (0.00ns)   --->   "%count_0_10 = phi i5 [ %add_ln127_10, %single_conv_test_label14_end10 ], [ 0, %.preheader2.10.preheader ]" [conv.cpp:127]   --->   Operation 2168 'phi' 'count_0_10' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2169 [1/1] (0.93ns)   --->   "%icmp_ln125_10 = icmp eq i2 %i1_0_10, -2" [conv.cpp:125]   --->   Operation 2169 'icmp' 'icmp_ln125_10' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2170 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2170 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2171 [1/1] (1.58ns)   --->   "%add_ln125_10 = add i2 %i1_0_10, 1" [conv.cpp:125]   --->   Operation 2171 'add' 'add_ln125_10' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_10, label %.preheader1.10.preheader, label %single_conv_test_label14_begin10" [conv.cpp:125]   --->   Operation 2172 'br' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2173 'specloopname' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2174 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2174 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2175 [1/1] (1.86ns)   --->   "%add_ln127_10 = add i5 %count_0_10, 8" [conv.cpp:127]   --->   Operation 2175 'add' 'add_ln127_10' <Predicate = (!icmp_ln125_10)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln132_40 = zext i2 %i1_0_10 to i5" [conv.cpp:132]   --->   Operation 2176 'zext' 'zext_ln132_40' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_106 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_10, i2 0)" [conv.cpp:132]   --->   Operation 2177 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln132_41 = zext i4 %tmp_106 to i5" [conv.cpp:132]   --->   Operation 2178 'zext' 'zext_ln132_41' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2179 [1/1] (1.77ns)   --->   "%sub_ln132_10 = sub i5 %zext_ln132_41, %zext_ln132_40" [conv.cpp:132]   --->   Operation 2179 'sub' 'sub_ln132_10' <Predicate = (!icmp_ln125_10)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_107 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_10, i3 0)" [conv.cpp:133]   --->   Operation 2180 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln127_10 = zext i5 %tmp_107 to i6" [conv.cpp:127]   --->   Operation 2181 'zext' 'zext_ln127_10' <Predicate = (!icmp_ln125_10)> <Delay = 0.00>
ST_208 : Operation 2182 [1/1] (1.66ns)   --->   "br label %145" [conv.cpp:127]   --->   Operation 2182 'br' <Predicate = (!icmp_ln125_10)> <Delay = 1.66>
ST_208 : Operation 2183 [1/1] (1.66ns)   --->   "br label %.preheader1.10" [conv.cpp:143]   --->   Operation 2183 'br' <Predicate = (icmp_ln125_10)> <Delay = 1.66>

State 209 <SV = 55> <Delay = 3.25>
ST_209 : Operation 2184 [1/1] (0.00ns)   --->   "%j2_0_10 = phi i4 [ 0, %single_conv_test_label14_begin10 ], [ %add_ln127_26, %146 ]" [conv.cpp:127]   --->   Operation 2184 'phi' 'j2_0_10' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2185 [1/1] (0.00ns)   --->   "%count_1_10 = phi i5 [ %count_0_10, %single_conv_test_label14_begin10 ], [ %add_ln129_10, %146 ]" [conv.cpp:127]   --->   Operation 2185 'phi' 'count_1_10' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2186 [1/1] (1.44ns)   --->   "%icmp_ln127_10 = icmp eq i4 %j2_0_10, -8" [conv.cpp:127]   --->   Operation 2186 'icmp' 'icmp_ln127_10' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2187 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2187 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2188 [1/1] (1.77ns)   --->   "%add_ln127_26 = add i4 %j2_0_10, 1" [conv.cpp:127]   --->   Operation 2188 'add' 'add_ln127_26' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_10, label %single_conv_test_label14_end10, label %148" [conv.cpp:127]   --->   Operation 2189 'br' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2190 [1/1] (1.86ns)   --->   "%add_ln129_10 = add i5 %count_1_10, 1" [conv.cpp:129]   --->   Operation 2190 'add' 'add_ln129_10' <Predicate = (!icmp_ln127_10)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln129_10 = zext i5 %count_1_10 to i64" [conv.cpp:129]   --->   Operation 2191 'zext' 'zext_ln129_10' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2192 [1/1] (0.00ns)   --->   "%img_addr_56 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_10" [conv.cpp:129]   --->   Operation 2192 'getelementptr' 'img_addr_56' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2193 [2/2] (3.25ns)   --->   "%img_load_45 = load i32* %img_addr_56, align 4" [conv.cpp:129]   --->   Operation 2193 'load' 'img_load_45' <Predicate = (!icmp_ln127_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_209 : Operation 2194 [1/1] (1.44ns)   --->   "%icmp_ln130_10 = icmp ult i4 %j2_0_10, 3" [conv.cpp:130]   --->   Operation 2194 'icmp' 'icmp_ln130_10' <Predicate = (!icmp_ln127_10)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln132_42 = zext i4 %j2_0_10 to i6" [conv.cpp:132]   --->   Operation 2195 'zext' 'zext_ln132_42' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln132_43 = zext i4 %j2_0_10 to i5" [conv.cpp:132]   --->   Operation 2196 'zext' 'zext_ln132_43' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2197 [1/1] (1.86ns)   --->   "%add_ln132_10 = add i5 %sub_ln132_10, %zext_ln132_43" [conv.cpp:132]   --->   Operation 2197 'add' 'add_ln132_10' <Predicate = (!icmp_ln127_10)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln132_10 = sext i5 %add_ln132_10 to i64" [conv.cpp:132]   --->   Operation 2198 'sext' 'sext_ln132_10' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2199 [1/1] (0.00ns)   --->   "%cal_conv_addr_26 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_10" [conv.cpp:132]   --->   Operation 2199 'getelementptr' 'cal_conv_addr_26' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2200 [1/1] (1.86ns)   --->   "%add_ln133_10 = add i6 %zext_ln127_10, %zext_ln132_42" [conv.cpp:133]   --->   Operation 2200 'add' 'add_ln133_10' <Predicate = (!icmp_ln127_10)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln133_10 = zext i6 %add_ln133_10 to i64" [conv.cpp:133]   --->   Operation 2201 'zext' 'zext_ln133_10' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2202 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_10 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_10" [conv.cpp:133]   --->   Operation 2202 'getelementptr' 'conv_line_buffer_add_10' <Predicate = (!icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2203 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_41) nounwind" [conv.cpp:140]   --->   Operation 2203 'specregionend' 'empty_131' <Predicate = (icmp_ln127_10)> <Delay = 0.00>
ST_209 : Operation 2204 [1/1] (0.00ns)   --->   "br label %.preheader2.10" [conv.cpp:125]   --->   Operation 2204 'br' <Predicate = (icmp_ln127_10)> <Delay = 0.00>

State 210 <SV = 56> <Delay = 5.40>
ST_210 : Operation 2205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 2205 'specloopname' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2206 [1/2] (3.25ns)   --->   "%img_load_45 = load i32* %img_addr_56, align 4" [conv.cpp:129]   --->   Operation 2206 'load' 'img_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_210 : Operation 2207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_10, label %147, label %146" [conv.cpp:130]   --->   Operation 2207 'br' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2208 [1/1] (2.15ns)   --->   "store i32 %img_load_45, i32* %cal_conv_addr_26, align 4" [conv.cpp:132]   --->   Operation 2208 'store' <Predicate = (icmp_ln130_10)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_210 : Operation 2209 [1/1] (0.00ns)   --->   "br label %146" [conv.cpp:134]   --->   Operation 2209 'br' <Predicate = (icmp_ln130_10)> <Delay = 0.00>
ST_210 : Operation 2210 [1/1] (2.15ns)   --->   "store i32 %img_load_45, i32* %conv_line_buffer_add_10, align 4" [conv.cpp:133]   --->   Operation 2210 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_210 : Operation 2211 [1/1] (0.00ns)   --->   "br label %145" [conv.cpp:127]   --->   Operation 2211 'br' <Predicate = true> <Delay = 0.00>

State 211 <SV = 55> <Delay = 3.25>
ST_211 : Operation 2212 [1/1] (0.00ns)   --->   "%i3_0_10 = phi i2 [ %add_ln143_10, %144 ], [ 0, %.preheader1.10.preheader ]" [conv.cpp:143]   --->   Operation 2212 'phi' 'i3_0_10' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2213 [1/1] (0.00ns)   --->   "%count_2_10 = phi i5 [ %add_ln144_10, %144 ], [ -16, %.preheader1.10.preheader ]" [conv.cpp:144]   --->   Operation 2213 'phi' 'count_2_10' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2214 [1/1] (0.93ns)   --->   "%icmp_ln143_10 = icmp eq i2 %i3_0_10, -1" [conv.cpp:143]   --->   Operation 2214 'icmp' 'icmp_ln143_10' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2215 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2215 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2216 [1/1] (1.58ns)   --->   "%add_ln143_10 = add i2 %i3_0_10, 1" [conv.cpp:143]   --->   Operation 2216 'add' 'add_ln143_10' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_10, label %.preheader.10.preheader, label %144" [conv.cpp:143]   --->   Operation 2217 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2218 [1/1] (1.86ns)   --->   "%add_ln144_10 = add i5 %count_2_10, 1" [conv.cpp:144]   --->   Operation 2218 'add' 'add_ln144_10' <Predicate = (!icmp_ln143_10)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln144_20 = zext i5 %count_2_10 to i64" [conv.cpp:144]   --->   Operation 2219 'zext' 'zext_ln144_20' <Predicate = (!icmp_ln143_10)> <Delay = 0.00>
ST_211 : Operation 2220 [1/1] (0.00ns)   --->   "%img_addr_55 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_20" [conv.cpp:144]   --->   Operation 2220 'getelementptr' 'img_addr_55' <Predicate = (!icmp_ln143_10)> <Delay = 0.00>
ST_211 : Operation 2221 [2/2] (3.25ns)   --->   "%img_load_10 = load i32* %img_addr_55, align 4" [conv.cpp:144]   --->   Operation 2221 'load' 'img_load_10' <Predicate = (!icmp_ln143_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_211 : Operation 2222 [1/1] (0.00ns)   --->   "%out_1_10 = alloca i32"   --->   Operation 2222 'alloca' 'out_1_10' <Predicate = (icmp_ln143_10)> <Delay = 0.00>
ST_211 : Operation 2223 [1/1] (0.00ns)   --->   "%count_3_10 = alloca i32"   --->   Operation 2223 'alloca' 'count_3_10' <Predicate = (icmp_ln143_10)> <Delay = 0.00>
ST_211 : Operation 2224 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_10" [conv.cpp:148]   --->   Operation 2224 'store' <Predicate = (icmp_ln143_10)> <Delay = 1.70>
ST_211 : Operation 2225 [1/1] (1.66ns)   --->   "store i32 %out_1_9_load, i32* %out_1_10" [conv.cpp:148]   --->   Operation 2225 'store' <Predicate = (icmp_ln143_10)> <Delay = 1.66>
ST_211 : Operation 2226 [1/1] (1.66ns)   --->   "br label %.preheader.10" [conv.cpp:148]   --->   Operation 2226 'br' <Predicate = (icmp_ln143_10)> <Delay = 1.66>

State 212 <SV = 56> <Delay = 5.40>
ST_212 : Operation 2227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 2227 'specloopname' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2228 [1/2] (3.25ns)   --->   "%img_load_10 = load i32* %img_addr_55, align 4" [conv.cpp:144]   --->   Operation 2228 'load' 'img_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_212 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln144_36 = zext i2 %i3_0_10 to i4" [conv.cpp:144]   --->   Operation 2229 'zext' 'zext_ln144_36' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2230 [1/1] (1.77ns)   --->   "%add_ln144_26 = add i4 %zext_ln144_36, 6" [conv.cpp:144]   --->   Operation 2230 'add' 'add_ln144_26' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln144_37 = zext i4 %add_ln144_26 to i64" [conv.cpp:144]   --->   Operation 2231 'zext' 'zext_ln144_37' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2232 [1/1] (0.00ns)   --->   "%cal_conv_addr_10 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_37" [conv.cpp:144]   --->   Operation 2232 'getelementptr' 'cal_conv_addr_10' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2233 [1/1] (2.15ns)   --->   "store i32 %img_load_10, i32* %cal_conv_addr_10, align 4" [conv.cpp:144]   --->   Operation 2233 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_212 : Operation 2234 [1/1] (0.00ns)   --->   "br label %.preheader1.10" [conv.cpp:143]   --->   Operation 2234 'br' <Predicate = true> <Delay = 0.00>

State 213 <SV = 56> <Delay = 1.94>
ST_213 : Operation 2235 [1/1] (0.00ns)   --->   "%i4_0_10 = phi i3 [ %add_ln148_10, %single_conv_test_label17_end10 ], [ 0, %.preheader.10.preheader ]" [conv.cpp:148]   --->   Operation 2235 'phi' 'i4_0_10' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2236 [1/1] (0.00ns)   --->   "%out_1_10_load = load i32* %out_1_10"   --->   Operation 2236 'load' 'out_1_10_load' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2237 [1/1] (1.18ns)   --->   "%icmp_ln148_10 = icmp eq i3 %i4_0_10, -2" [conv.cpp:148]   --->   Operation 2237 'icmp' 'icmp_ln148_10' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2238 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2238 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2239 [1/1] (1.68ns)   --->   "%add_ln148_10 = add i3 %i4_0_10, 1" [conv.cpp:148]   --->   Operation 2239 'add' 'add_ln148_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2240 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_10, label %single_conv_test_label1110, label %single_conv_test_label17_begin10" [conv.cpp:148]   --->   Operation 2240 'br' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2241 'specloopname' <Predicate = (!icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2242 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_108 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_10, i3 0)" [conv.cpp:171]   --->   Operation 2243 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln171_30 = zext i6 %tmp_108 to i7" [conv.cpp:171]   --->   Operation 2244 'zext' 'zext_ln171_30' <Predicate = (!icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_109 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_10, i1 false)" [conv.cpp:171]   --->   Operation 2245 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln171_32 = zext i4 %tmp_109 to i7" [conv.cpp:171]   --->   Operation 2246 'zext' 'zext_ln171_32' <Predicate = (!icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2247 [1/1] (1.94ns)   --->   "%sub_ln171_10 = sub i7 %zext_ln171_30, %zext_ln171_32" [conv.cpp:171]   --->   Operation 2247 'sub' 'sub_ln171_10' <Predicate = (!icmp_ln148_10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2248 [1/1] (1.66ns)   --->   "br label %152" [conv.cpp:150]   --->   Operation 2248 'br' <Predicate = (!icmp_ln148_10)> <Delay = 1.66>
ST_213 : Operation 2249 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_38) nounwind" [conv.cpp:200]   --->   Operation 2249 'specregionend' 'empty_127' <Predicate = (icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 2250 'specregionbegin' 'tmp_42' <Predicate = (icmp_ln148_10)> <Delay = 0.00>
ST_213 : Operation 2251 [1/1] (1.66ns)   --->   "br label %164" [conv.cpp:117]   --->   Operation 2251 'br' <Predicate = (icmp_ln148_10)> <Delay = 1.66>

State 214 <SV = 57> <Delay = 4.41>
ST_214 : Operation 2252 [1/1] (0.00ns)   --->   "%j5_0_10 = phi i3 [ 0, %single_conv_test_label17_begin10 ], [ %add_ln150_10, %single_conv_test_label18_end10 ]" [conv.cpp:150]   --->   Operation 2252 'phi' 'j5_0_10' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2253 [1/1] (0.00ns)   --->   "%out_1_10_load_1 = load i32* %out_1_10"   --->   Operation 2253 'load' 'out_1_10_load_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2254 [1/1] (0.00ns)   --->   "%count_3_10_load = load i32* %count_3_10" [conv.cpp:156]   --->   Operation 2254 'load' 'count_3_10_load' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2255 [1/1] (1.18ns)   --->   "%icmp_ln150_10 = icmp eq i3 %j5_0_10, -2" [conv.cpp:150]   --->   Operation 2255 'icmp' 'icmp_ln150_10' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2256 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2256 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2257 [1/1] (1.68ns)   --->   "%add_ln150_10 = add i3 %j5_0_10, 1" [conv.cpp:150]   --->   Operation 2257 'add' 'add_ln150_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_10, label %single_conv_test_label17_end10, label %single_conv_test_label18_begin10" [conv.cpp:150]   --->   Operation 2258 'br' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2259 'specloopname' <Predicate = (!icmp_ln150_10)> <Delay = 0.00>
ST_214 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2260 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln150_10)> <Delay = 0.00>
ST_214 : Operation 2261 [1/1] (1.18ns)   --->   "%icmp_ln153_10 = icmp ult i3 %j5_0_10, -3" [conv.cpp:153]   --->   Operation 2261 'icmp' 'icmp_ln153_10' <Predicate = (!icmp_ln150_10)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2262 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_10, label %153, label %155" [conv.cpp:153]   --->   Operation 2262 'br' <Predicate = (!icmp_ln150_10)> <Delay = 0.00>
ST_214 : Operation 2263 [1/1] (2.70ns)   --->   "%add_ln129_26 = add i32 %count_3_10_load, 3" [conv.cpp:129]   --->   Operation 2263 'add' 'add_ln129_26' <Predicate = (!icmp_ln150_10 & !icmp_ln153_10)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2264 [1/1] (1.66ns)   --->   "br label %154" [conv.cpp:161]   --->   Operation 2264 'br' <Predicate = (!icmp_ln150_10 & !icmp_ln153_10)> <Delay = 1.66>
ST_214 : Operation 2265 [2/2] (2.64ns)   --->   "%out_10 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2265 'call' 'out_10' <Predicate = (!icmp_ln150_10 & icmp_ln153_10)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_214 : Operation 2266 [1/1] (2.70ns)   --->   "%add_ln156_10 = add nsw i32 %count_3_10_load, 1" [conv.cpp:156]   --->   Operation 2266 'add' 'add_ln156_10' <Predicate = (!icmp_ln150_10 & icmp_ln153_10)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2267 [1/1] (1.70ns)   --->   "store i32 %add_ln156_10, i32* %count_3_10" [conv.cpp:158]   --->   Operation 2267 'store' <Predicate = (!icmp_ln150_10 & icmp_ln153_10)> <Delay = 1.70>
ST_214 : Operation 2268 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_43) nounwind" [conv.cpp:198]   --->   Operation 2268 'specregionend' 'empty_135' <Predicate = (icmp_ln150_10)> <Delay = 0.00>
ST_214 : Operation 2269 [1/1] (0.00ns)   --->   "br label %.preheader.10" [conv.cpp:148]   --->   Operation 2269 'br' <Predicate = (icmp_ln150_10)> <Delay = 0.00>

State 215 <SV = 58> <Delay = 2.64>
ST_215 : Operation 2270 [1/1] (0.00ns)   --->   "%count_5_10 = phi i32 [ %count_3_10_load, %155 ], [ %add_ln166_10, %._crit_edge.10 ]" [conv.cpp:156]   --->   Operation 2270 'phi' 'count_5_10' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2271 [1/1] (0.00ns)   --->   "%out_3_10 = phi i32 [ %out_1_10_load_1, %155 ], [ %out_4_10, %._crit_edge.10 ]" [conv.cpp:164]   --->   Operation 2271 'phi' 'out_3_10' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2272 [1/1] (0.00ns)   --->   "%i17_0_10 = phi i2 [ 0, %155 ], [ %add_ln161_10, %._crit_edge.10 ]" [conv.cpp:161]   --->   Operation 2272 'phi' 'i17_0_10' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2273 [1/1] (0.93ns)   --->   "%icmp_ln161_10 = icmp eq i2 %i17_0_10, -1" [conv.cpp:161]   --->   Operation 2273 'icmp' 'icmp_ln161_10' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2274 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2274 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2275 [1/1] (1.58ns)   --->   "%add_ln161_10 = add i2 %i17_0_10, 1" [conv.cpp:161]   --->   Operation 2275 'add' 'add_ln161_10' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2276 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_10, label %single_conv_test_label18_end10.loopexit, label %156" [conv.cpp:161]   --->   Operation 2276 'br' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 2277 'specloopname' <Predicate = (!icmp_ln161_10)> <Delay = 0.00>
ST_215 : Operation 2278 [1/1] (0.93ns)   --->   "%icmp_ln163_10 = icmp eq i2 %i17_0_10, 0" [conv.cpp:163]   --->   Operation 2278 'icmp' 'icmp_ln163_10' <Predicate = (!icmp_ln161_10)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2279 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_10, label %157, label %._crit_edge.10" [conv.cpp:163]   --->   Operation 2279 'br' <Predicate = (!icmp_ln161_10)> <Delay = 1.66>
ST_215 : Operation 2280 [2/2] (2.64ns)   --->   "%out_6_s = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2280 'call' 'out_6_s' <Predicate = (!icmp_ln161_10 & icmp_ln163_10)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_215 : Operation 2281 [1/1] (1.70ns)   --->   "store i32 %add_ln129_26, i32* %count_3_10" [conv.cpp:129]   --->   Operation 2281 'store' <Predicate = (icmp_ln161_10)> <Delay = 1.70>
ST_215 : Operation 2282 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end10"   --->   Operation 2282 'br' <Predicate = (icmp_ln161_10)> <Delay = 1.66>

State 216 <SV = 59> <Delay = 3.25>
ST_216 : Operation 2283 [1/2] (0.00ns)   --->   "%out_6_s = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2283 'call' 'out_6_s' <Predicate = (icmp_ln163_10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_216 : Operation 2284 [1/1] (1.66ns)   --->   "br label %._crit_edge.10" [conv.cpp:165]   --->   Operation 2284 'br' <Predicate = (icmp_ln163_10)> <Delay = 1.66>
ST_216 : Operation 2285 [1/1] (2.70ns)   --->   "%add_ln166_10 = add nsw i32 %count_5_10, 1" [conv.cpp:166]   --->   Operation 2285 'add' 'add_ln166_10' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln166_10 = sext i32 %count_5_10 to i64" [conv.cpp:166]   --->   Operation 2286 'sext' 'sext_ln166_10' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2287 [1/1] (0.00ns)   --->   "%img_addr_61 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_10" [conv.cpp:166]   --->   Operation 2287 'getelementptr' 'img_addr_61' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2288 [2/2] (3.25ns)   --->   "%img_load_49 = load i32* %img_addr_61, align 4" [conv.cpp:166]   --->   Operation 2288 'load' 'img_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 217 <SV = 60> <Delay = 5.90>
ST_217 : Operation 2289 [1/1] (0.00ns)   --->   "%out_4_10 = phi i32 [ %out_6_s, %157 ], [ %out_3_10, %156 ]" [conv.cpp:164]   --->   Operation 2289 'phi' 'out_4_10' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2290 [1/2] (3.25ns)   --->   "%img_load_49 = load i32* %img_addr_61, align 4" [conv.cpp:166]   --->   Operation 2290 'load' 'img_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_217 : Operation 2291 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_49)" [conv.cpp:167]   --->   Operation 2291 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 61> <Delay = 0.00>
ST_218 : Operation 2292 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_49)" [conv.cpp:167]   --->   Operation 2292 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_218 : Operation 2293 [1/1] (0.00ns)   --->   "br label %154" [conv.cpp:161]   --->   Operation 2293 'br' <Predicate = true> <Delay = 0.00>

State 219 <SV = 58> <Delay = 3.25>
ST_219 : Operation 2294 [1/2] (0.00ns)   --->   "%out_10 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2294 'call' 'out_10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_219 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln156_10 = sext i32 %count_3_10_load to i64" [conv.cpp:156]   --->   Operation 2295 'sext' 'sext_ln156_10' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2296 [1/1] (0.00ns)   --->   "%img_addr_58 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_10" [conv.cpp:156]   --->   Operation 2296 'getelementptr' 'img_addr_58' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2297 [2/2] (3.25ns)   --->   "%img_load_47 = load i32* %img_addr_58, align 4" [conv.cpp:156]   --->   Operation 2297 'load' 'img_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 220 <SV = 59> <Delay = 5.90>
ST_220 : Operation 2298 [1/2] (3.25ns)   --->   "%img_load_47 = load i32* %img_addr_58, align 4" [conv.cpp:156]   --->   Operation 2298 'load' 'img_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_220 : Operation 2299 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_47)" [conv.cpp:157]   --->   Operation 2299 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 60> <Delay = 5.28>
ST_221 : Operation 2300 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_47)" [conv.cpp:157]   --->   Operation 2300 'call' <Predicate = (icmp_ln153_10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_221 : Operation 2301 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end10" [conv.cpp:158]   --->   Operation 2301 'br' <Predicate = (icmp_ln153_10)> <Delay = 1.66>
ST_221 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln171_33 = zext i3 %j5_0_10 to i7" [conv.cpp:171]   --->   Operation 2302 'zext' 'zext_ln171_33' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2303 [1/1] (2.03ns)   --->   "%add_ln171_25 = add i7 %sub_ln171_10, %zext_ln171_33" [conv.cpp:171]   --->   Operation 2303 'add' 'add_ln171_25' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln171_10 = sext i7 %add_ln171_25 to i64" [conv.cpp:171]   --->   Operation 2304 'sext' 'sext_ln171_10' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2305 [1/1] (0.00ns)   --->   "%conv_output_addr_11 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_10" [conv.cpp:171]   --->   Operation 2305 'getelementptr' 'conv_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2306 [2/2] (3.25ns)   --->   "%conv_output_load_10 = load i32* %conv_output_addr_11, align 4" [conv.cpp:171]   --->   Operation 2306 'load' 'conv_output_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 222 <SV = 61> <Delay = 5.95>
ST_222 : Operation 2307 [1/1] (0.00ns)   --->   "%out_5_10 = phi i32 [ %out_10, %153 ], [ %out_3_10, %single_conv_test_label18_end10.loopexit ]" [conv.cpp:155]   --->   Operation 2307 'phi' 'out_5_10' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2308 [1/2] (3.25ns)   --->   "%conv_output_load_10 = load i32* %conv_output_addr_11, align 4" [conv.cpp:171]   --->   Operation 2308 'load' 'conv_output_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_222 : Operation 2309 [1/1] (2.70ns)   --->   "%add_ln171_10 = add nsw i32 %out_5_10, %conv_output_load_10" [conv.cpp:171]   --->   Operation 2309 'add' 'add_ln171_10' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2310 [1/1] (1.66ns)   --->   "store i32 %out_5_10, i32* %out_1_10" [conv.cpp:150]   --->   Operation 2310 'store' <Predicate = true> <Delay = 1.66>

State 223 <SV = 62> <Delay = 3.25>
ST_223 : Operation 2311 [1/1] (3.25ns)   --->   "store i32 %add_ln171_10, i32* %conv_output_addr_11, align 4" [conv.cpp:171]   --->   Operation 2311 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_223 : Operation 2312 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_44) nounwind" [conv.cpp:197]   --->   Operation 2312 'specregionend' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2313 [1/1] (0.00ns)   --->   "br label %152" [conv.cpp:150]   --->   Operation 2313 'br' <Predicate = true> <Delay = 0.00>

State 224 <SV = 57> <Delay = 5.37>
ST_224 : Operation 2314 [1/1] (0.00ns)   --->   "%img_i_0_11 = phi i7 [ 0, %single_conv_test_label1110 ], [ %add_ln117_11, %165 ]" [conv.cpp:117]   --->   Operation 2314 'phi' 'img_i_0_11' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i7 %img_i_0_11 to i10" [conv.cpp:117]   --->   Operation 2315 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2316 [1/1] (1.46ns)   --->   "%icmp_ln117_11 = icmp eq i7 %img_i_0_11, -64" [conv.cpp:117]   --->   Operation 2316 'icmp' 'icmp_ln117_11' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2317 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 2317 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2318 [1/1] (2.03ns)   --->   "%add_ln117_11 = add i7 %img_i_0_11, 1" [conv.cpp:117]   --->   Operation 2318 'add' 'add_ln117_11' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2319 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_11, label %.preheader3.11.preheader, label %165" [conv.cpp:117]   --->   Operation 2319 'br' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2320 [1/1] (2.12ns)   --->   "%add_ln118_2 = add i10 %zext_ln117_2, -320" [conv.cpp:118]   --->   Operation 2320 'add' 'add_ln118_2' <Predicate = (!icmp_ln117_11)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln118_21 = zext i10 %add_ln118_2 to i64" [conv.cpp:118]   --->   Operation 2321 'zext' 'zext_ln118_21' <Predicate = (!icmp_ln117_11)> <Delay = 0.00>
ST_224 : Operation 2322 [1/1] (0.00ns)   --->   "%imgtotal_addr_11 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_21" [conv.cpp:118]   --->   Operation 2322 'getelementptr' 'imgtotal_addr_11' <Predicate = (!icmp_ln117_11)> <Delay = 0.00>
ST_224 : Operation 2323 [2/2] (3.25ns)   --->   "%imgtotal_load_11 = load i32* %imgtotal_addr_11, align 4" [conv.cpp:118]   --->   Operation 2323 'load' 'imgtotal_load_11' <Predicate = (!icmp_ln117_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_224 : Operation 2324 [1/1] (1.66ns)   --->   "br label %.preheader3.11" [conv.cpp:120]   --->   Operation 2324 'br' <Predicate = (icmp_ln117_11)> <Delay = 1.66>

State 225 <SV = 58> <Delay = 6.51>
ST_225 : Operation 2325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 2325 'specloopname' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2326 [1/2] (3.25ns)   --->   "%imgtotal_load_11 = load i32* %imgtotal_addr_11, align 4" [conv.cpp:118]   --->   Operation 2326 'load' 'imgtotal_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_225 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln118_22 = zext i7 %img_i_0_11 to i64" [conv.cpp:118]   --->   Operation 2327 'zext' 'zext_ln118_22' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2328 [1/1] (0.00ns)   --->   "%img_addr_11 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_22" [conv.cpp:118]   --->   Operation 2328 'getelementptr' 'img_addr_11' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2329 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_11, i32* %img_addr_11, align 4" [conv.cpp:118]   --->   Operation 2329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_225 : Operation 2330 [1/1] (0.00ns)   --->   "br label %164" [conv.cpp:117]   --->   Operation 2330 'br' <Predicate = true> <Delay = 0.00>

State 226 <SV = 58> <Delay = 3.25>
ST_226 : Operation 2331 [1/1] (0.00ns)   --->   "%ker_i_0_11 = phi i4 [ %add_ln120_11, %163 ], [ 0, %.preheader3.11.preheader ]" [conv.cpp:120]   --->   Operation 2331 'phi' 'ker_i_0_11' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2332 [1/1] (1.44ns)   --->   "%icmp_ln120_11 = icmp eq i4 %ker_i_0_11, -7" [conv.cpp:120]   --->   Operation 2332 'icmp' 'icmp_ln120_11' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2333 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2333 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2334 [1/1] (1.77ns)   --->   "%add_ln120_11 = add i4 %ker_i_0_11, 1" [conv.cpp:120]   --->   Operation 2334 'add' 'add_ln120_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2335 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_11, label %.preheader2.11.preheader, label %163" [conv.cpp:120]   --->   Operation 2335 'br' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2336 [1/1] (0.00ns)   --->   "%zext_ln121_11 = zext i4 %ker_i_0_11 to i64" [conv.cpp:121]   --->   Operation 2336 'zext' 'zext_ln121_11' <Predicate = (!icmp_ln120_11)> <Delay = 0.00>
ST_226 : Operation 2337 [1/1] (0.00ns)   --->   "%weitotal_addr_11 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_11" [conv.cpp:121]   --->   Operation 2337 'getelementptr' 'weitotal_addr_11' <Predicate = (!icmp_ln120_11)> <Delay = 0.00>
ST_226 : Operation 2338 [2/2] (3.25ns)   --->   "%weitotal_load_11 = load i32* %weitotal_addr_11, align 4" [conv.cpp:121]   --->   Operation 2338 'load' 'weitotal_load_11' <Predicate = (!icmp_ln120_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_226 : Operation 2339 [1/1] (1.66ns)   --->   "br label %.preheader2.11" [conv.cpp:125]   --->   Operation 2339 'br' <Predicate = (icmp_ln120_11)> <Delay = 1.66>

State 227 <SV = 59> <Delay = 5.40>
ST_227 : Operation 2340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 2340 'specloopname' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2341 [1/2] (3.25ns)   --->   "%weitotal_load_11 = load i32* %weitotal_addr_11, align 4" [conv.cpp:121]   --->   Operation 2341 'load' 'weitotal_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_227 : Operation 2342 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_11" [conv.cpp:121]   --->   Operation 2342 'getelementptr' 'kernel_addr_11' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2343 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_11, i32* %kernel_addr_11, align 4" [conv.cpp:121]   --->   Operation 2343 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_227 : Operation 2344 [1/1] (0.00ns)   --->   "br label %.preheader3.11" [conv.cpp:120]   --->   Operation 2344 'br' <Predicate = true> <Delay = 0.00>

State 228 <SV = 59> <Delay = 1.86>
ST_228 : Operation 2345 [1/1] (0.00ns)   --->   "%i1_0_11 = phi i2 [ %add_ln125_11, %single_conv_test_label14_end11 ], [ 0, %.preheader2.11.preheader ]" [conv.cpp:125]   --->   Operation 2345 'phi' 'i1_0_11' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2346 [1/1] (0.00ns)   --->   "%count_0_11 = phi i5 [ %add_ln127_11, %single_conv_test_label14_end11 ], [ 0, %.preheader2.11.preheader ]" [conv.cpp:127]   --->   Operation 2346 'phi' 'count_0_11' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2347 [1/1] (0.93ns)   --->   "%icmp_ln125_11 = icmp eq i2 %i1_0_11, -2" [conv.cpp:125]   --->   Operation 2347 'icmp' 'icmp_ln125_11' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2348 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2348 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2349 [1/1] (1.58ns)   --->   "%add_ln125_11 = add i2 %i1_0_11, 1" [conv.cpp:125]   --->   Operation 2349 'add' 'add_ln125_11' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2350 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_11, label %.preheader1.11.preheader, label %single_conv_test_label14_begin11" [conv.cpp:125]   --->   Operation 2350 'br' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2351 'specloopname' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2352 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2352 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2353 [1/1] (1.86ns)   --->   "%add_ln127_11 = add i5 %count_0_11, 8" [conv.cpp:127]   --->   Operation 2353 'add' 'add_ln127_11' <Predicate = (!icmp_ln125_11)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln132_44 = zext i2 %i1_0_11 to i5" [conv.cpp:132]   --->   Operation 2354 'zext' 'zext_ln132_44' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_110 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_11, i2 0)" [conv.cpp:132]   --->   Operation 2355 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln132_45 = zext i4 %tmp_110 to i5" [conv.cpp:132]   --->   Operation 2356 'zext' 'zext_ln132_45' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2357 [1/1] (1.77ns)   --->   "%sub_ln132_11 = sub i5 %zext_ln132_45, %zext_ln132_44" [conv.cpp:132]   --->   Operation 2357 'sub' 'sub_ln132_11' <Predicate = (!icmp_ln125_11)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_11, i3 0)" [conv.cpp:133]   --->   Operation 2358 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln127_11 = zext i5 %tmp_111 to i6" [conv.cpp:127]   --->   Operation 2359 'zext' 'zext_ln127_11' <Predicate = (!icmp_ln125_11)> <Delay = 0.00>
ST_228 : Operation 2360 [1/1] (1.66ns)   --->   "br label %159" [conv.cpp:127]   --->   Operation 2360 'br' <Predicate = (!icmp_ln125_11)> <Delay = 1.66>
ST_228 : Operation 2361 [1/1] (1.66ns)   --->   "br label %.preheader1.11" [conv.cpp:143]   --->   Operation 2361 'br' <Predicate = (icmp_ln125_11)> <Delay = 1.66>

State 229 <SV = 60> <Delay = 3.25>
ST_229 : Operation 2362 [1/1] (0.00ns)   --->   "%j2_0_11 = phi i4 [ 0, %single_conv_test_label14_begin11 ], [ %add_ln127_27, %160 ]" [conv.cpp:127]   --->   Operation 2362 'phi' 'j2_0_11' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2363 [1/1] (0.00ns)   --->   "%count_1_11 = phi i5 [ %count_0_11, %single_conv_test_label14_begin11 ], [ %add_ln129_11, %160 ]" [conv.cpp:127]   --->   Operation 2363 'phi' 'count_1_11' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2364 [1/1] (1.44ns)   --->   "%icmp_ln127_11 = icmp eq i4 %j2_0_11, -8" [conv.cpp:127]   --->   Operation 2364 'icmp' 'icmp_ln127_11' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2365 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2365 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2366 [1/1] (1.77ns)   --->   "%add_ln127_27 = add i4 %j2_0_11, 1" [conv.cpp:127]   --->   Operation 2366 'add' 'add_ln127_27' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2367 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_11, label %single_conv_test_label14_end11, label %162" [conv.cpp:127]   --->   Operation 2367 'br' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2368 [1/1] (1.86ns)   --->   "%add_ln129_11 = add i5 %count_1_11, 1" [conv.cpp:129]   --->   Operation 2368 'add' 'add_ln129_11' <Predicate = (!icmp_ln127_11)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln129_11 = zext i5 %count_1_11 to i64" [conv.cpp:129]   --->   Operation 2369 'zext' 'zext_ln129_11' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2370 [1/1] (0.00ns)   --->   "%img_addr_60 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_11" [conv.cpp:129]   --->   Operation 2370 'getelementptr' 'img_addr_60' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2371 [2/2] (3.25ns)   --->   "%img_load_48 = load i32* %img_addr_60, align 4" [conv.cpp:129]   --->   Operation 2371 'load' 'img_load_48' <Predicate = (!icmp_ln127_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_229 : Operation 2372 [1/1] (1.44ns)   --->   "%icmp_ln130_11 = icmp ult i4 %j2_0_11, 3" [conv.cpp:130]   --->   Operation 2372 'icmp' 'icmp_ln130_11' <Predicate = (!icmp_ln127_11)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln132_46 = zext i4 %j2_0_11 to i6" [conv.cpp:132]   --->   Operation 2373 'zext' 'zext_ln132_46' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln132_47 = zext i4 %j2_0_11 to i5" [conv.cpp:132]   --->   Operation 2374 'zext' 'zext_ln132_47' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2375 [1/1] (1.86ns)   --->   "%add_ln132_11 = add i5 %sub_ln132_11, %zext_ln132_47" [conv.cpp:132]   --->   Operation 2375 'add' 'add_ln132_11' <Predicate = (!icmp_ln127_11)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln132_11 = sext i5 %add_ln132_11 to i64" [conv.cpp:132]   --->   Operation 2376 'sext' 'sext_ln132_11' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2377 [1/1] (0.00ns)   --->   "%cal_conv_addr_27 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_11" [conv.cpp:132]   --->   Operation 2377 'getelementptr' 'cal_conv_addr_27' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2378 [1/1] (1.86ns)   --->   "%add_ln133_11 = add i6 %zext_ln127_11, %zext_ln132_46" [conv.cpp:133]   --->   Operation 2378 'add' 'add_ln133_11' <Predicate = (!icmp_ln127_11)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln133_11 = zext i6 %add_ln133_11 to i64" [conv.cpp:133]   --->   Operation 2379 'zext' 'zext_ln133_11' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2380 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_11 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_11" [conv.cpp:133]   --->   Operation 2380 'getelementptr' 'conv_line_buffer_add_11' <Predicate = (!icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2381 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_45) nounwind" [conv.cpp:140]   --->   Operation 2381 'specregionend' 'empty_143' <Predicate = (icmp_ln127_11)> <Delay = 0.00>
ST_229 : Operation 2382 [1/1] (0.00ns)   --->   "br label %.preheader2.11" [conv.cpp:125]   --->   Operation 2382 'br' <Predicate = (icmp_ln127_11)> <Delay = 0.00>

State 230 <SV = 61> <Delay = 5.40>
ST_230 : Operation 2383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 2383 'specloopname' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2384 [1/2] (3.25ns)   --->   "%img_load_48 = load i32* %img_addr_60, align 4" [conv.cpp:129]   --->   Operation 2384 'load' 'img_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_230 : Operation 2385 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_11, label %161, label %160" [conv.cpp:130]   --->   Operation 2385 'br' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2386 [1/1] (2.15ns)   --->   "store i32 %img_load_48, i32* %cal_conv_addr_27, align 4" [conv.cpp:132]   --->   Operation 2386 'store' <Predicate = (icmp_ln130_11)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_230 : Operation 2387 [1/1] (0.00ns)   --->   "br label %160" [conv.cpp:134]   --->   Operation 2387 'br' <Predicate = (icmp_ln130_11)> <Delay = 0.00>
ST_230 : Operation 2388 [1/1] (2.15ns)   --->   "store i32 %img_load_48, i32* %conv_line_buffer_add_11, align 4" [conv.cpp:133]   --->   Operation 2388 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_230 : Operation 2389 [1/1] (0.00ns)   --->   "br label %159" [conv.cpp:127]   --->   Operation 2389 'br' <Predicate = true> <Delay = 0.00>

State 231 <SV = 60> <Delay = 3.25>
ST_231 : Operation 2390 [1/1] (0.00ns)   --->   "%i3_0_11 = phi i2 [ %add_ln143_11, %158 ], [ 0, %.preheader1.11.preheader ]" [conv.cpp:143]   --->   Operation 2390 'phi' 'i3_0_11' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2391 [1/1] (0.00ns)   --->   "%count_2_11 = phi i5 [ %add_ln144_11, %158 ], [ -16, %.preheader1.11.preheader ]" [conv.cpp:144]   --->   Operation 2391 'phi' 'count_2_11' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2392 [1/1] (0.93ns)   --->   "%icmp_ln143_11 = icmp eq i2 %i3_0_11, -1" [conv.cpp:143]   --->   Operation 2392 'icmp' 'icmp_ln143_11' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2393 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2393 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2394 [1/1] (1.58ns)   --->   "%add_ln143_11 = add i2 %i3_0_11, 1" [conv.cpp:143]   --->   Operation 2394 'add' 'add_ln143_11' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2395 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_11, label %.preheader.11.preheader, label %158" [conv.cpp:143]   --->   Operation 2395 'br' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2396 [1/1] (1.86ns)   --->   "%add_ln144_11 = add i5 %count_2_11, 1" [conv.cpp:144]   --->   Operation 2396 'add' 'add_ln144_11' <Predicate = (!icmp_ln143_11)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln144_22 = zext i5 %count_2_11 to i64" [conv.cpp:144]   --->   Operation 2397 'zext' 'zext_ln144_22' <Predicate = (!icmp_ln143_11)> <Delay = 0.00>
ST_231 : Operation 2398 [1/1] (0.00ns)   --->   "%img_addr_59 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_22" [conv.cpp:144]   --->   Operation 2398 'getelementptr' 'img_addr_59' <Predicate = (!icmp_ln143_11)> <Delay = 0.00>
ST_231 : Operation 2399 [2/2] (3.25ns)   --->   "%img_load_11 = load i32* %img_addr_59, align 4" [conv.cpp:144]   --->   Operation 2399 'load' 'img_load_11' <Predicate = (!icmp_ln143_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_231 : Operation 2400 [1/1] (0.00ns)   --->   "%out_1_11 = alloca i32"   --->   Operation 2400 'alloca' 'out_1_11' <Predicate = (icmp_ln143_11)> <Delay = 0.00>
ST_231 : Operation 2401 [1/1] (0.00ns)   --->   "%count_3_11 = alloca i32"   --->   Operation 2401 'alloca' 'count_3_11' <Predicate = (icmp_ln143_11)> <Delay = 0.00>
ST_231 : Operation 2402 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_11" [conv.cpp:148]   --->   Operation 2402 'store' <Predicate = (icmp_ln143_11)> <Delay = 1.70>
ST_231 : Operation 2403 [1/1] (1.66ns)   --->   "store i32 %out_1_10_load, i32* %out_1_11" [conv.cpp:148]   --->   Operation 2403 'store' <Predicate = (icmp_ln143_11)> <Delay = 1.66>
ST_231 : Operation 2404 [1/1] (1.66ns)   --->   "br label %.preheader.11" [conv.cpp:148]   --->   Operation 2404 'br' <Predicate = (icmp_ln143_11)> <Delay = 1.66>

State 232 <SV = 61> <Delay = 5.40>
ST_232 : Operation 2405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 2405 'specloopname' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2406 [1/2] (3.25ns)   --->   "%img_load_11 = load i32* %img_addr_59, align 4" [conv.cpp:144]   --->   Operation 2406 'load' 'img_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_232 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln144_38 = zext i2 %i3_0_11 to i4" [conv.cpp:144]   --->   Operation 2407 'zext' 'zext_ln144_38' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2408 [1/1] (1.77ns)   --->   "%add_ln144_27 = add i4 %zext_ln144_38, 6" [conv.cpp:144]   --->   Operation 2408 'add' 'add_ln144_27' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln144_39 = zext i4 %add_ln144_27 to i64" [conv.cpp:144]   --->   Operation 2409 'zext' 'zext_ln144_39' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2410 [1/1] (0.00ns)   --->   "%cal_conv_addr_11 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_39" [conv.cpp:144]   --->   Operation 2410 'getelementptr' 'cal_conv_addr_11' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2411 [1/1] (2.15ns)   --->   "store i32 %img_load_11, i32* %cal_conv_addr_11, align 4" [conv.cpp:144]   --->   Operation 2411 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_232 : Operation 2412 [1/1] (0.00ns)   --->   "br label %.preheader1.11" [conv.cpp:143]   --->   Operation 2412 'br' <Predicate = true> <Delay = 0.00>

State 233 <SV = 61> <Delay = 1.94>
ST_233 : Operation 2413 [1/1] (0.00ns)   --->   "%i4_0_11 = phi i3 [ %add_ln148_11, %single_conv_test_label17_end11 ], [ 0, %.preheader.11.preheader ]" [conv.cpp:148]   --->   Operation 2413 'phi' 'i4_0_11' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2414 [1/1] (0.00ns)   --->   "%out_1_11_load = load i32* %out_1_11"   --->   Operation 2414 'load' 'out_1_11_load' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2415 [1/1] (1.18ns)   --->   "%icmp_ln148_11 = icmp eq i3 %i4_0_11, -2" [conv.cpp:148]   --->   Operation 2415 'icmp' 'icmp_ln148_11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2416 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2416 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2417 [1/1] (1.68ns)   --->   "%add_ln148_11 = add i3 %i4_0_11, 1" [conv.cpp:148]   --->   Operation 2417 'add' 'add_ln148_11' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_11, label %single_conv_test_label1111, label %single_conv_test_label17_begin11" [conv.cpp:148]   --->   Operation 2418 'br' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2419 'specloopname' <Predicate = (!icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2420 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2420 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_11, i3 0)" [conv.cpp:171]   --->   Operation 2421 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln171_34 = zext i6 %tmp_112 to i7" [conv.cpp:171]   --->   Operation 2422 'zext' 'zext_ln171_34' <Predicate = (!icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_113 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_11, i1 false)" [conv.cpp:171]   --->   Operation 2423 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln171_35 = zext i4 %tmp_113 to i7" [conv.cpp:171]   --->   Operation 2424 'zext' 'zext_ln171_35' <Predicate = (!icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2425 [1/1] (1.94ns)   --->   "%sub_ln171_11 = sub i7 %zext_ln171_34, %zext_ln171_35" [conv.cpp:171]   --->   Operation 2425 'sub' 'sub_ln171_11' <Predicate = (!icmp_ln148_11)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2426 [1/1] (1.66ns)   --->   "br label %166" [conv.cpp:150]   --->   Operation 2426 'br' <Predicate = (!icmp_ln148_11)> <Delay = 1.66>
ST_233 : Operation 2427 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_42) nounwind" [conv.cpp:200]   --->   Operation 2427 'specregionend' 'empty_139' <Predicate = (icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 2428 'specregionbegin' 'tmp_46' <Predicate = (icmp_ln148_11)> <Delay = 0.00>
ST_233 : Operation 2429 [1/1] (1.66ns)   --->   "br label %178" [conv.cpp:117]   --->   Operation 2429 'br' <Predicate = (icmp_ln148_11)> <Delay = 1.66>

State 234 <SV = 62> <Delay = 4.41>
ST_234 : Operation 2430 [1/1] (0.00ns)   --->   "%j5_0_11 = phi i3 [ 0, %single_conv_test_label17_begin11 ], [ %add_ln150_11, %single_conv_test_label18_end11 ]" [conv.cpp:150]   --->   Operation 2430 'phi' 'j5_0_11' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2431 [1/1] (0.00ns)   --->   "%out_1_11_load_1 = load i32* %out_1_11"   --->   Operation 2431 'load' 'out_1_11_load_1' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2432 [1/1] (0.00ns)   --->   "%count_3_11_load = load i32* %count_3_11" [conv.cpp:156]   --->   Operation 2432 'load' 'count_3_11_load' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2433 [1/1] (1.18ns)   --->   "%icmp_ln150_11 = icmp eq i3 %j5_0_11, -2" [conv.cpp:150]   --->   Operation 2433 'icmp' 'icmp_ln150_11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2434 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2434 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2435 [1/1] (1.68ns)   --->   "%add_ln150_11 = add i3 %j5_0_11, 1" [conv.cpp:150]   --->   Operation 2435 'add' 'add_ln150_11' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2436 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_11, label %single_conv_test_label17_end11, label %single_conv_test_label18_begin11" [conv.cpp:150]   --->   Operation 2436 'br' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2437 'specloopname' <Predicate = (!icmp_ln150_11)> <Delay = 0.00>
ST_234 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2438 'specregionbegin' 'tmp_48' <Predicate = (!icmp_ln150_11)> <Delay = 0.00>
ST_234 : Operation 2439 [1/1] (1.18ns)   --->   "%icmp_ln153_11 = icmp ult i3 %j5_0_11, -3" [conv.cpp:153]   --->   Operation 2439 'icmp' 'icmp_ln153_11' <Predicate = (!icmp_ln150_11)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2440 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_11, label %167, label %169" [conv.cpp:153]   --->   Operation 2440 'br' <Predicate = (!icmp_ln150_11)> <Delay = 0.00>
ST_234 : Operation 2441 [1/1] (2.70ns)   --->   "%add_ln129_27 = add i32 %count_3_11_load, 3" [conv.cpp:129]   --->   Operation 2441 'add' 'add_ln129_27' <Predicate = (!icmp_ln150_11 & !icmp_ln153_11)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2442 [1/1] (1.66ns)   --->   "br label %168" [conv.cpp:161]   --->   Operation 2442 'br' <Predicate = (!icmp_ln150_11 & !icmp_ln153_11)> <Delay = 1.66>
ST_234 : Operation 2443 [2/2] (2.64ns)   --->   "%out_11 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2443 'call' 'out_11' <Predicate = (!icmp_ln150_11 & icmp_ln153_11)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_234 : Operation 2444 [1/1] (2.70ns)   --->   "%add_ln156_11 = add nsw i32 %count_3_11_load, 1" [conv.cpp:156]   --->   Operation 2444 'add' 'add_ln156_11' <Predicate = (!icmp_ln150_11 & icmp_ln153_11)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2445 [1/1] (1.70ns)   --->   "store i32 %add_ln156_11, i32* %count_3_11" [conv.cpp:158]   --->   Operation 2445 'store' <Predicate = (!icmp_ln150_11 & icmp_ln153_11)> <Delay = 1.70>
ST_234 : Operation 2446 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_47) nounwind" [conv.cpp:198]   --->   Operation 2446 'specregionend' 'empty_147' <Predicate = (icmp_ln150_11)> <Delay = 0.00>
ST_234 : Operation 2447 [1/1] (0.00ns)   --->   "br label %.preheader.11" [conv.cpp:148]   --->   Operation 2447 'br' <Predicate = (icmp_ln150_11)> <Delay = 0.00>

State 235 <SV = 63> <Delay = 2.64>
ST_235 : Operation 2448 [1/1] (0.00ns)   --->   "%count_5_11 = phi i32 [ %count_3_11_load, %169 ], [ %add_ln166_11, %._crit_edge.11 ]" [conv.cpp:156]   --->   Operation 2448 'phi' 'count_5_11' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2449 [1/1] (0.00ns)   --->   "%out_3_11 = phi i32 [ %out_1_11_load_1, %169 ], [ %out_4_11, %._crit_edge.11 ]" [conv.cpp:164]   --->   Operation 2449 'phi' 'out_3_11' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2450 [1/1] (0.00ns)   --->   "%i17_0_11 = phi i2 [ 0, %169 ], [ %add_ln161_11, %._crit_edge.11 ]" [conv.cpp:161]   --->   Operation 2450 'phi' 'i17_0_11' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2451 [1/1] (0.93ns)   --->   "%icmp_ln161_11 = icmp eq i2 %i17_0_11, -1" [conv.cpp:161]   --->   Operation 2451 'icmp' 'icmp_ln161_11' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2452 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2452 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2453 [1/1] (1.58ns)   --->   "%add_ln161_11 = add i2 %i17_0_11, 1" [conv.cpp:161]   --->   Operation 2453 'add' 'add_ln161_11' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2454 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_11, label %single_conv_test_label18_end11.loopexit, label %170" [conv.cpp:161]   --->   Operation 2454 'br' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 2455 'specloopname' <Predicate = (!icmp_ln161_11)> <Delay = 0.00>
ST_235 : Operation 2456 [1/1] (0.93ns)   --->   "%icmp_ln163_11 = icmp eq i2 %i17_0_11, 0" [conv.cpp:163]   --->   Operation 2456 'icmp' 'icmp_ln163_11' <Predicate = (!icmp_ln161_11)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2457 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_11, label %171, label %._crit_edge.11" [conv.cpp:163]   --->   Operation 2457 'br' <Predicate = (!icmp_ln161_11)> <Delay = 1.66>
ST_235 : Operation 2458 [2/2] (2.64ns)   --->   "%out_6_10 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2458 'call' 'out_6_10' <Predicate = (!icmp_ln161_11 & icmp_ln163_11)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_235 : Operation 2459 [1/1] (1.70ns)   --->   "store i32 %add_ln129_27, i32* %count_3_11" [conv.cpp:129]   --->   Operation 2459 'store' <Predicate = (icmp_ln161_11)> <Delay = 1.70>
ST_235 : Operation 2460 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end11"   --->   Operation 2460 'br' <Predicate = (icmp_ln161_11)> <Delay = 1.66>

State 236 <SV = 64> <Delay = 3.25>
ST_236 : Operation 2461 [1/2] (0.00ns)   --->   "%out_6_10 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2461 'call' 'out_6_10' <Predicate = (icmp_ln163_11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_236 : Operation 2462 [1/1] (1.66ns)   --->   "br label %._crit_edge.11" [conv.cpp:165]   --->   Operation 2462 'br' <Predicate = (icmp_ln163_11)> <Delay = 1.66>
ST_236 : Operation 2463 [1/1] (2.70ns)   --->   "%add_ln166_11 = add nsw i32 %count_5_11, 1" [conv.cpp:166]   --->   Operation 2463 'add' 'add_ln166_11' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln166_11 = sext i32 %count_5_11 to i64" [conv.cpp:166]   --->   Operation 2464 'sext' 'sext_ln166_11' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2465 [1/1] (0.00ns)   --->   "%img_addr_65 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_11" [conv.cpp:166]   --->   Operation 2465 'getelementptr' 'img_addr_65' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2466 [2/2] (3.25ns)   --->   "%img_load_52 = load i32* %img_addr_65, align 4" [conv.cpp:166]   --->   Operation 2466 'load' 'img_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 237 <SV = 65> <Delay = 5.90>
ST_237 : Operation 2467 [1/1] (0.00ns)   --->   "%out_4_11 = phi i32 [ %out_6_10, %171 ], [ %out_3_11, %170 ]" [conv.cpp:164]   --->   Operation 2467 'phi' 'out_4_11' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2468 [1/2] (3.25ns)   --->   "%img_load_52 = load i32* %img_addr_65, align 4" [conv.cpp:166]   --->   Operation 2468 'load' 'img_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_237 : Operation 2469 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_52)" [conv.cpp:167]   --->   Operation 2469 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 66> <Delay = 0.00>
ST_238 : Operation 2470 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_52)" [conv.cpp:167]   --->   Operation 2470 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_238 : Operation 2471 [1/1] (0.00ns)   --->   "br label %168" [conv.cpp:161]   --->   Operation 2471 'br' <Predicate = true> <Delay = 0.00>

State 239 <SV = 63> <Delay = 3.25>
ST_239 : Operation 2472 [1/2] (0.00ns)   --->   "%out_11 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2472 'call' 'out_11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_239 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln156_11 = sext i32 %count_3_11_load to i64" [conv.cpp:156]   --->   Operation 2473 'sext' 'sext_ln156_11' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2474 [1/1] (0.00ns)   --->   "%img_addr_62 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_11" [conv.cpp:156]   --->   Operation 2474 'getelementptr' 'img_addr_62' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2475 [2/2] (3.25ns)   --->   "%img_load_50 = load i32* %img_addr_62, align 4" [conv.cpp:156]   --->   Operation 2475 'load' 'img_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 240 <SV = 64> <Delay = 5.90>
ST_240 : Operation 2476 [1/2] (3.25ns)   --->   "%img_load_50 = load i32* %img_addr_62, align 4" [conv.cpp:156]   --->   Operation 2476 'load' 'img_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_240 : Operation 2477 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_50)" [conv.cpp:157]   --->   Operation 2477 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 65> <Delay = 5.28>
ST_241 : Operation 2478 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_50)" [conv.cpp:157]   --->   Operation 2478 'call' <Predicate = (icmp_ln153_11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_241 : Operation 2479 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end11" [conv.cpp:158]   --->   Operation 2479 'br' <Predicate = (icmp_ln153_11)> <Delay = 1.66>
ST_241 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln171_36 = zext i3 %j5_0_11 to i7" [conv.cpp:171]   --->   Operation 2480 'zext' 'zext_ln171_36' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2481 [1/1] (2.03ns)   --->   "%add_ln171_26 = add i7 %sub_ln171_11, %zext_ln171_36" [conv.cpp:171]   --->   Operation 2481 'add' 'add_ln171_26' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln171_11 = sext i7 %add_ln171_26 to i64" [conv.cpp:171]   --->   Operation 2482 'sext' 'sext_ln171_11' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2483 [1/1] (0.00ns)   --->   "%conv_output_addr_12 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_11" [conv.cpp:171]   --->   Operation 2483 'getelementptr' 'conv_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2484 [2/2] (3.25ns)   --->   "%conv_output_load_11 = load i32* %conv_output_addr_12, align 4" [conv.cpp:171]   --->   Operation 2484 'load' 'conv_output_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 242 <SV = 66> <Delay = 5.95>
ST_242 : Operation 2485 [1/1] (0.00ns)   --->   "%out_5_11 = phi i32 [ %out_11, %167 ], [ %out_3_11, %single_conv_test_label18_end11.loopexit ]" [conv.cpp:155]   --->   Operation 2485 'phi' 'out_5_11' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2486 [1/2] (3.25ns)   --->   "%conv_output_load_11 = load i32* %conv_output_addr_12, align 4" [conv.cpp:171]   --->   Operation 2486 'load' 'conv_output_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_242 : Operation 2487 [1/1] (2.70ns)   --->   "%add_ln171_11 = add nsw i32 %out_5_11, %conv_output_load_11" [conv.cpp:171]   --->   Operation 2487 'add' 'add_ln171_11' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2488 [1/1] (1.66ns)   --->   "store i32 %out_5_11, i32* %out_1_11" [conv.cpp:150]   --->   Operation 2488 'store' <Predicate = true> <Delay = 1.66>

State 243 <SV = 67> <Delay = 3.25>
ST_243 : Operation 2489 [1/1] (3.25ns)   --->   "store i32 %add_ln171_11, i32* %conv_output_addr_12, align 4" [conv.cpp:171]   --->   Operation 2489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_243 : Operation 2490 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_48) nounwind" [conv.cpp:197]   --->   Operation 2490 'specregionend' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2491 [1/1] (0.00ns)   --->   "br label %166" [conv.cpp:150]   --->   Operation 2491 'br' <Predicate = true> <Delay = 0.00>

State 244 <SV = 62> <Delay = 3.25>
ST_244 : Operation 2492 [1/1] (0.00ns)   --->   "%img_i_0_12 = phi i7 [ 0, %single_conv_test_label1111 ], [ %add_ln117_12, %179 ]" [conv.cpp:117]   --->   Operation 2492 'phi' 'img_i_0_12' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2493 [1/1] (1.46ns)   --->   "%icmp_ln117_12 = icmp eq i7 %img_i_0_12, -64" [conv.cpp:117]   --->   Operation 2493 'icmp' 'icmp_ln117_12' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2494 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 2494 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2495 [1/1] (2.03ns)   --->   "%add_ln117_12 = add i7 %img_i_0_12, 1" [conv.cpp:117]   --->   Operation 2495 'add' 'add_ln117_12' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_12, label %.preheader3.12.preheader, label %179" [conv.cpp:117]   --->   Operation 2496 'br' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2497 [1/1] (0.00ns)   --->   "%or_ln118_5 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %img_i_0_12)" [conv.cpp:118]   --->   Operation 2497 'bitconcatenate' 'or_ln118_5' <Predicate = (!icmp_ln117_12)> <Delay = 0.00>
ST_244 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln118_3 = sext i9 %or_ln118_5 to i10" [conv.cpp:118]   --->   Operation 2498 'sext' 'sext_ln118_3' <Predicate = (!icmp_ln117_12)> <Delay = 0.00>
ST_244 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln118_23 = zext i10 %sext_ln118_3 to i64" [conv.cpp:118]   --->   Operation 2499 'zext' 'zext_ln118_23' <Predicate = (!icmp_ln117_12)> <Delay = 0.00>
ST_244 : Operation 2500 [1/1] (0.00ns)   --->   "%imgtotal_addr_12 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_23" [conv.cpp:118]   --->   Operation 2500 'getelementptr' 'imgtotal_addr_12' <Predicate = (!icmp_ln117_12)> <Delay = 0.00>
ST_244 : Operation 2501 [2/2] (3.25ns)   --->   "%imgtotal_load_12 = load i32* %imgtotal_addr_12, align 4" [conv.cpp:118]   --->   Operation 2501 'load' 'imgtotal_load_12' <Predicate = (!icmp_ln117_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_244 : Operation 2502 [1/1] (1.66ns)   --->   "br label %.preheader3.12" [conv.cpp:120]   --->   Operation 2502 'br' <Predicate = (icmp_ln117_12)> <Delay = 1.66>

State 245 <SV = 63> <Delay = 6.51>
ST_245 : Operation 2503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 2503 'specloopname' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2504 [1/2] (3.25ns)   --->   "%imgtotal_load_12 = load i32* %imgtotal_addr_12, align 4" [conv.cpp:118]   --->   Operation 2504 'load' 'imgtotal_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_245 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln118_24 = zext i7 %img_i_0_12 to i64" [conv.cpp:118]   --->   Operation 2505 'zext' 'zext_ln118_24' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2506 [1/1] (0.00ns)   --->   "%img_addr_12 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_24" [conv.cpp:118]   --->   Operation 2506 'getelementptr' 'img_addr_12' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2507 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_12, i32* %img_addr_12, align 4" [conv.cpp:118]   --->   Operation 2507 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_245 : Operation 2508 [1/1] (0.00ns)   --->   "br label %178" [conv.cpp:117]   --->   Operation 2508 'br' <Predicate = true> <Delay = 0.00>

State 246 <SV = 63> <Delay = 3.25>
ST_246 : Operation 2509 [1/1] (0.00ns)   --->   "%ker_i_0_12 = phi i4 [ %add_ln120_12, %177 ], [ 0, %.preheader3.12.preheader ]" [conv.cpp:120]   --->   Operation 2509 'phi' 'ker_i_0_12' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2510 [1/1] (1.44ns)   --->   "%icmp_ln120_12 = icmp eq i4 %ker_i_0_12, -7" [conv.cpp:120]   --->   Operation 2510 'icmp' 'icmp_ln120_12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2511 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2511 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2512 [1/1] (1.77ns)   --->   "%add_ln120_12 = add i4 %ker_i_0_12, 1" [conv.cpp:120]   --->   Operation 2512 'add' 'add_ln120_12' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2513 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_12, label %.preheader2.12.preheader, label %177" [conv.cpp:120]   --->   Operation 2513 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln121_12 = zext i4 %ker_i_0_12 to i64" [conv.cpp:121]   --->   Operation 2514 'zext' 'zext_ln121_12' <Predicate = (!icmp_ln120_12)> <Delay = 0.00>
ST_246 : Operation 2515 [1/1] (0.00ns)   --->   "%weitotal_addr_12 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_12" [conv.cpp:121]   --->   Operation 2515 'getelementptr' 'weitotal_addr_12' <Predicate = (!icmp_ln120_12)> <Delay = 0.00>
ST_246 : Operation 2516 [2/2] (3.25ns)   --->   "%weitotal_load_12 = load i32* %weitotal_addr_12, align 4" [conv.cpp:121]   --->   Operation 2516 'load' 'weitotal_load_12' <Predicate = (!icmp_ln120_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_246 : Operation 2517 [1/1] (1.66ns)   --->   "br label %.preheader2.12" [conv.cpp:125]   --->   Operation 2517 'br' <Predicate = (icmp_ln120_12)> <Delay = 1.66>

State 247 <SV = 64> <Delay = 5.40>
ST_247 : Operation 2518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 2518 'specloopname' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2519 [1/2] (3.25ns)   --->   "%weitotal_load_12 = load i32* %weitotal_addr_12, align 4" [conv.cpp:121]   --->   Operation 2519 'load' 'weitotal_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_247 : Operation 2520 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_12" [conv.cpp:121]   --->   Operation 2520 'getelementptr' 'kernel_addr_12' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2521 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_12, i32* %kernel_addr_12, align 4" [conv.cpp:121]   --->   Operation 2521 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_247 : Operation 2522 [1/1] (0.00ns)   --->   "br label %.preheader3.12" [conv.cpp:120]   --->   Operation 2522 'br' <Predicate = true> <Delay = 0.00>

State 248 <SV = 64> <Delay = 1.86>
ST_248 : Operation 2523 [1/1] (0.00ns)   --->   "%i1_0_12 = phi i2 [ %add_ln125_12, %single_conv_test_label14_end12 ], [ 0, %.preheader2.12.preheader ]" [conv.cpp:125]   --->   Operation 2523 'phi' 'i1_0_12' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2524 [1/1] (0.00ns)   --->   "%count_0_12 = phi i5 [ %add_ln127_12, %single_conv_test_label14_end12 ], [ 0, %.preheader2.12.preheader ]" [conv.cpp:127]   --->   Operation 2524 'phi' 'count_0_12' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2525 [1/1] (0.93ns)   --->   "%icmp_ln125_12 = icmp eq i2 %i1_0_12, -2" [conv.cpp:125]   --->   Operation 2525 'icmp' 'icmp_ln125_12' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2526 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2526 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2527 [1/1] (1.58ns)   --->   "%add_ln125_12 = add i2 %i1_0_12, 1" [conv.cpp:125]   --->   Operation 2527 'add' 'add_ln125_12' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2528 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_12, label %.preheader1.12.preheader, label %single_conv_test_label14_begin12" [conv.cpp:125]   --->   Operation 2528 'br' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2529 'specloopname' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2530 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2531 [1/1] (1.86ns)   --->   "%add_ln127_12 = add i5 %count_0_12, 8" [conv.cpp:127]   --->   Operation 2531 'add' 'add_ln127_12' <Predicate = (!icmp_ln125_12)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln132_48 = zext i2 %i1_0_12 to i5" [conv.cpp:132]   --->   Operation 2532 'zext' 'zext_ln132_48' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_114 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_12, i2 0)" [conv.cpp:132]   --->   Operation 2533 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln132_49 = zext i4 %tmp_114 to i5" [conv.cpp:132]   --->   Operation 2534 'zext' 'zext_ln132_49' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2535 [1/1] (1.77ns)   --->   "%sub_ln132_12 = sub i5 %zext_ln132_49, %zext_ln132_48" [conv.cpp:132]   --->   Operation 2535 'sub' 'sub_ln132_12' <Predicate = (!icmp_ln125_12)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2536 [1/1] (0.00ns)   --->   "%tmp_115 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_12, i3 0)" [conv.cpp:133]   --->   Operation 2536 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln127_12 = zext i5 %tmp_115 to i6" [conv.cpp:127]   --->   Operation 2537 'zext' 'zext_ln127_12' <Predicate = (!icmp_ln125_12)> <Delay = 0.00>
ST_248 : Operation 2538 [1/1] (1.66ns)   --->   "br label %173" [conv.cpp:127]   --->   Operation 2538 'br' <Predicate = (!icmp_ln125_12)> <Delay = 1.66>
ST_248 : Operation 2539 [1/1] (1.66ns)   --->   "br label %.preheader1.12" [conv.cpp:143]   --->   Operation 2539 'br' <Predicate = (icmp_ln125_12)> <Delay = 1.66>

State 249 <SV = 65> <Delay = 3.25>
ST_249 : Operation 2540 [1/1] (0.00ns)   --->   "%j2_0_12 = phi i4 [ 0, %single_conv_test_label14_begin12 ], [ %add_ln127_28, %174 ]" [conv.cpp:127]   --->   Operation 2540 'phi' 'j2_0_12' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2541 [1/1] (0.00ns)   --->   "%count_1_12 = phi i5 [ %count_0_12, %single_conv_test_label14_begin12 ], [ %add_ln129_12, %174 ]" [conv.cpp:127]   --->   Operation 2541 'phi' 'count_1_12' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2542 [1/1] (1.44ns)   --->   "%icmp_ln127_12 = icmp eq i4 %j2_0_12, -8" [conv.cpp:127]   --->   Operation 2542 'icmp' 'icmp_ln127_12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2543 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2543 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2544 [1/1] (1.77ns)   --->   "%add_ln127_28 = add i4 %j2_0_12, 1" [conv.cpp:127]   --->   Operation 2544 'add' 'add_ln127_28' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2545 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_12, label %single_conv_test_label14_end12, label %176" [conv.cpp:127]   --->   Operation 2545 'br' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2546 [1/1] (1.86ns)   --->   "%add_ln129_12 = add i5 %count_1_12, 1" [conv.cpp:129]   --->   Operation 2546 'add' 'add_ln129_12' <Predicate = (!icmp_ln127_12)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln129_12 = zext i5 %count_1_12 to i64" [conv.cpp:129]   --->   Operation 2547 'zext' 'zext_ln129_12' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2548 [1/1] (0.00ns)   --->   "%img_addr_64 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_12" [conv.cpp:129]   --->   Operation 2548 'getelementptr' 'img_addr_64' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2549 [2/2] (3.25ns)   --->   "%img_load_51 = load i32* %img_addr_64, align 4" [conv.cpp:129]   --->   Operation 2549 'load' 'img_load_51' <Predicate = (!icmp_ln127_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_249 : Operation 2550 [1/1] (1.44ns)   --->   "%icmp_ln130_12 = icmp ult i4 %j2_0_12, 3" [conv.cpp:130]   --->   Operation 2550 'icmp' 'icmp_ln130_12' <Predicate = (!icmp_ln127_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln132_50 = zext i4 %j2_0_12 to i6" [conv.cpp:132]   --->   Operation 2551 'zext' 'zext_ln132_50' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln132_51 = zext i4 %j2_0_12 to i5" [conv.cpp:132]   --->   Operation 2552 'zext' 'zext_ln132_51' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2553 [1/1] (1.86ns)   --->   "%add_ln132_12 = add i5 %sub_ln132_12, %zext_ln132_51" [conv.cpp:132]   --->   Operation 2553 'add' 'add_ln132_12' <Predicate = (!icmp_ln127_12)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln132_12 = sext i5 %add_ln132_12 to i64" [conv.cpp:132]   --->   Operation 2554 'sext' 'sext_ln132_12' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2555 [1/1] (0.00ns)   --->   "%cal_conv_addr_28 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_12" [conv.cpp:132]   --->   Operation 2555 'getelementptr' 'cal_conv_addr_28' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2556 [1/1] (1.86ns)   --->   "%add_ln133_12 = add i6 %zext_ln127_12, %zext_ln132_50" [conv.cpp:133]   --->   Operation 2556 'add' 'add_ln133_12' <Predicate = (!icmp_ln127_12)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln133_12 = zext i6 %add_ln133_12 to i64" [conv.cpp:133]   --->   Operation 2557 'zext' 'zext_ln133_12' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2558 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_12 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_12" [conv.cpp:133]   --->   Operation 2558 'getelementptr' 'conv_line_buffer_add_12' <Predicate = (!icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2559 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_49) nounwind" [conv.cpp:140]   --->   Operation 2559 'specregionend' 'empty_155' <Predicate = (icmp_ln127_12)> <Delay = 0.00>
ST_249 : Operation 2560 [1/1] (0.00ns)   --->   "br label %.preheader2.12" [conv.cpp:125]   --->   Operation 2560 'br' <Predicate = (icmp_ln127_12)> <Delay = 0.00>

State 250 <SV = 66> <Delay = 5.40>
ST_250 : Operation 2561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 2561 'specloopname' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2562 [1/2] (3.25ns)   --->   "%img_load_51 = load i32* %img_addr_64, align 4" [conv.cpp:129]   --->   Operation 2562 'load' 'img_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_250 : Operation 2563 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_12, label %175, label %174" [conv.cpp:130]   --->   Operation 2563 'br' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2564 [1/1] (2.15ns)   --->   "store i32 %img_load_51, i32* %cal_conv_addr_28, align 4" [conv.cpp:132]   --->   Operation 2564 'store' <Predicate = (icmp_ln130_12)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_250 : Operation 2565 [1/1] (0.00ns)   --->   "br label %174" [conv.cpp:134]   --->   Operation 2565 'br' <Predicate = (icmp_ln130_12)> <Delay = 0.00>
ST_250 : Operation 2566 [1/1] (2.15ns)   --->   "store i32 %img_load_51, i32* %conv_line_buffer_add_12, align 4" [conv.cpp:133]   --->   Operation 2566 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_250 : Operation 2567 [1/1] (0.00ns)   --->   "br label %173" [conv.cpp:127]   --->   Operation 2567 'br' <Predicate = true> <Delay = 0.00>

State 251 <SV = 65> <Delay = 3.25>
ST_251 : Operation 2568 [1/1] (0.00ns)   --->   "%i3_0_12 = phi i2 [ %add_ln143_12, %172 ], [ 0, %.preheader1.12.preheader ]" [conv.cpp:143]   --->   Operation 2568 'phi' 'i3_0_12' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2569 [1/1] (0.00ns)   --->   "%count_2_12 = phi i5 [ %add_ln144_12, %172 ], [ -16, %.preheader1.12.preheader ]" [conv.cpp:144]   --->   Operation 2569 'phi' 'count_2_12' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2570 [1/1] (0.93ns)   --->   "%icmp_ln143_12 = icmp eq i2 %i3_0_12, -1" [conv.cpp:143]   --->   Operation 2570 'icmp' 'icmp_ln143_12' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2571 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2571 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2572 [1/1] (1.58ns)   --->   "%add_ln143_12 = add i2 %i3_0_12, 1" [conv.cpp:143]   --->   Operation 2572 'add' 'add_ln143_12' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2573 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_12, label %.preheader.12.preheader, label %172" [conv.cpp:143]   --->   Operation 2573 'br' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2574 [1/1] (1.86ns)   --->   "%add_ln144_12 = add i5 %count_2_12, 1" [conv.cpp:144]   --->   Operation 2574 'add' 'add_ln144_12' <Predicate = (!icmp_ln143_12)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln144_24 = zext i5 %count_2_12 to i64" [conv.cpp:144]   --->   Operation 2575 'zext' 'zext_ln144_24' <Predicate = (!icmp_ln143_12)> <Delay = 0.00>
ST_251 : Operation 2576 [1/1] (0.00ns)   --->   "%img_addr_63 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_24" [conv.cpp:144]   --->   Operation 2576 'getelementptr' 'img_addr_63' <Predicate = (!icmp_ln143_12)> <Delay = 0.00>
ST_251 : Operation 2577 [2/2] (3.25ns)   --->   "%img_load_12 = load i32* %img_addr_63, align 4" [conv.cpp:144]   --->   Operation 2577 'load' 'img_load_12' <Predicate = (!icmp_ln143_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_251 : Operation 2578 [1/1] (0.00ns)   --->   "%out_1_12 = alloca i32"   --->   Operation 2578 'alloca' 'out_1_12' <Predicate = (icmp_ln143_12)> <Delay = 0.00>
ST_251 : Operation 2579 [1/1] (0.00ns)   --->   "%count_3_12 = alloca i32"   --->   Operation 2579 'alloca' 'count_3_12' <Predicate = (icmp_ln143_12)> <Delay = 0.00>
ST_251 : Operation 2580 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_12" [conv.cpp:148]   --->   Operation 2580 'store' <Predicate = (icmp_ln143_12)> <Delay = 1.70>
ST_251 : Operation 2581 [1/1] (1.66ns)   --->   "store i32 %out_1_11_load, i32* %out_1_12" [conv.cpp:148]   --->   Operation 2581 'store' <Predicate = (icmp_ln143_12)> <Delay = 1.66>
ST_251 : Operation 2582 [1/1] (1.66ns)   --->   "br label %.preheader.12" [conv.cpp:148]   --->   Operation 2582 'br' <Predicate = (icmp_ln143_12)> <Delay = 1.66>

State 252 <SV = 66> <Delay = 5.40>
ST_252 : Operation 2583 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 2583 'specloopname' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2584 [1/2] (3.25ns)   --->   "%img_load_12 = load i32* %img_addr_63, align 4" [conv.cpp:144]   --->   Operation 2584 'load' 'img_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_252 : Operation 2585 [1/1] (0.00ns)   --->   "%zext_ln144_40 = zext i2 %i3_0_12 to i4" [conv.cpp:144]   --->   Operation 2585 'zext' 'zext_ln144_40' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2586 [1/1] (1.77ns)   --->   "%add_ln144_28 = add i4 %zext_ln144_40, 6" [conv.cpp:144]   --->   Operation 2586 'add' 'add_ln144_28' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln144_41 = zext i4 %add_ln144_28 to i64" [conv.cpp:144]   --->   Operation 2587 'zext' 'zext_ln144_41' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2588 [1/1] (0.00ns)   --->   "%cal_conv_addr_12 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_41" [conv.cpp:144]   --->   Operation 2588 'getelementptr' 'cal_conv_addr_12' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2589 [1/1] (2.15ns)   --->   "store i32 %img_load_12, i32* %cal_conv_addr_12, align 4" [conv.cpp:144]   --->   Operation 2589 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_252 : Operation 2590 [1/1] (0.00ns)   --->   "br label %.preheader1.12" [conv.cpp:143]   --->   Operation 2590 'br' <Predicate = true> <Delay = 0.00>

State 253 <SV = 66> <Delay = 1.94>
ST_253 : Operation 2591 [1/1] (0.00ns)   --->   "%i4_0_12 = phi i3 [ %add_ln148_12, %single_conv_test_label17_end12 ], [ 0, %.preheader.12.preheader ]" [conv.cpp:148]   --->   Operation 2591 'phi' 'i4_0_12' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2592 [1/1] (0.00ns)   --->   "%out_1_12_load = load i32* %out_1_12"   --->   Operation 2592 'load' 'out_1_12_load' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2593 [1/1] (1.18ns)   --->   "%icmp_ln148_12 = icmp eq i3 %i4_0_12, -2" [conv.cpp:148]   --->   Operation 2593 'icmp' 'icmp_ln148_12' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2594 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2594 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2595 [1/1] (1.68ns)   --->   "%add_ln148_12 = add i3 %i4_0_12, 1" [conv.cpp:148]   --->   Operation 2595 'add' 'add_ln148_12' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2596 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_12, label %single_conv_test_label1112, label %single_conv_test_label17_begin12" [conv.cpp:148]   --->   Operation 2596 'br' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2597 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2597 'specloopname' <Predicate = (!icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2598 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2598 'specregionbegin' 'tmp_51' <Predicate = (!icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2599 [1/1] (0.00ns)   --->   "%tmp_116 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_12, i3 0)" [conv.cpp:171]   --->   Operation 2599 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln171_37 = zext i6 %tmp_116 to i7" [conv.cpp:171]   --->   Operation 2600 'zext' 'zext_ln171_37' <Predicate = (!icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_117 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_12, i1 false)" [conv.cpp:171]   --->   Operation 2601 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln171_38 = zext i4 %tmp_117 to i7" [conv.cpp:171]   --->   Operation 2602 'zext' 'zext_ln171_38' <Predicate = (!icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2603 [1/1] (1.94ns)   --->   "%sub_ln171_12 = sub i7 %zext_ln171_37, %zext_ln171_38" [conv.cpp:171]   --->   Operation 2603 'sub' 'sub_ln171_12' <Predicate = (!icmp_ln148_12)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2604 [1/1] (1.66ns)   --->   "br label %180" [conv.cpp:150]   --->   Operation 2604 'br' <Predicate = (!icmp_ln148_12)> <Delay = 1.66>
ST_253 : Operation 2605 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_46) nounwind" [conv.cpp:200]   --->   Operation 2605 'specregionend' 'empty_151' <Predicate = (icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2606 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 2606 'specregionbegin' 'tmp_50' <Predicate = (icmp_ln148_12)> <Delay = 0.00>
ST_253 : Operation 2607 [1/1] (1.66ns)   --->   "br label %192" [conv.cpp:117]   --->   Operation 2607 'br' <Predicate = (icmp_ln148_12)> <Delay = 1.66>

State 254 <SV = 67> <Delay = 4.41>
ST_254 : Operation 2608 [1/1] (0.00ns)   --->   "%j5_0_12 = phi i3 [ 0, %single_conv_test_label17_begin12 ], [ %add_ln150_12, %single_conv_test_label18_end12 ]" [conv.cpp:150]   --->   Operation 2608 'phi' 'j5_0_12' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2609 [1/1] (0.00ns)   --->   "%out_1_12_load_1 = load i32* %out_1_12"   --->   Operation 2609 'load' 'out_1_12_load_1' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2610 [1/1] (0.00ns)   --->   "%count_3_12_load = load i32* %count_3_12" [conv.cpp:156]   --->   Operation 2610 'load' 'count_3_12_load' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2611 [1/1] (1.18ns)   --->   "%icmp_ln150_12 = icmp eq i3 %j5_0_12, -2" [conv.cpp:150]   --->   Operation 2611 'icmp' 'icmp_ln150_12' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2612 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2612 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2613 [1/1] (1.68ns)   --->   "%add_ln150_12 = add i3 %j5_0_12, 1" [conv.cpp:150]   --->   Operation 2613 'add' 'add_ln150_12' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2614 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_12, label %single_conv_test_label17_end12, label %single_conv_test_label18_begin12" [conv.cpp:150]   --->   Operation 2614 'br' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2615 'specloopname' <Predicate = (!icmp_ln150_12)> <Delay = 0.00>
ST_254 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2616 'specregionbegin' 'tmp_52' <Predicate = (!icmp_ln150_12)> <Delay = 0.00>
ST_254 : Operation 2617 [1/1] (1.18ns)   --->   "%icmp_ln153_12 = icmp ult i3 %j5_0_12, -3" [conv.cpp:153]   --->   Operation 2617 'icmp' 'icmp_ln153_12' <Predicate = (!icmp_ln150_12)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2618 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_12, label %181, label %183" [conv.cpp:153]   --->   Operation 2618 'br' <Predicate = (!icmp_ln150_12)> <Delay = 0.00>
ST_254 : Operation 2619 [1/1] (2.70ns)   --->   "%add_ln129_28 = add i32 %count_3_12_load, 3" [conv.cpp:129]   --->   Operation 2619 'add' 'add_ln129_28' <Predicate = (!icmp_ln150_12 & !icmp_ln153_12)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2620 [1/1] (1.66ns)   --->   "br label %182" [conv.cpp:161]   --->   Operation 2620 'br' <Predicate = (!icmp_ln150_12 & !icmp_ln153_12)> <Delay = 1.66>
ST_254 : Operation 2621 [2/2] (2.64ns)   --->   "%out_12 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2621 'call' 'out_12' <Predicate = (!icmp_ln150_12 & icmp_ln153_12)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_254 : Operation 2622 [1/1] (2.70ns)   --->   "%add_ln156_12 = add nsw i32 %count_3_12_load, 1" [conv.cpp:156]   --->   Operation 2622 'add' 'add_ln156_12' <Predicate = (!icmp_ln150_12 & icmp_ln153_12)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2623 [1/1] (1.70ns)   --->   "store i32 %add_ln156_12, i32* %count_3_12" [conv.cpp:158]   --->   Operation 2623 'store' <Predicate = (!icmp_ln150_12 & icmp_ln153_12)> <Delay = 1.70>
ST_254 : Operation 2624 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_51) nounwind" [conv.cpp:198]   --->   Operation 2624 'specregionend' 'empty_159' <Predicate = (icmp_ln150_12)> <Delay = 0.00>
ST_254 : Operation 2625 [1/1] (0.00ns)   --->   "br label %.preheader.12" [conv.cpp:148]   --->   Operation 2625 'br' <Predicate = (icmp_ln150_12)> <Delay = 0.00>

State 255 <SV = 68> <Delay = 2.64>
ST_255 : Operation 2626 [1/1] (0.00ns)   --->   "%count_5_12 = phi i32 [ %count_3_12_load, %183 ], [ %add_ln166_12, %._crit_edge.12 ]" [conv.cpp:156]   --->   Operation 2626 'phi' 'count_5_12' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2627 [1/1] (0.00ns)   --->   "%out_3_12 = phi i32 [ %out_1_12_load_1, %183 ], [ %out_4_12, %._crit_edge.12 ]" [conv.cpp:164]   --->   Operation 2627 'phi' 'out_3_12' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2628 [1/1] (0.00ns)   --->   "%i17_0_12 = phi i2 [ 0, %183 ], [ %add_ln161_12, %._crit_edge.12 ]" [conv.cpp:161]   --->   Operation 2628 'phi' 'i17_0_12' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2629 [1/1] (0.93ns)   --->   "%icmp_ln161_12 = icmp eq i2 %i17_0_12, -1" [conv.cpp:161]   --->   Operation 2629 'icmp' 'icmp_ln161_12' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2630 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2630 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2631 [1/1] (1.58ns)   --->   "%add_ln161_12 = add i2 %i17_0_12, 1" [conv.cpp:161]   --->   Operation 2631 'add' 'add_ln161_12' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2632 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_12, label %single_conv_test_label18_end12.loopexit, label %184" [conv.cpp:161]   --->   Operation 2632 'br' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2633 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 2633 'specloopname' <Predicate = (!icmp_ln161_12)> <Delay = 0.00>
ST_255 : Operation 2634 [1/1] (0.93ns)   --->   "%icmp_ln163_12 = icmp eq i2 %i17_0_12, 0" [conv.cpp:163]   --->   Operation 2634 'icmp' 'icmp_ln163_12' <Predicate = (!icmp_ln161_12)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2635 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_12, label %185, label %._crit_edge.12" [conv.cpp:163]   --->   Operation 2635 'br' <Predicate = (!icmp_ln161_12)> <Delay = 1.66>
ST_255 : Operation 2636 [2/2] (2.64ns)   --->   "%out_6_11 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2636 'call' 'out_6_11' <Predicate = (!icmp_ln161_12 & icmp_ln163_12)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_255 : Operation 2637 [1/1] (1.70ns)   --->   "store i32 %add_ln129_28, i32* %count_3_12" [conv.cpp:129]   --->   Operation 2637 'store' <Predicate = (icmp_ln161_12)> <Delay = 1.70>
ST_255 : Operation 2638 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end12"   --->   Operation 2638 'br' <Predicate = (icmp_ln161_12)> <Delay = 1.66>

State 256 <SV = 69> <Delay = 3.25>
ST_256 : Operation 2639 [1/2] (0.00ns)   --->   "%out_6_11 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2639 'call' 'out_6_11' <Predicate = (icmp_ln163_12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_256 : Operation 2640 [1/1] (1.66ns)   --->   "br label %._crit_edge.12" [conv.cpp:165]   --->   Operation 2640 'br' <Predicate = (icmp_ln163_12)> <Delay = 1.66>
ST_256 : Operation 2641 [1/1] (2.70ns)   --->   "%add_ln166_12 = add nsw i32 %count_5_12, 1" [conv.cpp:166]   --->   Operation 2641 'add' 'add_ln166_12' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln166_12 = sext i32 %count_5_12 to i64" [conv.cpp:166]   --->   Operation 2642 'sext' 'sext_ln166_12' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2643 [1/1] (0.00ns)   --->   "%img_addr_69 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_12" [conv.cpp:166]   --->   Operation 2643 'getelementptr' 'img_addr_69' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2644 [2/2] (3.25ns)   --->   "%img_load_55 = load i32* %img_addr_69, align 4" [conv.cpp:166]   --->   Operation 2644 'load' 'img_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 257 <SV = 70> <Delay = 5.90>
ST_257 : Operation 2645 [1/1] (0.00ns)   --->   "%out_4_12 = phi i32 [ %out_6_11, %185 ], [ %out_3_12, %184 ]" [conv.cpp:164]   --->   Operation 2645 'phi' 'out_4_12' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2646 [1/2] (3.25ns)   --->   "%img_load_55 = load i32* %img_addr_69, align 4" [conv.cpp:166]   --->   Operation 2646 'load' 'img_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_257 : Operation 2647 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_55)" [conv.cpp:167]   --->   Operation 2647 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 71> <Delay = 0.00>
ST_258 : Operation 2648 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_55)" [conv.cpp:167]   --->   Operation 2648 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_258 : Operation 2649 [1/1] (0.00ns)   --->   "br label %182" [conv.cpp:161]   --->   Operation 2649 'br' <Predicate = true> <Delay = 0.00>

State 259 <SV = 68> <Delay = 3.25>
ST_259 : Operation 2650 [1/2] (0.00ns)   --->   "%out_12 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2650 'call' 'out_12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_259 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln156_12 = sext i32 %count_3_12_load to i64" [conv.cpp:156]   --->   Operation 2651 'sext' 'sext_ln156_12' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2652 [1/1] (0.00ns)   --->   "%img_addr_66 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_12" [conv.cpp:156]   --->   Operation 2652 'getelementptr' 'img_addr_66' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2653 [2/2] (3.25ns)   --->   "%img_load_53 = load i32* %img_addr_66, align 4" [conv.cpp:156]   --->   Operation 2653 'load' 'img_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 260 <SV = 69> <Delay = 5.90>
ST_260 : Operation 2654 [1/2] (3.25ns)   --->   "%img_load_53 = load i32* %img_addr_66, align 4" [conv.cpp:156]   --->   Operation 2654 'load' 'img_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_260 : Operation 2655 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_53)" [conv.cpp:157]   --->   Operation 2655 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 70> <Delay = 5.28>
ST_261 : Operation 2656 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_53)" [conv.cpp:157]   --->   Operation 2656 'call' <Predicate = (icmp_ln153_12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_261 : Operation 2657 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end12" [conv.cpp:158]   --->   Operation 2657 'br' <Predicate = (icmp_ln153_12)> <Delay = 1.66>
ST_261 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln171_39 = zext i3 %j5_0_12 to i7" [conv.cpp:171]   --->   Operation 2658 'zext' 'zext_ln171_39' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2659 [1/1] (2.03ns)   --->   "%add_ln171_27 = add i7 %sub_ln171_12, %zext_ln171_39" [conv.cpp:171]   --->   Operation 2659 'add' 'add_ln171_27' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln171_12 = sext i7 %add_ln171_27 to i64" [conv.cpp:171]   --->   Operation 2660 'sext' 'sext_ln171_12' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2661 [1/1] (0.00ns)   --->   "%conv_output_addr_13 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_12" [conv.cpp:171]   --->   Operation 2661 'getelementptr' 'conv_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2662 [2/2] (3.25ns)   --->   "%conv_output_load_12 = load i32* %conv_output_addr_13, align 4" [conv.cpp:171]   --->   Operation 2662 'load' 'conv_output_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 262 <SV = 71> <Delay = 5.95>
ST_262 : Operation 2663 [1/1] (0.00ns)   --->   "%out_5_12 = phi i32 [ %out_12, %181 ], [ %out_3_12, %single_conv_test_label18_end12.loopexit ]" [conv.cpp:155]   --->   Operation 2663 'phi' 'out_5_12' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2664 [1/2] (3.25ns)   --->   "%conv_output_load_12 = load i32* %conv_output_addr_13, align 4" [conv.cpp:171]   --->   Operation 2664 'load' 'conv_output_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_262 : Operation 2665 [1/1] (2.70ns)   --->   "%add_ln171_12 = add nsw i32 %out_5_12, %conv_output_load_12" [conv.cpp:171]   --->   Operation 2665 'add' 'add_ln171_12' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2666 [1/1] (1.66ns)   --->   "store i32 %out_5_12, i32* %out_1_12" [conv.cpp:150]   --->   Operation 2666 'store' <Predicate = true> <Delay = 1.66>

State 263 <SV = 72> <Delay = 3.25>
ST_263 : Operation 2667 [1/1] (3.25ns)   --->   "store i32 %add_ln171_12, i32* %conv_output_addr_13, align 4" [conv.cpp:171]   --->   Operation 2667 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_263 : Operation 2668 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_52) nounwind" [conv.cpp:197]   --->   Operation 2668 'specregionend' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2669 [1/1] (0.00ns)   --->   "br label %180" [conv.cpp:150]   --->   Operation 2669 'br' <Predicate = true> <Delay = 0.00>

State 264 <SV = 67> <Delay = 5.37>
ST_264 : Operation 2670 [1/1] (0.00ns)   --->   "%img_i_0_13 = phi i7 [ 0, %single_conv_test_label1112 ], [ %add_ln117_13, %193 ]" [conv.cpp:117]   --->   Operation 2670 'phi' 'img_i_0_13' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i7 %img_i_0_13 to i9" [conv.cpp:117]   --->   Operation 2671 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2672 [1/1] (1.46ns)   --->   "%icmp_ln117_13 = icmp eq i7 %img_i_0_13, -64" [conv.cpp:117]   --->   Operation 2672 'icmp' 'icmp_ln117_13' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2673 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 2673 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2674 [1/1] (2.03ns)   --->   "%add_ln117_13 = add i7 %img_i_0_13, 1" [conv.cpp:117]   --->   Operation 2674 'add' 'add_ln117_13' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2675 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_13, label %.preheader3.13.preheader, label %193" [conv.cpp:117]   --->   Operation 2675 'br' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2676 [1/1] (2.11ns)   --->   "%add_ln118_3 = add i9 %zext_ln117_3, -192" [conv.cpp:118]   --->   Operation 2676 'add' 'add_ln118_3' <Predicate = (!icmp_ln117_13)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln118_4 = sext i9 %add_ln118_3 to i10" [conv.cpp:118]   --->   Operation 2677 'sext' 'sext_ln118_4' <Predicate = (!icmp_ln117_13)> <Delay = 0.00>
ST_264 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln118_25 = zext i10 %sext_ln118_4 to i64" [conv.cpp:118]   --->   Operation 2678 'zext' 'zext_ln118_25' <Predicate = (!icmp_ln117_13)> <Delay = 0.00>
ST_264 : Operation 2679 [1/1] (0.00ns)   --->   "%imgtotal_addr_13 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_25" [conv.cpp:118]   --->   Operation 2679 'getelementptr' 'imgtotal_addr_13' <Predicate = (!icmp_ln117_13)> <Delay = 0.00>
ST_264 : Operation 2680 [2/2] (3.25ns)   --->   "%imgtotal_load_13 = load i32* %imgtotal_addr_13, align 4" [conv.cpp:118]   --->   Operation 2680 'load' 'imgtotal_load_13' <Predicate = (!icmp_ln117_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_264 : Operation 2681 [1/1] (1.66ns)   --->   "br label %.preheader3.13" [conv.cpp:120]   --->   Operation 2681 'br' <Predicate = (icmp_ln117_13)> <Delay = 1.66>

State 265 <SV = 68> <Delay = 6.51>
ST_265 : Operation 2682 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 2682 'specloopname' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2683 [1/2] (3.25ns)   --->   "%imgtotal_load_13 = load i32* %imgtotal_addr_13, align 4" [conv.cpp:118]   --->   Operation 2683 'load' 'imgtotal_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_265 : Operation 2684 [1/1] (0.00ns)   --->   "%zext_ln118_26 = zext i7 %img_i_0_13 to i64" [conv.cpp:118]   --->   Operation 2684 'zext' 'zext_ln118_26' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2685 [1/1] (0.00ns)   --->   "%img_addr_13 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_26" [conv.cpp:118]   --->   Operation 2685 'getelementptr' 'img_addr_13' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2686 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_13, i32* %img_addr_13, align 4" [conv.cpp:118]   --->   Operation 2686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_265 : Operation 2687 [1/1] (0.00ns)   --->   "br label %192" [conv.cpp:117]   --->   Operation 2687 'br' <Predicate = true> <Delay = 0.00>

State 266 <SV = 68> <Delay = 3.25>
ST_266 : Operation 2688 [1/1] (0.00ns)   --->   "%ker_i_0_13 = phi i4 [ %add_ln120_13, %191 ], [ 0, %.preheader3.13.preheader ]" [conv.cpp:120]   --->   Operation 2688 'phi' 'ker_i_0_13' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2689 [1/1] (1.44ns)   --->   "%icmp_ln120_13 = icmp eq i4 %ker_i_0_13, -7" [conv.cpp:120]   --->   Operation 2689 'icmp' 'icmp_ln120_13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2690 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2690 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2691 [1/1] (1.77ns)   --->   "%add_ln120_13 = add i4 %ker_i_0_13, 1" [conv.cpp:120]   --->   Operation 2691 'add' 'add_ln120_13' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2692 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_13, label %.preheader2.13.preheader, label %191" [conv.cpp:120]   --->   Operation 2692 'br' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln121_13 = zext i4 %ker_i_0_13 to i64" [conv.cpp:121]   --->   Operation 2693 'zext' 'zext_ln121_13' <Predicate = (!icmp_ln120_13)> <Delay = 0.00>
ST_266 : Operation 2694 [1/1] (0.00ns)   --->   "%weitotal_addr_13 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_13" [conv.cpp:121]   --->   Operation 2694 'getelementptr' 'weitotal_addr_13' <Predicate = (!icmp_ln120_13)> <Delay = 0.00>
ST_266 : Operation 2695 [2/2] (3.25ns)   --->   "%weitotal_load_13 = load i32* %weitotal_addr_13, align 4" [conv.cpp:121]   --->   Operation 2695 'load' 'weitotal_load_13' <Predicate = (!icmp_ln120_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_266 : Operation 2696 [1/1] (1.66ns)   --->   "br label %.preheader2.13" [conv.cpp:125]   --->   Operation 2696 'br' <Predicate = (icmp_ln120_13)> <Delay = 1.66>

State 267 <SV = 69> <Delay = 5.40>
ST_267 : Operation 2697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 2697 'specloopname' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2698 [1/2] (3.25ns)   --->   "%weitotal_load_13 = load i32* %weitotal_addr_13, align 4" [conv.cpp:121]   --->   Operation 2698 'load' 'weitotal_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_267 : Operation 2699 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_13" [conv.cpp:121]   --->   Operation 2699 'getelementptr' 'kernel_addr_13' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2700 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_13, i32* %kernel_addr_13, align 4" [conv.cpp:121]   --->   Operation 2700 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_267 : Operation 2701 [1/1] (0.00ns)   --->   "br label %.preheader3.13" [conv.cpp:120]   --->   Operation 2701 'br' <Predicate = true> <Delay = 0.00>

State 268 <SV = 69> <Delay = 1.86>
ST_268 : Operation 2702 [1/1] (0.00ns)   --->   "%i1_0_13 = phi i2 [ %add_ln125_13, %single_conv_test_label14_end13 ], [ 0, %.preheader2.13.preheader ]" [conv.cpp:125]   --->   Operation 2702 'phi' 'i1_0_13' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2703 [1/1] (0.00ns)   --->   "%count_0_13 = phi i5 [ %add_ln127_13, %single_conv_test_label14_end13 ], [ 0, %.preheader2.13.preheader ]" [conv.cpp:127]   --->   Operation 2703 'phi' 'count_0_13' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2704 [1/1] (0.93ns)   --->   "%icmp_ln125_13 = icmp eq i2 %i1_0_13, -2" [conv.cpp:125]   --->   Operation 2704 'icmp' 'icmp_ln125_13' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2705 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2705 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2706 [1/1] (1.58ns)   --->   "%add_ln125_13 = add i2 %i1_0_13, 1" [conv.cpp:125]   --->   Operation 2706 'add' 'add_ln125_13' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2707 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_13, label %.preheader1.13.preheader, label %single_conv_test_label14_begin13" [conv.cpp:125]   --->   Operation 2707 'br' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2708 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2708 'specloopname' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2709 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2709 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2710 [1/1] (1.86ns)   --->   "%add_ln127_13 = add i5 %count_0_13, 8" [conv.cpp:127]   --->   Operation 2710 'add' 'add_ln127_13' <Predicate = (!icmp_ln125_13)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln132_52 = zext i2 %i1_0_13 to i5" [conv.cpp:132]   --->   Operation 2711 'zext' 'zext_ln132_52' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_118 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_13, i2 0)" [conv.cpp:132]   --->   Operation 2712 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln132_53 = zext i4 %tmp_118 to i5" [conv.cpp:132]   --->   Operation 2713 'zext' 'zext_ln132_53' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2714 [1/1] (1.77ns)   --->   "%sub_ln132_13 = sub i5 %zext_ln132_53, %zext_ln132_52" [conv.cpp:132]   --->   Operation 2714 'sub' 'sub_ln132_13' <Predicate = (!icmp_ln125_13)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_119 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_13, i3 0)" [conv.cpp:133]   --->   Operation 2715 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln127_13 = zext i5 %tmp_119 to i6" [conv.cpp:127]   --->   Operation 2716 'zext' 'zext_ln127_13' <Predicate = (!icmp_ln125_13)> <Delay = 0.00>
ST_268 : Operation 2717 [1/1] (1.66ns)   --->   "br label %187" [conv.cpp:127]   --->   Operation 2717 'br' <Predicate = (!icmp_ln125_13)> <Delay = 1.66>
ST_268 : Operation 2718 [1/1] (1.66ns)   --->   "br label %.preheader1.13" [conv.cpp:143]   --->   Operation 2718 'br' <Predicate = (icmp_ln125_13)> <Delay = 1.66>

State 269 <SV = 70> <Delay = 3.25>
ST_269 : Operation 2719 [1/1] (0.00ns)   --->   "%j2_0_13 = phi i4 [ 0, %single_conv_test_label14_begin13 ], [ %add_ln127_29, %188 ]" [conv.cpp:127]   --->   Operation 2719 'phi' 'j2_0_13' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2720 [1/1] (0.00ns)   --->   "%count_1_13 = phi i5 [ %count_0_13, %single_conv_test_label14_begin13 ], [ %add_ln129_13, %188 ]" [conv.cpp:127]   --->   Operation 2720 'phi' 'count_1_13' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2721 [1/1] (1.44ns)   --->   "%icmp_ln127_13 = icmp eq i4 %j2_0_13, -8" [conv.cpp:127]   --->   Operation 2721 'icmp' 'icmp_ln127_13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2722 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2722 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2723 [1/1] (1.77ns)   --->   "%add_ln127_29 = add i4 %j2_0_13, 1" [conv.cpp:127]   --->   Operation 2723 'add' 'add_ln127_29' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2724 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_13, label %single_conv_test_label14_end13, label %190" [conv.cpp:127]   --->   Operation 2724 'br' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2725 [1/1] (1.86ns)   --->   "%add_ln129_13 = add i5 %count_1_13, 1" [conv.cpp:129]   --->   Operation 2725 'add' 'add_ln129_13' <Predicate = (!icmp_ln127_13)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln129_13 = zext i5 %count_1_13 to i64" [conv.cpp:129]   --->   Operation 2726 'zext' 'zext_ln129_13' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2727 [1/1] (0.00ns)   --->   "%img_addr_68 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_13" [conv.cpp:129]   --->   Operation 2727 'getelementptr' 'img_addr_68' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2728 [2/2] (3.25ns)   --->   "%img_load_54 = load i32* %img_addr_68, align 4" [conv.cpp:129]   --->   Operation 2728 'load' 'img_load_54' <Predicate = (!icmp_ln127_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_269 : Operation 2729 [1/1] (1.44ns)   --->   "%icmp_ln130_13 = icmp ult i4 %j2_0_13, 3" [conv.cpp:130]   --->   Operation 2729 'icmp' 'icmp_ln130_13' <Predicate = (!icmp_ln127_13)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln132_54 = zext i4 %j2_0_13 to i6" [conv.cpp:132]   --->   Operation 2730 'zext' 'zext_ln132_54' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2731 [1/1] (0.00ns)   --->   "%zext_ln132_55 = zext i4 %j2_0_13 to i5" [conv.cpp:132]   --->   Operation 2731 'zext' 'zext_ln132_55' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2732 [1/1] (1.86ns)   --->   "%add_ln132_13 = add i5 %sub_ln132_13, %zext_ln132_55" [conv.cpp:132]   --->   Operation 2732 'add' 'add_ln132_13' <Predicate = (!icmp_ln127_13)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln132_13 = sext i5 %add_ln132_13 to i64" [conv.cpp:132]   --->   Operation 2733 'sext' 'sext_ln132_13' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2734 [1/1] (0.00ns)   --->   "%cal_conv_addr_29 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_13" [conv.cpp:132]   --->   Operation 2734 'getelementptr' 'cal_conv_addr_29' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2735 [1/1] (1.86ns)   --->   "%add_ln133_13 = add i6 %zext_ln127_13, %zext_ln132_54" [conv.cpp:133]   --->   Operation 2735 'add' 'add_ln133_13' <Predicate = (!icmp_ln127_13)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln133_13 = zext i6 %add_ln133_13 to i64" [conv.cpp:133]   --->   Operation 2736 'zext' 'zext_ln133_13' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2737 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_13 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_13" [conv.cpp:133]   --->   Operation 2737 'getelementptr' 'conv_line_buffer_add_13' <Predicate = (!icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2738 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_53) nounwind" [conv.cpp:140]   --->   Operation 2738 'specregionend' 'empty_167' <Predicate = (icmp_ln127_13)> <Delay = 0.00>
ST_269 : Operation 2739 [1/1] (0.00ns)   --->   "br label %.preheader2.13" [conv.cpp:125]   --->   Operation 2739 'br' <Predicate = (icmp_ln127_13)> <Delay = 0.00>

State 270 <SV = 71> <Delay = 5.40>
ST_270 : Operation 2740 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 2740 'specloopname' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2741 [1/2] (3.25ns)   --->   "%img_load_54 = load i32* %img_addr_68, align 4" [conv.cpp:129]   --->   Operation 2741 'load' 'img_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_270 : Operation 2742 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_13, label %189, label %188" [conv.cpp:130]   --->   Operation 2742 'br' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2743 [1/1] (2.15ns)   --->   "store i32 %img_load_54, i32* %cal_conv_addr_29, align 4" [conv.cpp:132]   --->   Operation 2743 'store' <Predicate = (icmp_ln130_13)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_270 : Operation 2744 [1/1] (0.00ns)   --->   "br label %188" [conv.cpp:134]   --->   Operation 2744 'br' <Predicate = (icmp_ln130_13)> <Delay = 0.00>
ST_270 : Operation 2745 [1/1] (2.15ns)   --->   "store i32 %img_load_54, i32* %conv_line_buffer_add_13, align 4" [conv.cpp:133]   --->   Operation 2745 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_270 : Operation 2746 [1/1] (0.00ns)   --->   "br label %187" [conv.cpp:127]   --->   Operation 2746 'br' <Predicate = true> <Delay = 0.00>

State 271 <SV = 70> <Delay = 3.25>
ST_271 : Operation 2747 [1/1] (0.00ns)   --->   "%i3_0_13 = phi i2 [ %add_ln143_13, %186 ], [ 0, %.preheader1.13.preheader ]" [conv.cpp:143]   --->   Operation 2747 'phi' 'i3_0_13' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2748 [1/1] (0.00ns)   --->   "%count_2_13 = phi i5 [ %add_ln144_13, %186 ], [ -16, %.preheader1.13.preheader ]" [conv.cpp:144]   --->   Operation 2748 'phi' 'count_2_13' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2749 [1/1] (0.93ns)   --->   "%icmp_ln143_13 = icmp eq i2 %i3_0_13, -1" [conv.cpp:143]   --->   Operation 2749 'icmp' 'icmp_ln143_13' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2750 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2750 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2751 [1/1] (1.58ns)   --->   "%add_ln143_13 = add i2 %i3_0_13, 1" [conv.cpp:143]   --->   Operation 2751 'add' 'add_ln143_13' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2752 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_13, label %.preheader.13.preheader, label %186" [conv.cpp:143]   --->   Operation 2752 'br' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2753 [1/1] (1.86ns)   --->   "%add_ln144_13 = add i5 %count_2_13, 1" [conv.cpp:144]   --->   Operation 2753 'add' 'add_ln144_13' <Predicate = (!icmp_ln143_13)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln144_26 = zext i5 %count_2_13 to i64" [conv.cpp:144]   --->   Operation 2754 'zext' 'zext_ln144_26' <Predicate = (!icmp_ln143_13)> <Delay = 0.00>
ST_271 : Operation 2755 [1/1] (0.00ns)   --->   "%img_addr_67 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_26" [conv.cpp:144]   --->   Operation 2755 'getelementptr' 'img_addr_67' <Predicate = (!icmp_ln143_13)> <Delay = 0.00>
ST_271 : Operation 2756 [2/2] (3.25ns)   --->   "%img_load_13 = load i32* %img_addr_67, align 4" [conv.cpp:144]   --->   Operation 2756 'load' 'img_load_13' <Predicate = (!icmp_ln143_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_271 : Operation 2757 [1/1] (0.00ns)   --->   "%out_1_13 = alloca i32"   --->   Operation 2757 'alloca' 'out_1_13' <Predicate = (icmp_ln143_13)> <Delay = 0.00>
ST_271 : Operation 2758 [1/1] (0.00ns)   --->   "%count_3_13 = alloca i32"   --->   Operation 2758 'alloca' 'count_3_13' <Predicate = (icmp_ln143_13)> <Delay = 0.00>
ST_271 : Operation 2759 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_13" [conv.cpp:148]   --->   Operation 2759 'store' <Predicate = (icmp_ln143_13)> <Delay = 1.70>
ST_271 : Operation 2760 [1/1] (1.66ns)   --->   "store i32 %out_1_12_load, i32* %out_1_13" [conv.cpp:148]   --->   Operation 2760 'store' <Predicate = (icmp_ln143_13)> <Delay = 1.66>
ST_271 : Operation 2761 [1/1] (1.66ns)   --->   "br label %.preheader.13" [conv.cpp:148]   --->   Operation 2761 'br' <Predicate = (icmp_ln143_13)> <Delay = 1.66>

State 272 <SV = 71> <Delay = 5.40>
ST_272 : Operation 2762 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 2762 'specloopname' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2763 [1/2] (3.25ns)   --->   "%img_load_13 = load i32* %img_addr_67, align 4" [conv.cpp:144]   --->   Operation 2763 'load' 'img_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_272 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln144_42 = zext i2 %i3_0_13 to i4" [conv.cpp:144]   --->   Operation 2764 'zext' 'zext_ln144_42' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2765 [1/1] (1.77ns)   --->   "%add_ln144_29 = add i4 %zext_ln144_42, 6" [conv.cpp:144]   --->   Operation 2765 'add' 'add_ln144_29' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln144_43 = zext i4 %add_ln144_29 to i64" [conv.cpp:144]   --->   Operation 2766 'zext' 'zext_ln144_43' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2767 [1/1] (0.00ns)   --->   "%cal_conv_addr_13 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_43" [conv.cpp:144]   --->   Operation 2767 'getelementptr' 'cal_conv_addr_13' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2768 [1/1] (2.15ns)   --->   "store i32 %img_load_13, i32* %cal_conv_addr_13, align 4" [conv.cpp:144]   --->   Operation 2768 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_272 : Operation 2769 [1/1] (0.00ns)   --->   "br label %.preheader1.13" [conv.cpp:143]   --->   Operation 2769 'br' <Predicate = true> <Delay = 0.00>

State 273 <SV = 71> <Delay = 1.94>
ST_273 : Operation 2770 [1/1] (0.00ns)   --->   "%i4_0_13 = phi i3 [ %add_ln148_13, %single_conv_test_label17_end13 ], [ 0, %.preheader.13.preheader ]" [conv.cpp:148]   --->   Operation 2770 'phi' 'i4_0_13' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2771 [1/1] (0.00ns)   --->   "%out_1_13_load = load i32* %out_1_13"   --->   Operation 2771 'load' 'out_1_13_load' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2772 [1/1] (1.18ns)   --->   "%icmp_ln148_13 = icmp eq i3 %i4_0_13, -2" [conv.cpp:148]   --->   Operation 2772 'icmp' 'icmp_ln148_13' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2773 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2773 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2774 [1/1] (1.68ns)   --->   "%add_ln148_13 = add i3 %i4_0_13, 1" [conv.cpp:148]   --->   Operation 2774 'add' 'add_ln148_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2775 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_13, label %single_conv_test_label1113, label %single_conv_test_label17_begin13" [conv.cpp:148]   --->   Operation 2775 'br' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2776 'specloopname' <Predicate = (!icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2777 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_13, i3 0)" [conv.cpp:171]   --->   Operation 2778 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln171_40 = zext i6 %tmp_120 to i7" [conv.cpp:171]   --->   Operation 2779 'zext' 'zext_ln171_40' <Predicate = (!icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_121 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_13, i1 false)" [conv.cpp:171]   --->   Operation 2780 'bitconcatenate' 'tmp_121' <Predicate = (!icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln171_41 = zext i4 %tmp_121 to i7" [conv.cpp:171]   --->   Operation 2781 'zext' 'zext_ln171_41' <Predicate = (!icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2782 [1/1] (1.94ns)   --->   "%sub_ln171_13 = sub i7 %zext_ln171_40, %zext_ln171_41" [conv.cpp:171]   --->   Operation 2782 'sub' 'sub_ln171_13' <Predicate = (!icmp_ln148_13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2783 [1/1] (1.66ns)   --->   "br label %194" [conv.cpp:150]   --->   Operation 2783 'br' <Predicate = (!icmp_ln148_13)> <Delay = 1.66>
ST_273 : Operation 2784 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_50) nounwind" [conv.cpp:200]   --->   Operation 2784 'specregionend' 'empty_163' <Predicate = (icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2785 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 2785 'specregionbegin' 'tmp_54' <Predicate = (icmp_ln148_13)> <Delay = 0.00>
ST_273 : Operation 2786 [1/1] (1.66ns)   --->   "br label %206" [conv.cpp:117]   --->   Operation 2786 'br' <Predicate = (icmp_ln148_13)> <Delay = 1.66>

State 274 <SV = 72> <Delay = 4.41>
ST_274 : Operation 2787 [1/1] (0.00ns)   --->   "%j5_0_13 = phi i3 [ 0, %single_conv_test_label17_begin13 ], [ %add_ln150_13, %single_conv_test_label18_end13 ]" [conv.cpp:150]   --->   Operation 2787 'phi' 'j5_0_13' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2788 [1/1] (0.00ns)   --->   "%out_1_13_load_1 = load i32* %out_1_13"   --->   Operation 2788 'load' 'out_1_13_load_1' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2789 [1/1] (0.00ns)   --->   "%count_3_13_load = load i32* %count_3_13" [conv.cpp:156]   --->   Operation 2789 'load' 'count_3_13_load' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2790 [1/1] (1.18ns)   --->   "%icmp_ln150_13 = icmp eq i3 %j5_0_13, -2" [conv.cpp:150]   --->   Operation 2790 'icmp' 'icmp_ln150_13' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2791 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2791 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2792 [1/1] (1.68ns)   --->   "%add_ln150_13 = add i3 %j5_0_13, 1" [conv.cpp:150]   --->   Operation 2792 'add' 'add_ln150_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2793 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_13, label %single_conv_test_label17_end13, label %single_conv_test_label18_begin13" [conv.cpp:150]   --->   Operation 2793 'br' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2794 'specloopname' <Predicate = (!icmp_ln150_13)> <Delay = 0.00>
ST_274 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2795 'specregionbegin' 'tmp_56' <Predicate = (!icmp_ln150_13)> <Delay = 0.00>
ST_274 : Operation 2796 [1/1] (1.18ns)   --->   "%icmp_ln153_13 = icmp ult i3 %j5_0_13, -3" [conv.cpp:153]   --->   Operation 2796 'icmp' 'icmp_ln153_13' <Predicate = (!icmp_ln150_13)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2797 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_13, label %195, label %197" [conv.cpp:153]   --->   Operation 2797 'br' <Predicate = (!icmp_ln150_13)> <Delay = 0.00>
ST_274 : Operation 2798 [1/1] (2.70ns)   --->   "%add_ln129_29 = add i32 %count_3_13_load, 3" [conv.cpp:129]   --->   Operation 2798 'add' 'add_ln129_29' <Predicate = (!icmp_ln150_13 & !icmp_ln153_13)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2799 [1/1] (1.66ns)   --->   "br label %196" [conv.cpp:161]   --->   Operation 2799 'br' <Predicate = (!icmp_ln150_13 & !icmp_ln153_13)> <Delay = 1.66>
ST_274 : Operation 2800 [2/2] (2.64ns)   --->   "%out_13 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2800 'call' 'out_13' <Predicate = (!icmp_ln150_13 & icmp_ln153_13)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_274 : Operation 2801 [1/1] (2.70ns)   --->   "%add_ln156_13 = add nsw i32 %count_3_13_load, 1" [conv.cpp:156]   --->   Operation 2801 'add' 'add_ln156_13' <Predicate = (!icmp_ln150_13 & icmp_ln153_13)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2802 [1/1] (1.70ns)   --->   "store i32 %add_ln156_13, i32* %count_3_13" [conv.cpp:158]   --->   Operation 2802 'store' <Predicate = (!icmp_ln150_13 & icmp_ln153_13)> <Delay = 1.70>
ST_274 : Operation 2803 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_55) nounwind" [conv.cpp:198]   --->   Operation 2803 'specregionend' 'empty_171' <Predicate = (icmp_ln150_13)> <Delay = 0.00>
ST_274 : Operation 2804 [1/1] (0.00ns)   --->   "br label %.preheader.13" [conv.cpp:148]   --->   Operation 2804 'br' <Predicate = (icmp_ln150_13)> <Delay = 0.00>

State 275 <SV = 73> <Delay = 2.64>
ST_275 : Operation 2805 [1/1] (0.00ns)   --->   "%count_5_13 = phi i32 [ %count_3_13_load, %197 ], [ %add_ln166_13, %._crit_edge.13 ]" [conv.cpp:156]   --->   Operation 2805 'phi' 'count_5_13' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2806 [1/1] (0.00ns)   --->   "%out_3_13 = phi i32 [ %out_1_13_load_1, %197 ], [ %out_4_13, %._crit_edge.13 ]" [conv.cpp:164]   --->   Operation 2806 'phi' 'out_3_13' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2807 [1/1] (0.00ns)   --->   "%i17_0_13 = phi i2 [ 0, %197 ], [ %add_ln161_13, %._crit_edge.13 ]" [conv.cpp:161]   --->   Operation 2807 'phi' 'i17_0_13' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2808 [1/1] (0.93ns)   --->   "%icmp_ln161_13 = icmp eq i2 %i17_0_13, -1" [conv.cpp:161]   --->   Operation 2808 'icmp' 'icmp_ln161_13' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2809 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2809 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2810 [1/1] (1.58ns)   --->   "%add_ln161_13 = add i2 %i17_0_13, 1" [conv.cpp:161]   --->   Operation 2810 'add' 'add_ln161_13' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2811 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_13, label %single_conv_test_label18_end13.loopexit, label %198" [conv.cpp:161]   --->   Operation 2811 'br' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2812 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 2812 'specloopname' <Predicate = (!icmp_ln161_13)> <Delay = 0.00>
ST_275 : Operation 2813 [1/1] (0.93ns)   --->   "%icmp_ln163_13 = icmp eq i2 %i17_0_13, 0" [conv.cpp:163]   --->   Operation 2813 'icmp' 'icmp_ln163_13' <Predicate = (!icmp_ln161_13)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2814 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_13, label %199, label %._crit_edge.13" [conv.cpp:163]   --->   Operation 2814 'br' <Predicate = (!icmp_ln161_13)> <Delay = 1.66>
ST_275 : Operation 2815 [2/2] (2.64ns)   --->   "%out_6_12 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2815 'call' 'out_6_12' <Predicate = (!icmp_ln161_13 & icmp_ln163_13)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_275 : Operation 2816 [1/1] (1.70ns)   --->   "store i32 %add_ln129_29, i32* %count_3_13" [conv.cpp:129]   --->   Operation 2816 'store' <Predicate = (icmp_ln161_13)> <Delay = 1.70>
ST_275 : Operation 2817 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end13"   --->   Operation 2817 'br' <Predicate = (icmp_ln161_13)> <Delay = 1.66>

State 276 <SV = 74> <Delay = 3.25>
ST_276 : Operation 2818 [1/2] (0.00ns)   --->   "%out_6_12 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2818 'call' 'out_6_12' <Predicate = (icmp_ln163_13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_276 : Operation 2819 [1/1] (1.66ns)   --->   "br label %._crit_edge.13" [conv.cpp:165]   --->   Operation 2819 'br' <Predicate = (icmp_ln163_13)> <Delay = 1.66>
ST_276 : Operation 2820 [1/1] (2.70ns)   --->   "%add_ln166_13 = add nsw i32 %count_5_13, 1" [conv.cpp:166]   --->   Operation 2820 'add' 'add_ln166_13' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln166_13 = sext i32 %count_5_13 to i64" [conv.cpp:166]   --->   Operation 2821 'sext' 'sext_ln166_13' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2822 [1/1] (0.00ns)   --->   "%img_addr_73 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_13" [conv.cpp:166]   --->   Operation 2822 'getelementptr' 'img_addr_73' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2823 [2/2] (3.25ns)   --->   "%img_load_58 = load i32* %img_addr_73, align 4" [conv.cpp:166]   --->   Operation 2823 'load' 'img_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 277 <SV = 75> <Delay = 5.90>
ST_277 : Operation 2824 [1/1] (0.00ns)   --->   "%out_4_13 = phi i32 [ %out_6_12, %199 ], [ %out_3_13, %198 ]" [conv.cpp:164]   --->   Operation 2824 'phi' 'out_4_13' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2825 [1/2] (3.25ns)   --->   "%img_load_58 = load i32* %img_addr_73, align 4" [conv.cpp:166]   --->   Operation 2825 'load' 'img_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_277 : Operation 2826 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_58)" [conv.cpp:167]   --->   Operation 2826 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 278 <SV = 76> <Delay = 0.00>
ST_278 : Operation 2827 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_58)" [conv.cpp:167]   --->   Operation 2827 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_278 : Operation 2828 [1/1] (0.00ns)   --->   "br label %196" [conv.cpp:161]   --->   Operation 2828 'br' <Predicate = true> <Delay = 0.00>

State 279 <SV = 73> <Delay = 3.25>
ST_279 : Operation 2829 [1/2] (0.00ns)   --->   "%out_13 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2829 'call' 'out_13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_279 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln156_13 = sext i32 %count_3_13_load to i64" [conv.cpp:156]   --->   Operation 2830 'sext' 'sext_ln156_13' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2831 [1/1] (0.00ns)   --->   "%img_addr_70 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_13" [conv.cpp:156]   --->   Operation 2831 'getelementptr' 'img_addr_70' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2832 [2/2] (3.25ns)   --->   "%img_load_56 = load i32* %img_addr_70, align 4" [conv.cpp:156]   --->   Operation 2832 'load' 'img_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 280 <SV = 74> <Delay = 5.90>
ST_280 : Operation 2833 [1/2] (3.25ns)   --->   "%img_load_56 = load i32* %img_addr_70, align 4" [conv.cpp:156]   --->   Operation 2833 'load' 'img_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_280 : Operation 2834 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_56)" [conv.cpp:157]   --->   Operation 2834 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 281 <SV = 75> <Delay = 5.28>
ST_281 : Operation 2835 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_56)" [conv.cpp:157]   --->   Operation 2835 'call' <Predicate = (icmp_ln153_13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_281 : Operation 2836 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end13" [conv.cpp:158]   --->   Operation 2836 'br' <Predicate = (icmp_ln153_13)> <Delay = 1.66>
ST_281 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln171_42 = zext i3 %j5_0_13 to i7" [conv.cpp:171]   --->   Operation 2837 'zext' 'zext_ln171_42' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2838 [1/1] (2.03ns)   --->   "%add_ln171_28 = add i7 %sub_ln171_13, %zext_ln171_42" [conv.cpp:171]   --->   Operation 2838 'add' 'add_ln171_28' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln171_13 = sext i7 %add_ln171_28 to i64" [conv.cpp:171]   --->   Operation 2839 'sext' 'sext_ln171_13' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2840 [1/1] (0.00ns)   --->   "%conv_output_addr_14 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_13" [conv.cpp:171]   --->   Operation 2840 'getelementptr' 'conv_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2841 [2/2] (3.25ns)   --->   "%conv_output_load_13 = load i32* %conv_output_addr_14, align 4" [conv.cpp:171]   --->   Operation 2841 'load' 'conv_output_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 282 <SV = 76> <Delay = 5.95>
ST_282 : Operation 2842 [1/1] (0.00ns)   --->   "%out_5_13 = phi i32 [ %out_13, %195 ], [ %out_3_13, %single_conv_test_label18_end13.loopexit ]" [conv.cpp:155]   --->   Operation 2842 'phi' 'out_5_13' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2843 [1/2] (3.25ns)   --->   "%conv_output_load_13 = load i32* %conv_output_addr_14, align 4" [conv.cpp:171]   --->   Operation 2843 'load' 'conv_output_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_282 : Operation 2844 [1/1] (2.70ns)   --->   "%add_ln171_13 = add nsw i32 %out_5_13, %conv_output_load_13" [conv.cpp:171]   --->   Operation 2844 'add' 'add_ln171_13' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2845 [1/1] (1.66ns)   --->   "store i32 %out_5_13, i32* %out_1_13" [conv.cpp:150]   --->   Operation 2845 'store' <Predicate = true> <Delay = 1.66>

State 283 <SV = 77> <Delay = 3.25>
ST_283 : Operation 2846 [1/1] (3.25ns)   --->   "store i32 %add_ln171_13, i32* %conv_output_addr_14, align 4" [conv.cpp:171]   --->   Operation 2846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_283 : Operation 2847 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_56) nounwind" [conv.cpp:197]   --->   Operation 2847 'specregionend' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2848 [1/1] (0.00ns)   --->   "br label %194" [conv.cpp:150]   --->   Operation 2848 'br' <Predicate = true> <Delay = 0.00>

State 284 <SV = 72> <Delay = 3.25>
ST_284 : Operation 2849 [1/1] (0.00ns)   --->   "%img_i_0_14 = phi i7 [ 0, %single_conv_test_label1113 ], [ %add_ln117_14, %207 ]" [conv.cpp:117]   --->   Operation 2849 'phi' 'img_i_0_14' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2850 [1/1] (1.46ns)   --->   "%icmp_ln117_14 = icmp eq i7 %img_i_0_14, -64" [conv.cpp:117]   --->   Operation 2850 'icmp' 'icmp_ln117_14' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2851 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 2851 'speclooptripcount' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2852 [1/1] (2.03ns)   --->   "%add_ln117_14 = add i7 %img_i_0_14, 1" [conv.cpp:117]   --->   Operation 2852 'add' 'add_ln117_14' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2853 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_14, label %.preheader3.14.preheader, label %207" [conv.cpp:117]   --->   Operation 2853 'br' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2854 [1/1] (0.00ns)   --->   "%or_ln118_6 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %img_i_0_14)" [conv.cpp:118]   --->   Operation 2854 'bitconcatenate' 'or_ln118_6' <Predicate = (!icmp_ln117_14)> <Delay = 0.00>
ST_284 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln118_5 = sext i8 %or_ln118_6 to i10" [conv.cpp:118]   --->   Operation 2855 'sext' 'sext_ln118_5' <Predicate = (!icmp_ln117_14)> <Delay = 0.00>
ST_284 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln118_27 = zext i10 %sext_ln118_5 to i64" [conv.cpp:118]   --->   Operation 2856 'zext' 'zext_ln118_27' <Predicate = (!icmp_ln117_14)> <Delay = 0.00>
ST_284 : Operation 2857 [1/1] (0.00ns)   --->   "%imgtotal_addr_14 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_27" [conv.cpp:118]   --->   Operation 2857 'getelementptr' 'imgtotal_addr_14' <Predicate = (!icmp_ln117_14)> <Delay = 0.00>
ST_284 : Operation 2858 [2/2] (3.25ns)   --->   "%imgtotal_load_14 = load i32* %imgtotal_addr_14, align 4" [conv.cpp:118]   --->   Operation 2858 'load' 'imgtotal_load_14' <Predicate = (!icmp_ln117_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_284 : Operation 2859 [1/1] (1.66ns)   --->   "br label %.preheader3.14" [conv.cpp:120]   --->   Operation 2859 'br' <Predicate = (icmp_ln117_14)> <Delay = 1.66>

State 285 <SV = 73> <Delay = 6.51>
ST_285 : Operation 2860 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 2860 'specloopname' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2861 [1/2] (3.25ns)   --->   "%imgtotal_load_14 = load i32* %imgtotal_addr_14, align 4" [conv.cpp:118]   --->   Operation 2861 'load' 'imgtotal_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_285 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln118_28 = zext i7 %img_i_0_14 to i64" [conv.cpp:118]   --->   Operation 2862 'zext' 'zext_ln118_28' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2863 [1/1] (0.00ns)   --->   "%img_addr_14 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_28" [conv.cpp:118]   --->   Operation 2863 'getelementptr' 'img_addr_14' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2864 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_14, i32* %img_addr_14, align 4" [conv.cpp:118]   --->   Operation 2864 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_285 : Operation 2865 [1/1] (0.00ns)   --->   "br label %206" [conv.cpp:117]   --->   Operation 2865 'br' <Predicate = true> <Delay = 0.00>

State 286 <SV = 73> <Delay = 3.25>
ST_286 : Operation 2866 [1/1] (0.00ns)   --->   "%ker_i_0_14 = phi i4 [ %add_ln120_14, %205 ], [ 0, %.preheader3.14.preheader ]" [conv.cpp:120]   --->   Operation 2866 'phi' 'ker_i_0_14' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2867 [1/1] (1.44ns)   --->   "%icmp_ln120_14 = icmp eq i4 %ker_i_0_14, -7" [conv.cpp:120]   --->   Operation 2867 'icmp' 'icmp_ln120_14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2868 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 2868 'speclooptripcount' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2869 [1/1] (1.77ns)   --->   "%add_ln120_14 = add i4 %ker_i_0_14, 1" [conv.cpp:120]   --->   Operation 2869 'add' 'add_ln120_14' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2870 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_14, label %.preheader2.14.preheader, label %205" [conv.cpp:120]   --->   Operation 2870 'br' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln121_14 = zext i4 %ker_i_0_14 to i64" [conv.cpp:121]   --->   Operation 2871 'zext' 'zext_ln121_14' <Predicate = (!icmp_ln120_14)> <Delay = 0.00>
ST_286 : Operation 2872 [1/1] (0.00ns)   --->   "%weitotal_addr_14 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_14" [conv.cpp:121]   --->   Operation 2872 'getelementptr' 'weitotal_addr_14' <Predicate = (!icmp_ln120_14)> <Delay = 0.00>
ST_286 : Operation 2873 [2/2] (3.25ns)   --->   "%weitotal_load_14 = load i32* %weitotal_addr_14, align 4" [conv.cpp:121]   --->   Operation 2873 'load' 'weitotal_load_14' <Predicate = (!icmp_ln120_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_286 : Operation 2874 [1/1] (1.66ns)   --->   "br label %.preheader2.14" [conv.cpp:125]   --->   Operation 2874 'br' <Predicate = (icmp_ln120_14)> <Delay = 1.66>

State 287 <SV = 74> <Delay = 5.40>
ST_287 : Operation 2875 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 2875 'specloopname' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2876 [1/2] (3.25ns)   --->   "%weitotal_load_14 = load i32* %weitotal_addr_14, align 4" [conv.cpp:121]   --->   Operation 2876 'load' 'weitotal_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_287 : Operation 2877 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_14" [conv.cpp:121]   --->   Operation 2877 'getelementptr' 'kernel_addr_14' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2878 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_14, i32* %kernel_addr_14, align 4" [conv.cpp:121]   --->   Operation 2878 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_287 : Operation 2879 [1/1] (0.00ns)   --->   "br label %.preheader3.14" [conv.cpp:120]   --->   Operation 2879 'br' <Predicate = true> <Delay = 0.00>

State 288 <SV = 74> <Delay = 1.86>
ST_288 : Operation 2880 [1/1] (0.00ns)   --->   "%i1_0_14 = phi i2 [ %add_ln125_14, %single_conv_test_label14_end14 ], [ 0, %.preheader2.14.preheader ]" [conv.cpp:125]   --->   Operation 2880 'phi' 'i1_0_14' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2881 [1/1] (0.00ns)   --->   "%count_0_14 = phi i5 [ %add_ln127_14, %single_conv_test_label14_end14 ], [ 0, %.preheader2.14.preheader ]" [conv.cpp:127]   --->   Operation 2881 'phi' 'count_0_14' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2882 [1/1] (0.93ns)   --->   "%icmp_ln125_14 = icmp eq i2 %i1_0_14, -2" [conv.cpp:125]   --->   Operation 2882 'icmp' 'icmp_ln125_14' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2883 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 2883 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2884 [1/1] (1.58ns)   --->   "%add_ln125_14 = add i2 %i1_0_14, 1" [conv.cpp:125]   --->   Operation 2884 'add' 'add_ln125_14' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2885 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_14, label %.preheader1.14.preheader, label %single_conv_test_label14_begin14" [conv.cpp:125]   --->   Operation 2885 'br' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2886 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2886 'specloopname' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 2887 'specregionbegin' 'tmp_57' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2888 [1/1] (1.86ns)   --->   "%add_ln127_14 = add i5 %count_0_14, 8" [conv.cpp:127]   --->   Operation 2888 'add' 'add_ln127_14' <Predicate = (!icmp_ln125_14)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln132_56 = zext i2 %i1_0_14 to i5" [conv.cpp:132]   --->   Operation 2889 'zext' 'zext_ln132_56' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2890 [1/1] (0.00ns)   --->   "%tmp_122 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_14, i2 0)" [conv.cpp:132]   --->   Operation 2890 'bitconcatenate' 'tmp_122' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln132_57 = zext i4 %tmp_122 to i5" [conv.cpp:132]   --->   Operation 2891 'zext' 'zext_ln132_57' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2892 [1/1] (1.77ns)   --->   "%sub_ln132_14 = sub i5 %zext_ln132_57, %zext_ln132_56" [conv.cpp:132]   --->   Operation 2892 'sub' 'sub_ln132_14' <Predicate = (!icmp_ln125_14)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2893 [1/1] (0.00ns)   --->   "%tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_14, i3 0)" [conv.cpp:133]   --->   Operation 2893 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2894 [1/1] (0.00ns)   --->   "%zext_ln127_14 = zext i5 %tmp_123 to i6" [conv.cpp:127]   --->   Operation 2894 'zext' 'zext_ln127_14' <Predicate = (!icmp_ln125_14)> <Delay = 0.00>
ST_288 : Operation 2895 [1/1] (1.66ns)   --->   "br label %201" [conv.cpp:127]   --->   Operation 2895 'br' <Predicate = (!icmp_ln125_14)> <Delay = 1.66>
ST_288 : Operation 2896 [1/1] (1.66ns)   --->   "br label %.preheader1.14" [conv.cpp:143]   --->   Operation 2896 'br' <Predicate = (icmp_ln125_14)> <Delay = 1.66>

State 289 <SV = 75> <Delay = 3.25>
ST_289 : Operation 2897 [1/1] (0.00ns)   --->   "%j2_0_14 = phi i4 [ 0, %single_conv_test_label14_begin14 ], [ %add_ln127_30, %202 ]" [conv.cpp:127]   --->   Operation 2897 'phi' 'j2_0_14' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2898 [1/1] (0.00ns)   --->   "%count_1_14 = phi i5 [ %count_0_14, %single_conv_test_label14_begin14 ], [ %add_ln129_14, %202 ]" [conv.cpp:127]   --->   Operation 2898 'phi' 'count_1_14' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2899 [1/1] (1.44ns)   --->   "%icmp_ln127_14 = icmp eq i4 %j2_0_14, -8" [conv.cpp:127]   --->   Operation 2899 'icmp' 'icmp_ln127_14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2900 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2900 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2901 [1/1] (1.77ns)   --->   "%add_ln127_30 = add i4 %j2_0_14, 1" [conv.cpp:127]   --->   Operation 2901 'add' 'add_ln127_30' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2902 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_14, label %single_conv_test_label14_end14, label %204" [conv.cpp:127]   --->   Operation 2902 'br' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2903 [1/1] (1.86ns)   --->   "%add_ln129_14 = add i5 %count_1_14, 1" [conv.cpp:129]   --->   Operation 2903 'add' 'add_ln129_14' <Predicate = (!icmp_ln127_14)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2904 [1/1] (0.00ns)   --->   "%zext_ln129_14 = zext i5 %count_1_14 to i64" [conv.cpp:129]   --->   Operation 2904 'zext' 'zext_ln129_14' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2905 [1/1] (0.00ns)   --->   "%img_addr_72 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_14" [conv.cpp:129]   --->   Operation 2905 'getelementptr' 'img_addr_72' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2906 [2/2] (3.25ns)   --->   "%img_load_57 = load i32* %img_addr_72, align 4" [conv.cpp:129]   --->   Operation 2906 'load' 'img_load_57' <Predicate = (!icmp_ln127_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_289 : Operation 2907 [1/1] (1.44ns)   --->   "%icmp_ln130_14 = icmp ult i4 %j2_0_14, 3" [conv.cpp:130]   --->   Operation 2907 'icmp' 'icmp_ln130_14' <Predicate = (!icmp_ln127_14)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln132_58 = zext i4 %j2_0_14 to i6" [conv.cpp:132]   --->   Operation 2908 'zext' 'zext_ln132_58' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln132_59 = zext i4 %j2_0_14 to i5" [conv.cpp:132]   --->   Operation 2909 'zext' 'zext_ln132_59' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2910 [1/1] (1.86ns)   --->   "%add_ln132_14 = add i5 %sub_ln132_14, %zext_ln132_59" [conv.cpp:132]   --->   Operation 2910 'add' 'add_ln132_14' <Predicate = (!icmp_ln127_14)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln132_14 = sext i5 %add_ln132_14 to i64" [conv.cpp:132]   --->   Operation 2911 'sext' 'sext_ln132_14' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2912 [1/1] (0.00ns)   --->   "%cal_conv_addr_30 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_14" [conv.cpp:132]   --->   Operation 2912 'getelementptr' 'cal_conv_addr_30' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2913 [1/1] (1.86ns)   --->   "%add_ln133_14 = add i6 %zext_ln127_14, %zext_ln132_58" [conv.cpp:133]   --->   Operation 2913 'add' 'add_ln133_14' <Predicate = (!icmp_ln127_14)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln133_14 = zext i6 %add_ln133_14 to i64" [conv.cpp:133]   --->   Operation 2914 'zext' 'zext_ln133_14' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2915 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_14 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_14" [conv.cpp:133]   --->   Operation 2915 'getelementptr' 'conv_line_buffer_add_14' <Predicate = (!icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2916 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_57) nounwind" [conv.cpp:140]   --->   Operation 2916 'specregionend' 'empty_179' <Predicate = (icmp_ln127_14)> <Delay = 0.00>
ST_289 : Operation 2917 [1/1] (0.00ns)   --->   "br label %.preheader2.14" [conv.cpp:125]   --->   Operation 2917 'br' <Predicate = (icmp_ln127_14)> <Delay = 0.00>

State 290 <SV = 76> <Delay = 5.40>
ST_290 : Operation 2918 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 2918 'specloopname' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2919 [1/2] (3.25ns)   --->   "%img_load_57 = load i32* %img_addr_72, align 4" [conv.cpp:129]   --->   Operation 2919 'load' 'img_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_290 : Operation 2920 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_14, label %203, label %202" [conv.cpp:130]   --->   Operation 2920 'br' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2921 [1/1] (2.15ns)   --->   "store i32 %img_load_57, i32* %cal_conv_addr_30, align 4" [conv.cpp:132]   --->   Operation 2921 'store' <Predicate = (icmp_ln130_14)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_290 : Operation 2922 [1/1] (0.00ns)   --->   "br label %202" [conv.cpp:134]   --->   Operation 2922 'br' <Predicate = (icmp_ln130_14)> <Delay = 0.00>
ST_290 : Operation 2923 [1/1] (2.15ns)   --->   "store i32 %img_load_57, i32* %conv_line_buffer_add_14, align 4" [conv.cpp:133]   --->   Operation 2923 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_290 : Operation 2924 [1/1] (0.00ns)   --->   "br label %201" [conv.cpp:127]   --->   Operation 2924 'br' <Predicate = true> <Delay = 0.00>

State 291 <SV = 75> <Delay = 3.25>
ST_291 : Operation 2925 [1/1] (0.00ns)   --->   "%i3_0_14 = phi i2 [ %add_ln143_14, %200 ], [ 0, %.preheader1.14.preheader ]" [conv.cpp:143]   --->   Operation 2925 'phi' 'i3_0_14' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2926 [1/1] (0.00ns)   --->   "%count_2_14 = phi i5 [ %add_ln144_14, %200 ], [ -16, %.preheader1.14.preheader ]" [conv.cpp:144]   --->   Operation 2926 'phi' 'count_2_14' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2927 [1/1] (0.93ns)   --->   "%icmp_ln143_14 = icmp eq i2 %i3_0_14, -1" [conv.cpp:143]   --->   Operation 2927 'icmp' 'icmp_ln143_14' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2928 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2928 'speclooptripcount' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2929 [1/1] (1.58ns)   --->   "%add_ln143_14 = add i2 %i3_0_14, 1" [conv.cpp:143]   --->   Operation 2929 'add' 'add_ln143_14' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2930 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_14, label %.preheader.14.preheader, label %200" [conv.cpp:143]   --->   Operation 2930 'br' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2931 [1/1] (1.86ns)   --->   "%add_ln144_14 = add i5 %count_2_14, 1" [conv.cpp:144]   --->   Operation 2931 'add' 'add_ln144_14' <Predicate = (!icmp_ln143_14)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln144_28 = zext i5 %count_2_14 to i64" [conv.cpp:144]   --->   Operation 2932 'zext' 'zext_ln144_28' <Predicate = (!icmp_ln143_14)> <Delay = 0.00>
ST_291 : Operation 2933 [1/1] (0.00ns)   --->   "%img_addr_71 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_28" [conv.cpp:144]   --->   Operation 2933 'getelementptr' 'img_addr_71' <Predicate = (!icmp_ln143_14)> <Delay = 0.00>
ST_291 : Operation 2934 [2/2] (3.25ns)   --->   "%img_load_14 = load i32* %img_addr_71, align 4" [conv.cpp:144]   --->   Operation 2934 'load' 'img_load_14' <Predicate = (!icmp_ln143_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_291 : Operation 2935 [1/1] (0.00ns)   --->   "%out_1_14 = alloca i32"   --->   Operation 2935 'alloca' 'out_1_14' <Predicate = (icmp_ln143_14)> <Delay = 0.00>
ST_291 : Operation 2936 [1/1] (0.00ns)   --->   "%count_3_14 = alloca i32"   --->   Operation 2936 'alloca' 'count_3_14' <Predicate = (icmp_ln143_14)> <Delay = 0.00>
ST_291 : Operation 2937 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_14" [conv.cpp:148]   --->   Operation 2937 'store' <Predicate = (icmp_ln143_14)> <Delay = 1.70>
ST_291 : Operation 2938 [1/1] (1.66ns)   --->   "store i32 %out_1_13_load, i32* %out_1_14" [conv.cpp:148]   --->   Operation 2938 'store' <Predicate = (icmp_ln143_14)> <Delay = 1.66>
ST_291 : Operation 2939 [1/1] (1.66ns)   --->   "br label %.preheader.14" [conv.cpp:148]   --->   Operation 2939 'br' <Predicate = (icmp_ln143_14)> <Delay = 1.66>

State 292 <SV = 76> <Delay = 5.40>
ST_292 : Operation 2940 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 2940 'specloopname' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2941 [1/2] (3.25ns)   --->   "%img_load_14 = load i32* %img_addr_71, align 4" [conv.cpp:144]   --->   Operation 2941 'load' 'img_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_292 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln144_44 = zext i2 %i3_0_14 to i4" [conv.cpp:144]   --->   Operation 2942 'zext' 'zext_ln144_44' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2943 [1/1] (1.77ns)   --->   "%add_ln144_30 = add i4 %zext_ln144_44, 6" [conv.cpp:144]   --->   Operation 2943 'add' 'add_ln144_30' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln144_45 = zext i4 %add_ln144_30 to i64" [conv.cpp:144]   --->   Operation 2944 'zext' 'zext_ln144_45' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2945 [1/1] (0.00ns)   --->   "%cal_conv_addr_14 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_45" [conv.cpp:144]   --->   Operation 2945 'getelementptr' 'cal_conv_addr_14' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2946 [1/1] (2.15ns)   --->   "store i32 %img_load_14, i32* %cal_conv_addr_14, align 4" [conv.cpp:144]   --->   Operation 2946 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_292 : Operation 2947 [1/1] (0.00ns)   --->   "br label %.preheader1.14" [conv.cpp:143]   --->   Operation 2947 'br' <Predicate = true> <Delay = 0.00>

State 293 <SV = 76> <Delay = 1.94>
ST_293 : Operation 2948 [1/1] (0.00ns)   --->   "%i4_0_14 = phi i3 [ %add_ln148_14, %single_conv_test_label17_end14 ], [ 0, %.preheader.14.preheader ]" [conv.cpp:148]   --->   Operation 2948 'phi' 'i4_0_14' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2949 [1/1] (0.00ns)   --->   "%out_1_14_load = load i32* %out_1_14"   --->   Operation 2949 'load' 'out_1_14_load' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2950 [1/1] (1.18ns)   --->   "%icmp_ln148_14 = icmp eq i3 %i4_0_14, -2" [conv.cpp:148]   --->   Operation 2950 'icmp' 'icmp_ln148_14' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2951 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2951 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2952 [1/1] (1.68ns)   --->   "%add_ln148_14 = add i3 %i4_0_14, 1" [conv.cpp:148]   --->   Operation 2952 'add' 'add_ln148_14' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2953 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_14, label %single_conv_test_label1114, label %single_conv_test_label17_begin14" [conv.cpp:148]   --->   Operation 2953 'br' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2954 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2954 'specloopname' <Predicate = (!icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2955 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 2955 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_124 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_14, i3 0)" [conv.cpp:171]   --->   Operation 2956 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln171_43 = zext i6 %tmp_124 to i7" [conv.cpp:171]   --->   Operation 2957 'zext' 'zext_ln171_43' <Predicate = (!icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_125 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_14, i1 false)" [conv.cpp:171]   --->   Operation 2958 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln171_44 = zext i4 %tmp_125 to i7" [conv.cpp:171]   --->   Operation 2959 'zext' 'zext_ln171_44' <Predicate = (!icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2960 [1/1] (1.94ns)   --->   "%sub_ln171_14 = sub i7 %zext_ln171_43, %zext_ln171_44" [conv.cpp:171]   --->   Operation 2960 'sub' 'sub_ln171_14' <Predicate = (!icmp_ln148_14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2961 [1/1] (1.66ns)   --->   "br label %208" [conv.cpp:150]   --->   Operation 2961 'br' <Predicate = (!icmp_ln148_14)> <Delay = 1.66>
ST_293 : Operation 2962 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_54) nounwind" [conv.cpp:200]   --->   Operation 2962 'specregionend' 'empty_175' <Predicate = (icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str11) nounwind" [conv.cpp:113]   --->   Operation 2963 'specregionbegin' 'tmp_58' <Predicate = (icmp_ln148_14)> <Delay = 0.00>
ST_293 : Operation 2964 [1/1] (1.66ns)   --->   "br label %220" [conv.cpp:117]   --->   Operation 2964 'br' <Predicate = (icmp_ln148_14)> <Delay = 1.66>

State 294 <SV = 77> <Delay = 4.41>
ST_294 : Operation 2965 [1/1] (0.00ns)   --->   "%j5_0_14 = phi i3 [ 0, %single_conv_test_label17_begin14 ], [ %add_ln150_14, %single_conv_test_label18_end14 ]" [conv.cpp:150]   --->   Operation 2965 'phi' 'j5_0_14' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2966 [1/1] (0.00ns)   --->   "%out_1_14_load_1 = load i32* %out_1_14"   --->   Operation 2966 'load' 'out_1_14_load_1' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2967 [1/1] (0.00ns)   --->   "%count_3_14_load = load i32* %count_3_14" [conv.cpp:156]   --->   Operation 2967 'load' 'count_3_14_load' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2968 [1/1] (1.18ns)   --->   "%icmp_ln150_14 = icmp eq i3 %j5_0_14, -2" [conv.cpp:150]   --->   Operation 2968 'icmp' 'icmp_ln150_14' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2969 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 2969 'speclooptripcount' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2970 [1/1] (1.68ns)   --->   "%add_ln150_14 = add i3 %j5_0_14, 1" [conv.cpp:150]   --->   Operation 2970 'add' 'add_ln150_14' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2971 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_14, label %single_conv_test_label17_end14, label %single_conv_test_label18_begin14" [conv.cpp:150]   --->   Operation 2971 'br' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2972 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2972 'specloopname' <Predicate = (!icmp_ln150_14)> <Delay = 0.00>
ST_294 : Operation 2973 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 2973 'specregionbegin' 'tmp_60' <Predicate = (!icmp_ln150_14)> <Delay = 0.00>
ST_294 : Operation 2974 [1/1] (1.18ns)   --->   "%icmp_ln153_14 = icmp ult i3 %j5_0_14, -3" [conv.cpp:153]   --->   Operation 2974 'icmp' 'icmp_ln153_14' <Predicate = (!icmp_ln150_14)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2975 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_14, label %209, label %211" [conv.cpp:153]   --->   Operation 2975 'br' <Predicate = (!icmp_ln150_14)> <Delay = 0.00>
ST_294 : Operation 2976 [1/1] (2.70ns)   --->   "%add_ln129_30 = add i32 %count_3_14_load, 3" [conv.cpp:129]   --->   Operation 2976 'add' 'add_ln129_30' <Predicate = (!icmp_ln150_14 & !icmp_ln153_14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2977 [1/1] (1.66ns)   --->   "br label %210" [conv.cpp:161]   --->   Operation 2977 'br' <Predicate = (!icmp_ln150_14 & !icmp_ln153_14)> <Delay = 1.66>
ST_294 : Operation 2978 [2/2] (2.64ns)   --->   "%out_14 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 2978 'call' 'out_14' <Predicate = (!icmp_ln150_14 & icmp_ln153_14)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_294 : Operation 2979 [1/1] (2.70ns)   --->   "%add_ln156_14 = add nsw i32 %count_3_14_load, 1" [conv.cpp:156]   --->   Operation 2979 'add' 'add_ln156_14' <Predicate = (!icmp_ln150_14 & icmp_ln153_14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2980 [1/1] (1.70ns)   --->   "store i32 %add_ln156_14, i32* %count_3_14" [conv.cpp:158]   --->   Operation 2980 'store' <Predicate = (!icmp_ln150_14 & icmp_ln153_14)> <Delay = 1.70>
ST_294 : Operation 2981 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_59) nounwind" [conv.cpp:198]   --->   Operation 2981 'specregionend' 'empty_183' <Predicate = (icmp_ln150_14)> <Delay = 0.00>
ST_294 : Operation 2982 [1/1] (0.00ns)   --->   "br label %.preheader.14" [conv.cpp:148]   --->   Operation 2982 'br' <Predicate = (icmp_ln150_14)> <Delay = 0.00>

State 295 <SV = 78> <Delay = 2.64>
ST_295 : Operation 2983 [1/1] (0.00ns)   --->   "%count_5_14 = phi i32 [ %count_3_14_load, %211 ], [ %add_ln166_14, %._crit_edge.14 ]" [conv.cpp:156]   --->   Operation 2983 'phi' 'count_5_14' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2984 [1/1] (0.00ns)   --->   "%out_3_14 = phi i32 [ %out_1_14_load_1, %211 ], [ %out_4_14, %._crit_edge.14 ]" [conv.cpp:164]   --->   Operation 2984 'phi' 'out_3_14' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2985 [1/1] (0.00ns)   --->   "%i17_0_14 = phi i2 [ 0, %211 ], [ %add_ln161_14, %._crit_edge.14 ]" [conv.cpp:161]   --->   Operation 2985 'phi' 'i17_0_14' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2986 [1/1] (0.93ns)   --->   "%icmp_ln161_14 = icmp eq i2 %i17_0_14, -1" [conv.cpp:161]   --->   Operation 2986 'icmp' 'icmp_ln161_14' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2987 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2987 'speclooptripcount' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2988 [1/1] (1.58ns)   --->   "%add_ln161_14 = add i2 %i17_0_14, 1" [conv.cpp:161]   --->   Operation 2988 'add' 'add_ln161_14' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2989 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_14, label %single_conv_test_label18_end14.loopexit, label %212" [conv.cpp:161]   --->   Operation 2989 'br' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 2990 'specloopname' <Predicate = (!icmp_ln161_14)> <Delay = 0.00>
ST_295 : Operation 2991 [1/1] (0.93ns)   --->   "%icmp_ln163_14 = icmp eq i2 %i17_0_14, 0" [conv.cpp:163]   --->   Operation 2991 'icmp' 'icmp_ln163_14' <Predicate = (!icmp_ln161_14)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2992 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_14, label %213, label %._crit_edge.14" [conv.cpp:163]   --->   Operation 2992 'br' <Predicate = (!icmp_ln161_14)> <Delay = 1.66>
ST_295 : Operation 2993 [2/2] (2.64ns)   --->   "%out_6_13 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2993 'call' 'out_6_13' <Predicate = (!icmp_ln161_14 & icmp_ln163_14)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_295 : Operation 2994 [1/1] (1.70ns)   --->   "store i32 %add_ln129_30, i32* %count_3_14" [conv.cpp:129]   --->   Operation 2994 'store' <Predicate = (icmp_ln161_14)> <Delay = 1.70>
ST_295 : Operation 2995 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end14"   --->   Operation 2995 'br' <Predicate = (icmp_ln161_14)> <Delay = 1.66>

State 296 <SV = 79> <Delay = 3.25>
ST_296 : Operation 2996 [1/2] (0.00ns)   --->   "%out_6_13 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 2996 'call' 'out_6_13' <Predicate = (icmp_ln163_14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_296 : Operation 2997 [1/1] (1.66ns)   --->   "br label %._crit_edge.14" [conv.cpp:165]   --->   Operation 2997 'br' <Predicate = (icmp_ln163_14)> <Delay = 1.66>
ST_296 : Operation 2998 [1/1] (2.70ns)   --->   "%add_ln166_14 = add nsw i32 %count_5_14, 1" [conv.cpp:166]   --->   Operation 2998 'add' 'add_ln166_14' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln166_14 = sext i32 %count_5_14 to i64" [conv.cpp:166]   --->   Operation 2999 'sext' 'sext_ln166_14' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3000 [1/1] (0.00ns)   --->   "%img_addr_77 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_14" [conv.cpp:166]   --->   Operation 3000 'getelementptr' 'img_addr_77' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3001 [2/2] (3.25ns)   --->   "%img_load_61 = load i32* %img_addr_77, align 4" [conv.cpp:166]   --->   Operation 3001 'load' 'img_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 297 <SV = 80> <Delay = 5.90>
ST_297 : Operation 3002 [1/1] (0.00ns)   --->   "%out_4_14 = phi i32 [ %out_6_13, %213 ], [ %out_3_14, %212 ]" [conv.cpp:164]   --->   Operation 3002 'phi' 'out_4_14' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3003 [1/2] (3.25ns)   --->   "%img_load_61 = load i32* %img_addr_77, align 4" [conv.cpp:166]   --->   Operation 3003 'load' 'img_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_297 : Operation 3004 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_61)" [conv.cpp:167]   --->   Operation 3004 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 298 <SV = 81> <Delay = 0.00>
ST_298 : Operation 3005 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_61)" [conv.cpp:167]   --->   Operation 3005 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_298 : Operation 3006 [1/1] (0.00ns)   --->   "br label %210" [conv.cpp:161]   --->   Operation 3006 'br' <Predicate = true> <Delay = 0.00>

State 299 <SV = 78> <Delay = 3.25>
ST_299 : Operation 3007 [1/2] (0.00ns)   --->   "%out_14 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 3007 'call' 'out_14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_299 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln156_14 = sext i32 %count_3_14_load to i64" [conv.cpp:156]   --->   Operation 3008 'sext' 'sext_ln156_14' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3009 [1/1] (0.00ns)   --->   "%img_addr_74 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_14" [conv.cpp:156]   --->   Operation 3009 'getelementptr' 'img_addr_74' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3010 [2/2] (3.25ns)   --->   "%img_load_59 = load i32* %img_addr_74, align 4" [conv.cpp:156]   --->   Operation 3010 'load' 'img_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 300 <SV = 79> <Delay = 5.90>
ST_300 : Operation 3011 [1/2] (3.25ns)   --->   "%img_load_59 = load i32* %img_addr_74, align 4" [conv.cpp:156]   --->   Operation 3011 'load' 'img_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_300 : Operation 3012 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_59)" [conv.cpp:157]   --->   Operation 3012 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 301 <SV = 80> <Delay = 5.28>
ST_301 : Operation 3013 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_59)" [conv.cpp:157]   --->   Operation 3013 'call' <Predicate = (icmp_ln153_14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_301 : Operation 3014 [1/1] (1.66ns)   --->   "br label %single_conv_test_label18_end14" [conv.cpp:158]   --->   Operation 3014 'br' <Predicate = (icmp_ln153_14)> <Delay = 1.66>
ST_301 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln171_45 = zext i3 %j5_0_14 to i7" [conv.cpp:171]   --->   Operation 3015 'zext' 'zext_ln171_45' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3016 [1/1] (2.03ns)   --->   "%add_ln171_29 = add i7 %sub_ln171_14, %zext_ln171_45" [conv.cpp:171]   --->   Operation 3016 'add' 'add_ln171_29' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln171_14 = sext i7 %add_ln171_29 to i64" [conv.cpp:171]   --->   Operation 3017 'sext' 'sext_ln171_14' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3018 [1/1] (0.00ns)   --->   "%conv_output_addr_15 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_14" [conv.cpp:171]   --->   Operation 3018 'getelementptr' 'conv_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3019 [2/2] (3.25ns)   --->   "%conv_output_load_14 = load i32* %conv_output_addr_15, align 4" [conv.cpp:171]   --->   Operation 3019 'load' 'conv_output_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 302 <SV = 81> <Delay = 5.95>
ST_302 : Operation 3020 [1/1] (0.00ns)   --->   "%out_5_14 = phi i32 [ %out_14, %209 ], [ %out_3_14, %single_conv_test_label18_end14.loopexit ]" [conv.cpp:155]   --->   Operation 3020 'phi' 'out_5_14' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3021 [1/2] (3.25ns)   --->   "%conv_output_load_14 = load i32* %conv_output_addr_15, align 4" [conv.cpp:171]   --->   Operation 3021 'load' 'conv_output_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_302 : Operation 3022 [1/1] (2.70ns)   --->   "%add_ln171_14 = add nsw i32 %out_5_14, %conv_output_load_14" [conv.cpp:171]   --->   Operation 3022 'add' 'add_ln171_14' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3023 [1/1] (1.66ns)   --->   "store i32 %out_5_14, i32* %out_1_14" [conv.cpp:150]   --->   Operation 3023 'store' <Predicate = true> <Delay = 1.66>

State 303 <SV = 82> <Delay = 3.25>
ST_303 : Operation 3024 [1/1] (3.25ns)   --->   "store i32 %add_ln171_14, i32* %conv_output_addr_15, align 4" [conv.cpp:171]   --->   Operation 3024 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_303 : Operation 3025 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_60) nounwind" [conv.cpp:197]   --->   Operation 3025 'specregionend' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3026 [1/1] (0.00ns)   --->   "br label %208" [conv.cpp:150]   --->   Operation 3026 'br' <Predicate = true> <Delay = 0.00>

State 304 <SV = 77> <Delay = 4.23>
ST_304 : Operation 3027 [1/1] (0.00ns)   --->   "%img_i_0_15 = phi i7 [ 0, %single_conv_test_label1114 ], [ %add_ln117_15, %221 ]" [conv.cpp:117]   --->   Operation 3027 'phi' 'img_i_0_15' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3028 [1/1] (1.46ns)   --->   "%icmp_ln117_15 = icmp eq i7 %img_i_0_15, -64" [conv.cpp:117]   --->   Operation 3028 'icmp' 'icmp_ln117_15' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3029 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 3029 'speclooptripcount' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3030 [1/1] (2.03ns)   --->   "%add_ln117_15 = add i7 %img_i_0_15, 1" [conv.cpp:117]   --->   Operation 3030 'add' 'add_ln117_15' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3031 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117_15, label %.preheader3.15.preheader, label %221" [conv.cpp:117]   --->   Operation 3031 'br' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3032 [1/1] (0.97ns)   --->   "%xor_ln118_3 = xor i7 %img_i_0_15, -64" [conv.cpp:118]   --->   Operation 3032 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln117_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln118_6 = sext i7 %xor_ln118_3 to i10" [conv.cpp:118]   --->   Operation 3033 'sext' 'sext_ln118_6' <Predicate = (!icmp_ln117_15)> <Delay = 0.00>
ST_304 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln118_29 = zext i10 %sext_ln118_6 to i64" [conv.cpp:118]   --->   Operation 3034 'zext' 'zext_ln118_29' <Predicate = (!icmp_ln117_15)> <Delay = 0.00>
ST_304 : Operation 3035 [1/1] (0.00ns)   --->   "%imgtotal_addr_15 = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118_29" [conv.cpp:118]   --->   Operation 3035 'getelementptr' 'imgtotal_addr_15' <Predicate = (!icmp_ln117_15)> <Delay = 0.00>
ST_304 : Operation 3036 [2/2] (3.25ns)   --->   "%imgtotal_load_15 = load i32* %imgtotal_addr_15, align 4" [conv.cpp:118]   --->   Operation 3036 'load' 'imgtotal_load_15' <Predicate = (!icmp_ln117_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_304 : Operation 3037 [1/1] (1.66ns)   --->   "br label %.preheader3.15" [conv.cpp:120]   --->   Operation 3037 'br' <Predicate = (icmp_ln117_15)> <Delay = 1.66>

State 305 <SV = 78> <Delay = 6.51>
ST_305 : Operation 3038 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str13) nounwind" [conv.cpp:118]   --->   Operation 3038 'specloopname' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3039 [1/2] (3.25ns)   --->   "%imgtotal_load_15 = load i32* %imgtotal_addr_15, align 4" [conv.cpp:118]   --->   Operation 3039 'load' 'imgtotal_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_305 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln118_30 = zext i7 %img_i_0_15 to i64" [conv.cpp:118]   --->   Operation 3040 'zext' 'zext_ln118_30' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3041 [1/1] (0.00ns)   --->   "%img_addr_15 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_30" [conv.cpp:118]   --->   Operation 3041 'getelementptr' 'img_addr_15' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3042 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load_15, i32* %img_addr_15, align 4" [conv.cpp:118]   --->   Operation 3042 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_305 : Operation 3043 [1/1] (0.00ns)   --->   "br label %220" [conv.cpp:117]   --->   Operation 3043 'br' <Predicate = true> <Delay = 0.00>

State 306 <SV = 78> <Delay = 3.25>
ST_306 : Operation 3044 [1/1] (0.00ns)   --->   "%ker_i_0_15 = phi i4 [ %add_ln120_15, %219 ], [ 0, %.preheader3.15.preheader ]" [conv.cpp:120]   --->   Operation 3044 'phi' 'ker_i_0_15' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3045 [1/1] (1.44ns)   --->   "%icmp_ln120_15 = icmp eq i4 %ker_i_0_15, -7" [conv.cpp:120]   --->   Operation 3045 'icmp' 'icmp_ln120_15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3046 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 3046 'speclooptripcount' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3047 [1/1] (1.77ns)   --->   "%add_ln120_15 = add i4 %ker_i_0_15, 1" [conv.cpp:120]   --->   Operation 3047 'add' 'add_ln120_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3048 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_15, label %.preheader2.15.preheader, label %219" [conv.cpp:120]   --->   Operation 3048 'br' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln121_15 = zext i4 %ker_i_0_15 to i64" [conv.cpp:121]   --->   Operation 3049 'zext' 'zext_ln121_15' <Predicate = (!icmp_ln120_15)> <Delay = 0.00>
ST_306 : Operation 3050 [1/1] (0.00ns)   --->   "%weitotal_addr_15 = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121_15" [conv.cpp:121]   --->   Operation 3050 'getelementptr' 'weitotal_addr_15' <Predicate = (!icmp_ln120_15)> <Delay = 0.00>
ST_306 : Operation 3051 [2/2] (3.25ns)   --->   "%weitotal_load_15 = load i32* %weitotal_addr_15, align 4" [conv.cpp:121]   --->   Operation 3051 'load' 'weitotal_load_15' <Predicate = (!icmp_ln120_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_306 : Operation 3052 [1/1] (1.66ns)   --->   "br label %.preheader2.15" [conv.cpp:125]   --->   Operation 3052 'br' <Predicate = (icmp_ln120_15)> <Delay = 1.66>

State 307 <SV = 79> <Delay = 5.40>
ST_307 : Operation 3053 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str14) nounwind" [conv.cpp:121]   --->   Operation 3053 'specloopname' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3054 [1/2] (3.25ns)   --->   "%weitotal_load_15 = load i32* %weitotal_addr_15, align 4" [conv.cpp:121]   --->   Operation 3054 'load' 'weitotal_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_307 : Operation 3055 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121_15" [conv.cpp:121]   --->   Operation 3055 'getelementptr' 'kernel_addr_15' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3056 [1/1] (2.15ns)   --->   "store i32 %weitotal_load_15, i32* %kernel_addr_15, align 4" [conv.cpp:121]   --->   Operation 3056 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_307 : Operation 3057 [1/1] (0.00ns)   --->   "br label %.preheader3.15" [conv.cpp:120]   --->   Operation 3057 'br' <Predicate = true> <Delay = 0.00>

State 308 <SV = 79> <Delay = 1.86>
ST_308 : Operation 3058 [1/1] (0.00ns)   --->   "%i1_0_15 = phi i2 [ %add_ln125_15, %single_conv_test_label14_end15 ], [ 0, %.preheader2.15.preheader ]" [conv.cpp:125]   --->   Operation 3058 'phi' 'i1_0_15' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3059 [1/1] (0.00ns)   --->   "%count_0_15 = phi i5 [ %add_ln127_15, %single_conv_test_label14_end15 ], [ 0, %.preheader2.15.preheader ]" [conv.cpp:127]   --->   Operation 3059 'phi' 'count_0_15' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3060 [1/1] (0.93ns)   --->   "%icmp_ln125_15 = icmp eq i2 %i1_0_15, -2" [conv.cpp:125]   --->   Operation 3060 'icmp' 'icmp_ln125_15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3061 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 3061 'speclooptripcount' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3062 [1/1] (1.58ns)   --->   "%add_ln125_15 = add i2 %i1_0_15, 1" [conv.cpp:125]   --->   Operation 3062 'add' 'add_ln125_15' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3063 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_15, label %.preheader1.15.preheader, label %single_conv_test_label14_begin15" [conv.cpp:125]   --->   Operation 3063 'br' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3064 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 3064 'specloopname' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str15) nounwind" [conv.cpp:126]   --->   Operation 3065 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3066 [1/1] (1.86ns)   --->   "%add_ln127_15 = add i5 %count_0_15, 8" [conv.cpp:127]   --->   Operation 3066 'add' 'add_ln127_15' <Predicate = (!icmp_ln125_15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln132_60 = zext i2 %i1_0_15 to i5" [conv.cpp:132]   --->   Operation 3067 'zext' 'zext_ln132_60' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_126 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0_15, i2 0)" [conv.cpp:132]   --->   Operation 3068 'bitconcatenate' 'tmp_126' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln132_61 = zext i4 %tmp_126 to i5" [conv.cpp:132]   --->   Operation 3069 'zext' 'zext_ln132_61' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3070 [1/1] (1.77ns)   --->   "%sub_ln132_15 = sub i5 %zext_ln132_61, %zext_ln132_60" [conv.cpp:132]   --->   Operation 3070 'sub' 'sub_ln132_15' <Predicate = (!icmp_ln125_15)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3071 [1/1] (0.00ns)   --->   "%tmp_127 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0_15, i3 0)" [conv.cpp:133]   --->   Operation 3071 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i5 %tmp_127 to i6" [conv.cpp:127]   --->   Operation 3072 'zext' 'zext_ln127_15' <Predicate = (!icmp_ln125_15)> <Delay = 0.00>
ST_308 : Operation 3073 [1/1] (1.66ns)   --->   "br label %215" [conv.cpp:127]   --->   Operation 3073 'br' <Predicate = (!icmp_ln125_15)> <Delay = 1.66>
ST_308 : Operation 3074 [1/1] (1.66ns)   --->   "br label %.preheader1.15" [conv.cpp:143]   --->   Operation 3074 'br' <Predicate = (icmp_ln125_15)> <Delay = 1.66>

State 309 <SV = 80> <Delay = 3.25>
ST_309 : Operation 3075 [1/1] (0.00ns)   --->   "%j2_0_15 = phi i4 [ 0, %single_conv_test_label14_begin15 ], [ %add_ln127_31, %216 ]" [conv.cpp:127]   --->   Operation 3075 'phi' 'j2_0_15' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3076 [1/1] (0.00ns)   --->   "%count_1_15 = phi i5 [ %count_0_15, %single_conv_test_label14_begin15 ], [ %add_ln129_15, %216 ]" [conv.cpp:127]   --->   Operation 3076 'phi' 'count_1_15' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3077 [1/1] (1.44ns)   --->   "%icmp_ln127_15 = icmp eq i4 %j2_0_15, -8" [conv.cpp:127]   --->   Operation 3077 'icmp' 'icmp_ln127_15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3078 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 3078 'speclooptripcount' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3079 [1/1] (1.77ns)   --->   "%add_ln127_31 = add i4 %j2_0_15, 1" [conv.cpp:127]   --->   Operation 3079 'add' 'add_ln127_31' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3080 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_15, label %single_conv_test_label14_end15, label %218" [conv.cpp:127]   --->   Operation 3080 'br' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3081 [1/1] (1.86ns)   --->   "%add_ln129_15 = add i5 %count_1_15, 1" [conv.cpp:129]   --->   Operation 3081 'add' 'add_ln129_15' <Predicate = (!icmp_ln127_15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln129_15 = zext i5 %count_1_15 to i64" [conv.cpp:129]   --->   Operation 3082 'zext' 'zext_ln129_15' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3083 [1/1] (0.00ns)   --->   "%img_addr_76 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129_15" [conv.cpp:129]   --->   Operation 3083 'getelementptr' 'img_addr_76' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3084 [2/2] (3.25ns)   --->   "%img_load_60 = load i32* %img_addr_76, align 4" [conv.cpp:129]   --->   Operation 3084 'load' 'img_load_60' <Predicate = (!icmp_ln127_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_309 : Operation 3085 [1/1] (1.44ns)   --->   "%icmp_ln130_15 = icmp ult i4 %j2_0_15, 3" [conv.cpp:130]   --->   Operation 3085 'icmp' 'icmp_ln130_15' <Predicate = (!icmp_ln127_15)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln132_62 = zext i4 %j2_0_15 to i6" [conv.cpp:132]   --->   Operation 3086 'zext' 'zext_ln132_62' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln132_63 = zext i4 %j2_0_15 to i5" [conv.cpp:132]   --->   Operation 3087 'zext' 'zext_ln132_63' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3088 [1/1] (1.86ns)   --->   "%add_ln132_15 = add i5 %sub_ln132_15, %zext_ln132_63" [conv.cpp:132]   --->   Operation 3088 'add' 'add_ln132_15' <Predicate = (!icmp_ln127_15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln132_15 = sext i5 %add_ln132_15 to i64" [conv.cpp:132]   --->   Operation 3089 'sext' 'sext_ln132_15' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3090 [1/1] (0.00ns)   --->   "%cal_conv_addr_31 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132_15" [conv.cpp:132]   --->   Operation 3090 'getelementptr' 'cal_conv_addr_31' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3091 [1/1] (1.86ns)   --->   "%add_ln133_15 = add i6 %zext_ln127_15, %zext_ln132_62" [conv.cpp:133]   --->   Operation 3091 'add' 'add_ln133_15' <Predicate = (!icmp_ln127_15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3092 [1/1] (0.00ns)   --->   "%zext_ln133_15 = zext i6 %add_ln133_15 to i64" [conv.cpp:133]   --->   Operation 3092 'zext' 'zext_ln133_15' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3093 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_15 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133_15" [conv.cpp:133]   --->   Operation 3093 'getelementptr' 'conv_line_buffer_add_15' <Predicate = (!icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3094 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str15, i32 %tmp_61) nounwind" [conv.cpp:140]   --->   Operation 3094 'specregionend' 'empty_191' <Predicate = (icmp_ln127_15)> <Delay = 0.00>
ST_309 : Operation 3095 [1/1] (0.00ns)   --->   "br label %.preheader2.15" [conv.cpp:125]   --->   Operation 3095 'br' <Predicate = (icmp_ln127_15)> <Delay = 0.00>

State 310 <SV = 81> <Delay = 5.40>
ST_310 : Operation 3096 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str16) nounwind" [conv.cpp:128]   --->   Operation 3096 'specloopname' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3097 [1/2] (3.25ns)   --->   "%img_load_60 = load i32* %img_addr_76, align 4" [conv.cpp:129]   --->   Operation 3097 'load' 'img_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_310 : Operation 3098 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130_15, label %217, label %216" [conv.cpp:130]   --->   Operation 3098 'br' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3099 [1/1] (2.15ns)   --->   "store i32 %img_load_60, i32* %cal_conv_addr_31, align 4" [conv.cpp:132]   --->   Operation 3099 'store' <Predicate = (icmp_ln130_15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_310 : Operation 3100 [1/1] (0.00ns)   --->   "br label %216" [conv.cpp:134]   --->   Operation 3100 'br' <Predicate = (icmp_ln130_15)> <Delay = 0.00>
ST_310 : Operation 3101 [1/1] (2.15ns)   --->   "store i32 %img_load_60, i32* %conv_line_buffer_add_15, align 4" [conv.cpp:133]   --->   Operation 3101 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_310 : Operation 3102 [1/1] (0.00ns)   --->   "br label %215" [conv.cpp:127]   --->   Operation 3102 'br' <Predicate = true> <Delay = 0.00>

State 311 <SV = 80> <Delay = 3.25>
ST_311 : Operation 3103 [1/1] (0.00ns)   --->   "%i3_0_15 = phi i2 [ %add_ln143_15, %214 ], [ 0, %.preheader1.15.preheader ]" [conv.cpp:143]   --->   Operation 3103 'phi' 'i3_0_15' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3104 [1/1] (0.00ns)   --->   "%count_2_15 = phi i5 [ %add_ln144_15, %214 ], [ -16, %.preheader1.15.preheader ]" [conv.cpp:144]   --->   Operation 3104 'phi' 'count_2_15' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3105 [1/1] (0.93ns)   --->   "%icmp_ln143_15 = icmp eq i2 %i3_0_15, -1" [conv.cpp:143]   --->   Operation 3105 'icmp' 'icmp_ln143_15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3106 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3106 'speclooptripcount' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3107 [1/1] (1.58ns)   --->   "%add_ln143_15 = add i2 %i3_0_15, 1" [conv.cpp:143]   --->   Operation 3107 'add' 'add_ln143_15' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143_15, label %.preheader.15.preheader, label %214" [conv.cpp:143]   --->   Operation 3108 'br' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3109 [1/1] (1.86ns)   --->   "%add_ln144_15 = add i5 %count_2_15, 1" [conv.cpp:144]   --->   Operation 3109 'add' 'add_ln144_15' <Predicate = (!icmp_ln143_15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3110 [1/1] (0.00ns)   --->   "%zext_ln144_30 = zext i5 %count_2_15 to i64" [conv.cpp:144]   --->   Operation 3110 'zext' 'zext_ln144_30' <Predicate = (!icmp_ln143_15)> <Delay = 0.00>
ST_311 : Operation 3111 [1/1] (0.00ns)   --->   "%img_addr_75 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144_30" [conv.cpp:144]   --->   Operation 3111 'getelementptr' 'img_addr_75' <Predicate = (!icmp_ln143_15)> <Delay = 0.00>
ST_311 : Operation 3112 [2/2] (3.25ns)   --->   "%img_load_15 = load i32* %img_addr_75, align 4" [conv.cpp:144]   --->   Operation 3112 'load' 'img_load_15' <Predicate = (!icmp_ln143_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_311 : Operation 3113 [1/1] (0.00ns)   --->   "%out_1_15 = alloca i32"   --->   Operation 3113 'alloca' 'out_1_15' <Predicate = (icmp_ln143_15)> <Delay = 0.00>
ST_311 : Operation 3114 [1/1] (0.00ns)   --->   "%out_count_1_15 = alloca i32"   --->   Operation 3114 'alloca' 'out_count_1_15' <Predicate = (icmp_ln143_15)> <Delay = 0.00>
ST_311 : Operation 3115 [1/1] (0.00ns)   --->   "%count_3_15 = alloca i32"   --->   Operation 3115 'alloca' 'count_3_15' <Predicate = (icmp_ln143_15)> <Delay = 0.00>
ST_311 : Operation 3116 [1/1] (1.70ns)   --->   "store i32 19, i32* %count_3_15" [conv.cpp:148]   --->   Operation 3116 'store' <Predicate = (icmp_ln143_15)> <Delay = 1.70>
ST_311 : Operation 3117 [1/1] (1.66ns)   --->   "store i32 0, i32* %out_count_1_15" [conv.cpp:148]   --->   Operation 3117 'store' <Predicate = (icmp_ln143_15)> <Delay = 1.66>
ST_311 : Operation 3118 [1/1] (1.66ns)   --->   "store i32 %out_1_14_load, i32* %out_1_15" [conv.cpp:148]   --->   Operation 3118 'store' <Predicate = (icmp_ln143_15)> <Delay = 1.66>
ST_311 : Operation 3119 [1/1] (1.66ns)   --->   "br label %.preheader.15" [conv.cpp:148]   --->   Operation 3119 'br' <Predicate = (icmp_ln143_15)> <Delay = 1.66>

State 312 <SV = 81> <Delay = 5.40>
ST_312 : Operation 3120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str17) nounwind" [conv.cpp:144]   --->   Operation 3120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3121 [1/2] (3.25ns)   --->   "%img_load_15 = load i32* %img_addr_75, align 4" [conv.cpp:144]   --->   Operation 3121 'load' 'img_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_312 : Operation 3122 [1/1] (0.00ns)   --->   "%zext_ln144_46 = zext i2 %i3_0_15 to i4" [conv.cpp:144]   --->   Operation 3122 'zext' 'zext_ln144_46' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3123 [1/1] (1.77ns)   --->   "%add_ln144_31 = add i4 %zext_ln144_46, 6" [conv.cpp:144]   --->   Operation 3123 'add' 'add_ln144_31' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln144_47 = zext i4 %add_ln144_31 to i64" [conv.cpp:144]   --->   Operation 3124 'zext' 'zext_ln144_47' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3125 [1/1] (0.00ns)   --->   "%cal_conv_addr_15 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_47" [conv.cpp:144]   --->   Operation 3125 'getelementptr' 'cal_conv_addr_15' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3126 [1/1] (2.15ns)   --->   "store i32 %img_load_15, i32* %cal_conv_addr_15, align 4" [conv.cpp:144]   --->   Operation 3126 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_312 : Operation 3127 [1/1] (0.00ns)   --->   "br label %.preheader1.15" [conv.cpp:143]   --->   Operation 3127 'br' <Predicate = true> <Delay = 0.00>

State 313 <SV = 81> <Delay = 1.94>
ST_313 : Operation 3128 [1/1] (0.00ns)   --->   "%i4_0_15 = phi i3 [ %add_ln148_15, %single_conv_test_label17_end15 ], [ 0, %.preheader.15.preheader ]" [conv.cpp:148]   --->   Operation 3128 'phi' 'i4_0_15' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3129 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i3 %i4_0_15 to i1" [conv.cpp:148]   --->   Operation 3129 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3130 [1/1] (1.18ns)   --->   "%icmp_ln148_15 = icmp eq i3 %i4_0_15, -2" [conv.cpp:148]   --->   Operation 3130 'icmp' 'icmp_ln148_15' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3131 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 3131 'speclooptripcount' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3132 [1/1] (1.68ns)   --->   "%add_ln148_15 = add i3 1, %i4_0_15" [conv.cpp:148]   --->   Operation 3132 'add' 'add_ln148_15' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148_15, label %single_conv_test_label11_end, label %single_conv_test_label17_begin15" [conv.cpp:148]   --->   Operation 3133 'br' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 3134 'specloopname' <Predicate = (!icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3135 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str18) nounwind" [conv.cpp:149]   --->   Operation 3135 'specregionbegin' 'tmp_62' <Predicate = (!icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_128 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0_15, i3 0)" [conv.cpp:171]   --->   Operation 3136 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln171_46 = zext i6 %tmp_128 to i7" [conv.cpp:171]   --->   Operation 3137 'zext' 'zext_ln171_46' <Predicate = (!icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_129 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0_15, i1 false)" [conv.cpp:171]   --->   Operation 3138 'bitconcatenate' 'tmp_129' <Predicate = (!icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln171_47 = zext i4 %tmp_129 to i7" [conv.cpp:171]   --->   Operation 3139 'zext' 'zext_ln171_47' <Predicate = (!icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3140 [1/1] (1.94ns)   --->   "%sub_ln171_15 = sub i7 %zext_ln171_46, %zext_ln171_47" [conv.cpp:171]   --->   Operation 3140 'sub' 'sub_ln171_15' <Predicate = (!icmp_ln148_15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3141 [1/1] (1.18ns)   --->   "%icmp_ln175 = icmp eq i3 %i4_0_15, 0" [conv.cpp:175]   --->   Operation 3141 'icmp' 'icmp_ln175' <Predicate = (!icmp_ln148_15)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3142 [1/1] (1.18ns)   --->   "%icmp_ln182 = icmp eq i3 %i4_0_15, 1" [conv.cpp:182]   --->   Operation 3142 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln148_15)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3143 [1/1] (1.66ns)   --->   "br label %222" [conv.cpp:150]   --->   Operation 3143 'br' <Predicate = (!icmp_ln148_15)> <Delay = 1.66>
ST_313 : Operation 3144 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str11, i32 %tmp_58) nounwind" [conv.cpp:200]   --->   Operation 3144 'specregionend' 'empty_187' <Predicate = (icmp_ln148_15)> <Delay = 0.00>
ST_313 : Operation 3145 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:201]   --->   Operation 3145 'ret' <Predicate = (icmp_ln148_15)> <Delay = 0.00>

State 314 <SV = 82> <Delay = 4.41>
ST_314 : Operation 3146 [1/1] (0.00ns)   --->   "%j5_0_15 = phi i3 [ 0, %single_conv_test_label17_begin15 ], [ %add_ln150_15, %single_conv_test_label18_end15 ]" [conv.cpp:150]   --->   Operation 3146 'phi' 'j5_0_15' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3147 [1/1] (0.00ns)   --->   "%out_1_15_load = load i32* %out_1_15"   --->   Operation 3147 'load' 'out_1_15_load' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3148 [1/1] (0.00ns)   --->   "%count_3_15_load = load i32* %count_3_15" [conv.cpp:156]   --->   Operation 3148 'load' 'count_3_15_load' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3149 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i3 %j5_0_15 to i1" [conv.cpp:150]   --->   Operation 3149 'trunc' 'trunc_ln150' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3150 [1/1] (1.18ns)   --->   "%icmp_ln150_15 = icmp eq i3 %j5_0_15, -2" [conv.cpp:150]   --->   Operation 3150 'icmp' 'icmp_ln150_15' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3151 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 3151 'speclooptripcount' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3152 [1/1] (1.68ns)   --->   "%add_ln150_15 = add i3 1, %j5_0_15" [conv.cpp:150]   --->   Operation 3152 'add' 'add_ln150_15' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150_15, label %single_conv_test_label17_end15, label %single_conv_test_label18_begin15" [conv.cpp:150]   --->   Operation 3153 'br' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 3154 'specloopname' <Predicate = (!icmp_ln150_15)> <Delay = 0.00>
ST_314 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str19) nounwind" [conv.cpp:151]   --->   Operation 3155 'specregionbegin' 'tmp_63' <Predicate = (!icmp_ln150_15)> <Delay = 0.00>
ST_314 : Operation 3156 [1/1] (1.18ns)   --->   "%icmp_ln153_15 = icmp ult i3 %j5_0_15, -3" [conv.cpp:153]   --->   Operation 3156 'icmp' 'icmp_ln153_15' <Predicate = (!icmp_ln150_15)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153_15, label %223, label %225" [conv.cpp:153]   --->   Operation 3157 'br' <Predicate = (!icmp_ln150_15)> <Delay = 0.00>
ST_314 : Operation 3158 [1/1] (2.70ns)   --->   "%add_ln129_31 = add i32 %count_3_15_load, 3" [conv.cpp:129]   --->   Operation 3158 'add' 'add_ln129_31' <Predicate = (!icmp_ln150_15 & !icmp_ln153_15)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3159 [1/1] (1.66ns)   --->   "br label %224" [conv.cpp:161]   --->   Operation 3159 'br' <Predicate = (!icmp_ln150_15 & !icmp_ln153_15)> <Delay = 1.66>
ST_314 : Operation 3160 [2/2] (2.64ns)   --->   "%out_15 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 3160 'call' 'out_15' <Predicate = (!icmp_ln150_15 & icmp_ln153_15)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_314 : Operation 3161 [1/1] (2.70ns)   --->   "%add_ln156_15 = add nsw i32 %count_3_15_load, 1" [conv.cpp:156]   --->   Operation 3161 'add' 'add_ln156_15' <Predicate = (!icmp_ln150_15 & icmp_ln153_15)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3162 [1/1] (1.70ns)   --->   "store i32 %add_ln156_15, i32* %count_3_15" [conv.cpp:158]   --->   Operation 3162 'store' <Predicate = (!icmp_ln150_15 & icmp_ln153_15)> <Delay = 1.70>
ST_314 : Operation 3163 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str18, i32 %tmp_62) nounwind" [conv.cpp:198]   --->   Operation 3163 'specregionend' 'empty_195' <Predicate = (icmp_ln150_15)> <Delay = 0.00>
ST_314 : Operation 3164 [1/1] (0.00ns)   --->   "br label %.preheader.15" [conv.cpp:148]   --->   Operation 3164 'br' <Predicate = (icmp_ln150_15)> <Delay = 0.00>

State 315 <SV = 83> <Delay = 2.64>
ST_315 : Operation 3165 [1/1] (0.00ns)   --->   "%count_5_15 = phi i32 [ %count_3_15_load, %225 ], [ %add_ln166_15, %._crit_edge.15 ]" [conv.cpp:156]   --->   Operation 3165 'phi' 'count_5_15' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3166 [1/1] (0.00ns)   --->   "%out_3_15 = phi i32 [ %out_1_15_load, %225 ], [ %out_4_15, %._crit_edge.15 ]" [conv.cpp:164]   --->   Operation 3166 'phi' 'out_3_15' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3167 [1/1] (0.00ns)   --->   "%i17_0_15 = phi i2 [ 0, %225 ], [ %add_ln161_15, %._crit_edge.15 ]" [conv.cpp:161]   --->   Operation 3167 'phi' 'i17_0_15' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3168 [1/1] (0.93ns)   --->   "%icmp_ln161_15 = icmp eq i2 %i17_0_15, -1" [conv.cpp:161]   --->   Operation 3168 'icmp' 'icmp_ln161_15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3169 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3169 'speclooptripcount' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3170 [1/1] (1.58ns)   --->   "%add_ln161_15 = add i2 %i17_0_15, 1" [conv.cpp:161]   --->   Operation 3170 'add' 'add_ln161_15' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161_15, label %.loopexit.15.loopexit, label %226" [conv.cpp:161]   --->   Operation 3171 'br' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str20) nounwind" [conv.cpp:162]   --->   Operation 3172 'specloopname' <Predicate = (!icmp_ln161_15)> <Delay = 0.00>
ST_315 : Operation 3173 [1/1] (0.93ns)   --->   "%icmp_ln163_15 = icmp eq i2 %i17_0_15, 0" [conv.cpp:163]   --->   Operation 3173 'icmp' 'icmp_ln163_15' <Predicate = (!icmp_ln161_15)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3174 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163_15, label %227, label %._crit_edge.15" [conv.cpp:163]   --->   Operation 3174 'br' <Predicate = (!icmp_ln161_15)> <Delay = 1.66>
ST_315 : Operation 3175 [2/2] (2.64ns)   --->   "%out_6_14 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 3175 'call' 'out_6_14' <Predicate = (!icmp_ln161_15 & icmp_ln163_15)> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_315 : Operation 3176 [1/1] (1.70ns)   --->   "store i32 %add_ln129_31, i32* %count_3_15" [conv.cpp:129]   --->   Operation 3176 'store' <Predicate = (icmp_ln161_15)> <Delay = 1.70>
ST_315 : Operation 3177 [1/1] (1.66ns)   --->   "br label %.loopexit.15"   --->   Operation 3177 'br' <Predicate = (icmp_ln161_15)> <Delay = 1.66>

State 316 <SV = 84> <Delay = 3.25>
ST_316 : Operation 3178 [1/2] (0.00ns)   --->   "%out_6_14 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 3178 'call' 'out_6_14' <Predicate = (icmp_ln163_15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_316 : Operation 3179 [1/1] (1.66ns)   --->   "br label %._crit_edge.15" [conv.cpp:165]   --->   Operation 3179 'br' <Predicate = (icmp_ln163_15)> <Delay = 1.66>
ST_316 : Operation 3180 [1/1] (2.70ns)   --->   "%add_ln166_15 = add nsw i32 %count_5_15, 1" [conv.cpp:166]   --->   Operation 3180 'add' 'add_ln166_15' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln166_15 = sext i32 %count_5_15 to i64" [conv.cpp:166]   --->   Operation 3181 'sext' 'sext_ln166_15' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3182 [1/1] (0.00ns)   --->   "%img_addr_79 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166_15" [conv.cpp:166]   --->   Operation 3182 'getelementptr' 'img_addr_79' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3183 [2/2] (3.25ns)   --->   "%img_load_63 = load i32* %img_addr_79, align 4" [conv.cpp:166]   --->   Operation 3183 'load' 'img_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 317 <SV = 85> <Delay = 5.90>
ST_317 : Operation 3184 [1/1] (0.00ns)   --->   "%out_4_15 = phi i32 [ %out_6_14, %227 ], [ %out_3_15, %226 ]" [conv.cpp:164]   --->   Operation 3184 'phi' 'out_4_15' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3185 [1/2] (3.25ns)   --->   "%img_load_63 = load i32* %img_addr_79, align 4" [conv.cpp:166]   --->   Operation 3185 'load' 'img_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_317 : Operation 3186 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_63)" [conv.cpp:167]   --->   Operation 3186 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 318 <SV = 86> <Delay = 0.00>
ST_318 : Operation 3187 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_63)" [conv.cpp:167]   --->   Operation 3187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_318 : Operation 3188 [1/1] (0.00ns)   --->   "br label %224" [conv.cpp:161]   --->   Operation 3188 'br' <Predicate = true> <Delay = 0.00>

State 319 <SV = 83> <Delay = 3.25>
ST_319 : Operation 3189 [1/2] (0.00ns)   --->   "%out_15 = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 3189 'call' 'out_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_319 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln156_15 = sext i32 %count_3_15_load to i64" [conv.cpp:156]   --->   Operation 3190 'sext' 'sext_ln156_15' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3191 [1/1] (0.00ns)   --->   "%img_addr_78 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156_15" [conv.cpp:156]   --->   Operation 3191 'getelementptr' 'img_addr_78' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3192 [2/2] (3.25ns)   --->   "%img_load_62 = load i32* %img_addr_78, align 4" [conv.cpp:156]   --->   Operation 3192 'load' 'img_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 320 <SV = 84> <Delay = 5.90>
ST_320 : Operation 3193 [1/2] (3.25ns)   --->   "%img_load_62 = load i32* %img_addr_78, align 4" [conv.cpp:156]   --->   Operation 3193 'load' 'img_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_320 : Operation 3194 [2/2] (2.64ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_62)" [conv.cpp:157]   --->   Operation 3194 'call' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 321 <SV = 85> <Delay = 5.28>
ST_321 : Operation 3195 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %img_load_62)" [conv.cpp:157]   --->   Operation 3195 'call' <Predicate = (icmp_ln153_15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_321 : Operation 3196 [1/1] (1.66ns)   --->   "br label %.loopexit.15" [conv.cpp:158]   --->   Operation 3196 'br' <Predicate = (icmp_ln153_15)> <Delay = 1.66>
ST_321 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln171_48 = zext i3 %j5_0_15 to i7" [conv.cpp:171]   --->   Operation 3197 'zext' 'zext_ln171_48' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3198 [1/1] (2.03ns)   --->   "%add_ln171_30 = add i7 %sub_ln171_15, %zext_ln171_48" [conv.cpp:171]   --->   Operation 3198 'add' 'add_ln171_30' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln171_15 = sext i7 %add_ln171_30 to i64" [conv.cpp:171]   --->   Operation 3199 'sext' 'sext_ln171_15' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3200 [1/1] (0.00ns)   --->   "%conv_output_addr_16 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171_15" [conv.cpp:171]   --->   Operation 3200 'getelementptr' 'conv_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3201 [2/2] (3.25ns)   --->   "%conv_output_load_15 = load i32* %conv_output_addr_16, align 4" [conv.cpp:171]   --->   Operation 3201 'load' 'conv_output_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 322 <SV = 86> <Delay = 5.95>
ST_322 : Operation 3202 [1/1] (0.00ns)   --->   "%out_5_15 = phi i32 [ %out_15, %223 ], [ %out_3_15, %.loopexit.15.loopexit ]" [conv.cpp:155]   --->   Operation 3202 'phi' 'out_5_15' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3203 [1/2] (3.25ns)   --->   "%conv_output_load_15 = load i32* %conv_output_addr_16, align 4" [conv.cpp:171]   --->   Operation 3203 'load' 'conv_output_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_322 : Operation 3204 [1/1] (2.70ns)   --->   "%add_ln171_31 = add nsw i32 %out_5_15, %conv_output_load_15" [conv.cpp:171]   --->   Operation 3204 'add' 'add_ln171_31' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 87> <Delay = 3.25>
ST_323 : Operation 3205 [1/1] (0.00ns)   --->   "%zext_ln171_31 = zext i3 %j5_0_15 to i64" [conv.cpp:171]   --->   Operation 3205 'zext' 'zext_ln171_31' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3206 [1/1] (3.25ns)   --->   "store i32 %add_ln171_31, i32* %conv_output_addr_16, align 4" [conv.cpp:171]   --->   Operation 3206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_323 : Operation 3207 [1/1] (0.00ns)   --->   "%tmp_130 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %j5_0_15, i32 1, i32 2)" [conv.cpp:177]   --->   Operation 3207 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3208 [1/1] (0.93ns)   --->   "%icmp_ln177 = icmp eq i2 %tmp_130, 0" [conv.cpp:177]   --->   Operation 3208 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %232, label %234" [conv.cpp:175]   --->   Operation 3209 'br' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3210 [1/1] (0.97ns)   --->   "%and_ln182 = and i1 %icmp_ln182, %icmp_ln177" [conv.cpp:182]   --->   Operation 3210 'and' 'and_ln182' <Predicate = (!icmp_ln175)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3211 [1/1] (0.00ns)   --->   "br i1 %and_ln182, label %branch1, label %235" [conv.cpp:182]   --->   Operation 3211 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_323 : Operation 3212 [1/1] (0.00ns)   --->   "%cal_pool_0_1_load = load i32* @cal_pool_0_1, align 4" [conv.cpp:93->conv.cpp:186]   --->   Operation 3212 'load' 'cal_pool_0_1_load' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_323 : Operation 3213 [1/1] (1.66ns)   --->   "store i32 %cal_pool_0_1_load, i32* @cal_pool_0_0, align 16" [conv.cpp:93->conv.cpp:186]   --->   Operation 3213 'store' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 1.66>
ST_323 : Operation 3214 [2/2] (2.15ns)   --->   "%pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8" [conv.cpp:94->conv.cpp:186]   --->   Operation 3214 'load' 'pool_line_buffer_loa' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_323 : Operation 3215 [1/1] (0.00ns)   --->   "br i1 %trunc_ln150, label %branch11, label %branch10" [conv.cpp:183]   --->   Operation 3215 'br' <Predicate = (!icmp_ln175 & and_ln182)> <Delay = 0.00>
ST_323 : Operation 3216 [1/1] (1.66ns)   --->   "store i32 %add_ln171_31, i32* @cal_pool_1_0, align 4" [conv.cpp:183]   --->   Operation 3216 'store' <Predicate = (!icmp_ln175 & and_ln182 & !trunc_ln150)> <Delay = 1.66>
ST_323 : Operation 3217 [1/1] (0.00ns)   --->   "br label %branch164" [conv.cpp:183]   --->   Operation 3217 'br' <Predicate = (!icmp_ln175 & and_ln182 & !trunc_ln150)> <Delay = 0.00>
ST_323 : Operation 3218 [1/1] (0.00ns)   --->   "store i32 %add_ln171_31, i32* @cal_pool_1_1, align 4" [conv.cpp:183]   --->   Operation 3218 'store' <Predicate = (!icmp_ln175 & and_ln182 & trunc_ln150)> <Delay = 0.00>
ST_323 : Operation 3219 [1/1] (0.00ns)   --->   "br label %branch164" [conv.cpp:183]   --->   Operation 3219 'br' <Predicate = (!icmp_ln175 & and_ln182 & trunc_ln150)> <Delay = 0.00>
ST_323 : Operation 3220 [1/1] (0.00ns)   --->   "br label %233" [conv.cpp:184]   --->   Operation 3220 'br' <Predicate = (!icmp_ln175 & and_ln182)> <Delay = 0.00>
ST_323 : Operation 3221 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %branch2, label %._crit_edge5.15" [conv.cpp:177]   --->   Operation 3221 'br' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_323 : Operation 3222 [1/1] (0.00ns)   --->   "br i1 %trunc_ln150, label %branch5, label %branch4" [conv.cpp:178]   --->   Operation 3222 'br' <Predicate = (icmp_ln175 & icmp_ln177)> <Delay = 0.00>
ST_323 : Operation 3223 [1/1] (1.66ns)   --->   "store i32 %add_ln171_31, i32* @cal_pool_0_0, align 4" [conv.cpp:178]   --->   Operation 3223 'store' <Predicate = (icmp_ln175 & !trunc_ln150 & icmp_ln177)> <Delay = 1.66>
ST_323 : Operation 3224 [1/1] (0.00ns)   --->   "br label %branch253" [conv.cpp:178]   --->   Operation 3224 'br' <Predicate = (icmp_ln175 & !trunc_ln150 & icmp_ln177)> <Delay = 0.00>
ST_323 : Operation 3225 [1/1] (1.66ns)   --->   "store i32 %add_ln171_31, i32* @cal_pool_0_1, align 4" [conv.cpp:178]   --->   Operation 3225 'store' <Predicate = (icmp_ln175 & trunc_ln150 & icmp_ln177)> <Delay = 1.66>
ST_323 : Operation 3226 [1/1] (0.00ns)   --->   "br label %branch253" [conv.cpp:178]   --->   Operation 3226 'br' <Predicate = (icmp_ln175 & trunc_ln150 & icmp_ln177)> <Delay = 0.00>
ST_323 : Operation 3227 [1/1] (0.00ns)   --->   "br label %._crit_edge5.15" [conv.cpp:178]   --->   Operation 3227 'br' <Predicate = (icmp_ln175 & icmp_ln177)> <Delay = 0.00>
ST_323 : Operation 3228 [1/1] (0.00ns)   --->   "%pool_line_buffer_add = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln171_31" [conv.cpp:179]   --->   Operation 3228 'getelementptr' 'pool_line_buffer_add' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_323 : Operation 3229 [1/1] (2.15ns)   --->   "store i32 %add_ln171_31, i32* %pool_line_buffer_add, align 4" [conv.cpp:179]   --->   Operation 3229 'store' <Predicate = (icmp_ln175)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_323 : Operation 3230 [1/1] (0.00ns)   --->   "br label %231" [conv.cpp:180]   --->   Operation 3230 'br' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 324 <SV = 88> <Delay = 3.81>
ST_324 : Operation 3231 [1/1] (0.00ns)   --->   "%go_up = load i32* @cal_pool_1_0, align 8" [conv.cpp:91->conv.cpp:186]   --->   Operation 3231 'load' 'go_up' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3232 [1/2] (2.15ns)   --->   "%pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8" [conv.cpp:94->conv.cpp:186]   --->   Operation 3232 'load' 'pool_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_324 : Operation 3233 [1/1] (1.66ns)   --->   "store i32 %pool_line_buffer_loa, i32* @cal_pool_0_1, align 4" [conv.cpp:94->conv.cpp:186]   --->   Operation 3233 'store' <Predicate = true> <Delay = 1.66>
ST_324 : Operation 3234 [1/1] (0.00ns)   --->   "%cal_pool_1_1_load = load i32* @cal_pool_1_1, align 4" [conv.cpp:95->conv.cpp:186]   --->   Operation 3234 'load' 'cal_pool_1_1_load' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3235 [1/1] (1.66ns)   --->   "store i32 %cal_pool_1_1_load, i32* @cal_pool_1_0, align 8" [conv.cpp:95->conv.cpp:186]   --->   Operation 3235 'store' <Predicate = true> <Delay = 1.66>
ST_324 : Operation 3236 [1/1] (0.00ns)   --->   "store i32 %add_ln171_31, i32* @cal_pool_1_1, align 4" [conv.cpp:96->conv.cpp:186]   --->   Operation 3236 'store' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3237 [1/1] (1.66ns)   --->   "br label %236" [conv.cpp:98->conv.cpp:186]   --->   Operation 3237 'br' <Predicate = true> <Delay = 1.66>

State 325 <SV = 89> <Delay = 3.83>
ST_325 : Operation 3238 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 0, %235 ], [ %i_1, %237 ]"   --->   Operation 3238 'phi' 'i_0_i' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_325 : Operation 3239 [1/1] (1.18ns)   --->   "%icmp_ln98 = icmp eq i3 %i_0_i, -3" [conv.cpp:98->conv.cpp:186]   --->   Operation 3239 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3240 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 3240 'speclooptripcount' 'empty_202' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_325 : Operation 3241 [1/1] (1.68ns)   --->   "%i_1 = add i3 %i_0_i, 1" [conv.cpp:99->conv.cpp:186]   --->   Operation 3241 'add' 'i_1' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %pool_line_buffer_shift_1_bit.exit, label %237" [conv.cpp:98->conv.cpp:186]   --->   Operation 3242 'br' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_325 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %i_1 to i64" [conv.cpp:99->conv.cpp:186]   --->   Operation 3243 'zext' 'zext_ln99' <Predicate = (!icmp_ln175 & !and_ln182 & !icmp_ln98)> <Delay = 0.00>
ST_325 : Operation 3244 [1/1] (0.00ns)   --->   "%pool_line_buffer_add_1 = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln99" [conv.cpp:99->conv.cpp:186]   --->   Operation 3244 'getelementptr' 'pool_line_buffer_add_1' <Predicate = (!icmp_ln175 & !and_ln182 & !icmp_ln98)> <Delay = 0.00>
ST_325 : Operation 3245 [2/2] (2.15ns)   --->   "%pool_line_buffer_loa_1 = load i32* %pool_line_buffer_add_1, align 4" [conv.cpp:99->conv.cpp:186]   --->   Operation 3245 'load' 'pool_line_buffer_loa_1' <Predicate = (!icmp_ln175 & !and_ln182 & !icmp_ln98)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_325 : Operation 3246 [1/1] (2.15ns)   --->   "store i32 %go_up, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4" [conv.cpp:101->conv.cpp:186]   --->   Operation 3246 'store' <Predicate = (!icmp_ln175 & !and_ln182 & icmp_ln98)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_325 : Operation 3247 [1/1] (0.00ns)   --->   "br label %233"   --->   Operation 3247 'br' <Predicate = (!icmp_ln175 & !and_ln182 & icmp_ln98)> <Delay = 0.00>
ST_325 : Operation 3248 [1/1] (0.00ns)   --->   "br label %231"   --->   Operation 3248 'br' <Predicate = (!icmp_ln175 & icmp_ln98) | (!icmp_ln175 & and_ln182)> <Delay = 0.00>
ST_325 : Operation 3249 [1/1] (0.97ns)   --->   "%and_ln188 = and i1 %trunc_ln148, %trunc_ln150" [conv.cpp:188]   --->   Operation 3249 'and' 'and_ln188' <Predicate = (icmp_ln98) | (and_ln182) | (icmp_ln175)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3250 [1/1] (0.00ns)   --->   "br i1 %and_ln188, label %228, label %single_conv_test_label18_end15" [conv.cpp:188]   --->   Operation 3250 'br' <Predicate = (icmp_ln98) | (and_ln182) | (icmp_ln175)> <Delay = 0.00>
ST_325 : Operation 3251 [1/1] (0.00ns)   --->   "%cal_pool_0_0_load = load i32* @cal_pool_0_0, align 4" [conv.cpp:48->conv.cpp:191]   --->   Operation 3251 'load' 'cal_pool_0_0_load' <Predicate = (icmp_ln98 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_325 : Operation 3252 [1/1] (0.00ns)   --->   "%cal_pool_0_1_load_1 = load i32* @cal_pool_0_1, align 4" [conv.cpp:48->conv.cpp:191]   --->   Operation 3252 'load' 'cal_pool_0_1_load_1' <Predicate = (icmp_ln98 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_325 : Operation 3253 [1/1] (0.00ns)   --->   "%cal_pool_1_0_load = load i32* @cal_pool_1_0, align 4" [conv.cpp:48->conv.cpp:191]   --->   Operation 3253 'load' 'cal_pool_1_0_load' <Predicate = (icmp_ln98 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_325 : Operation 3254 [1/1] (0.00ns)   --->   "%cal_pool_1_1_load_1 = load i32* @cal_pool_1_1, align 4" [conv.cpp:48->conv.cpp:191]   --->   Operation 3254 'load' 'cal_pool_1_1_load_1' <Predicate = (icmp_ln98 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_325 : Operation 3255 [1/1] (1.66ns)   --->   "br label %229" [conv.cpp:44->conv.cpp:191]   --->   Operation 3255 'br' <Predicate = (icmp_ln98 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 1.66>

State 326 <SV = 90> <Delay = 4.30>
ST_326 : Operation 3256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str8) nounwind" [conv.cpp:99->conv.cpp:186]   --->   Operation 3256 'specloopname' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3257 [1/2] (2.15ns)   --->   "%pool_line_buffer_loa_1 = load i32* %pool_line_buffer_add_1, align 4" [conv.cpp:99->conv.cpp:186]   --->   Operation 3257 'load' 'pool_line_buffer_loa_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_326 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i3 %i_0_i to i64" [conv.cpp:99->conv.cpp:186]   --->   Operation 3258 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3259 [1/1] (0.00ns)   --->   "%pool_line_buffer_add_2 = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln99_1" [conv.cpp:99->conv.cpp:186]   --->   Operation 3259 'getelementptr' 'pool_line_buffer_add_2' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3260 [1/1] (2.15ns)   --->   "store i32 %pool_line_buffer_loa_1, i32* %pool_line_buffer_add_2, align 4" [conv.cpp:99->conv.cpp:186]   --->   Operation 3260 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_326 : Operation 3261 [1/1] (0.00ns)   --->   "br label %236" [conv.cpp:98->conv.cpp:186]   --->   Operation 3261 'br' <Predicate = true> <Delay = 0.00>

State 327 <SV = 90> <Delay = 4.36>
ST_327 : Operation 3262 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i2 [ 0, %228 ], [ %i_2, %single_pool_calculate_label2_end ]"   --->   Operation 3262 'phi' 'i_0_i1' <Predicate = (and_ln188)> <Delay = 0.00>
ST_327 : Operation 3263 [1/1] (0.00ns)   --->   "%ans_0_i = phi i32 [ 0, %228 ], [ %ans_1_i, %single_pool_calculate_label2_end ]" [conv.cpp:48->conv.cpp:191]   --->   Operation 3263 'phi' 'ans_0_i' <Predicate = (and_ln188)> <Delay = 0.00>
ST_327 : Operation 3264 [1/1] (0.93ns)   --->   "%icmp_ln44 = icmp eq i2 %i_0_i1, -1" [conv.cpp:44->conv.cpp:191]   --->   Operation 3264 'icmp' 'icmp_ln44' <Predicate = (and_ln188)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3265 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3265 'speclooptripcount' 'empty_199' <Predicate = (and_ln188)> <Delay = 0.00>
ST_327 : Operation 3266 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i_0_i1, 1" [conv.cpp:44->conv.cpp:191]   --->   Operation 3266 'add' 'i_2' <Predicate = (and_ln188)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %single_pool_calculate.exit, label %single_pool_calculate_label2_begin" [conv.cpp:44->conv.cpp:191]   --->   Operation 3267 'br' <Predicate = (and_ln188)> <Delay = 0.00>
ST_327 : Operation 3268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind" [conv.cpp:45->conv.cpp:191]   --->   Operation 3268 'specloopname' <Predicate = (and_ln188 & !icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2) nounwind" [conv.cpp:45->conv.cpp:191]   --->   Operation 3269 'specregionbegin' 'tmp_i' <Predicate = (and_ln188 & !icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3270 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i2 %i_0_i1 to i1" [conv.cpp:48->conv.cpp:191]   --->   Operation 3270 'trunc' 'trunc_ln48' <Predicate = (and_ln188 & !icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3271 [1/1] (1.66ns)   --->   "br label %230" [conv.cpp:46->conv.cpp:191]   --->   Operation 3271 'br' <Predicate = (and_ln188 & !icmp_ln44)> <Delay = 1.66>
ST_327 : Operation 3272 [1/1] (0.00ns)   --->   "%out_count_1_15_load = load i32* %out_count_1_15" [conv.cpp:191]   --->   Operation 3272 'load' 'out_count_1_15_load' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3273 [1/1] (2.70ns)   --->   "%add_ln191 = add nsw i32 %out_count_1_15_load, 1" [conv.cpp:191]   --->   Operation 3273 'add' 'add_ln191' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i32 %out_count_1_15_load to i64" [conv.cpp:191]   --->   Operation 3274 'sext' 'sext_ln191' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3275 [1/1] (0.00ns)   --->   "%outtotal_addr = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln191" [conv.cpp:191]   --->   Operation 3275 'getelementptr' 'outtotal_addr' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3276 [1/1] (2.15ns)   --->   "store i32 %ans_0_i, i32* %outtotal_addr, align 4" [conv.cpp:191]   --->   Operation 3276 'store' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_327 : Operation 3277 [1/1] (1.66ns)   --->   "store i32 %add_ln191, i32* %out_count_1_15" [conv.cpp:193]   --->   Operation 3277 'store' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 1.66>
ST_327 : Operation 3278 [1/1] (0.00ns)   --->   "br label %single_conv_test_label18_end15" [conv.cpp:193]   --->   Operation 3278 'br' <Predicate = (and_ln188 & icmp_ln44)> <Delay = 0.00>
ST_327 : Operation 3279 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str19, i32 %tmp_63) nounwind" [conv.cpp:197]   --->   Operation 3279 'specregionend' 'empty_197' <Predicate = (icmp_ln44) | (!and_ln188)> <Delay = 0.00>
ST_327 : Operation 3280 [1/1] (1.66ns)   --->   "store i32 %out_5_15, i32* %out_1_15" [conv.cpp:150]   --->   Operation 3280 'store' <Predicate = (icmp_ln44) | (!and_ln188)> <Delay = 1.66>
ST_327 : Operation 3281 [1/1] (0.00ns)   --->   "br label %222" [conv.cpp:150]   --->   Operation 3281 'br' <Predicate = (icmp_ln44) | (!and_ln188)> <Delay = 0.00>

State 328 <SV = 91> <Delay = 4.82>
ST_328 : Operation 3282 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %single_pool_calculate_label2_begin ], [ %j_1, %_ifconv.i ]"   --->   Operation 3282 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3283 [1/1] (0.00ns)   --->   "%ans_1_i = phi i32 [ %ans_0_i, %single_pool_calculate_label2_begin ], [ %ans, %_ifconv.i ]"   --->   Operation 3283 'phi' 'ans_1_i' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3284 [1/1] (0.93ns)   --->   "%icmp_ln46 = icmp eq i2 %j_0_i, -1" [conv.cpp:46->conv.cpp:191]   --->   Operation 3284 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3285 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3285 'speclooptripcount' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3286 [1/1] (1.58ns)   --->   "%j_1 = add i2 %j_0_i, 1" [conv.cpp:46->conv.cpp:191]   --->   Operation 3286 'add' 'j_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3287 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %single_pool_calculate_label2_end, label %_ifconv.i" [conv.cpp:46->conv.cpp:191]   --->   Operation 3287 'br' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str3) nounwind" [conv.cpp:47->conv.cpp:191]   --->   Operation 3288 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_328 : Operation 3289 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i2 %j_0_i to i1" [conv.cpp:48->conv.cpp:191]   --->   Operation 3289 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_328 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_2)   --->   "%select_ln48 = select i1 %trunc_ln48_1, i32 %cal_pool_1_1_load_1, i32 %cal_pool_1_0_load" [conv.cpp:48->conv.cpp:191]   --->   Operation 3290 'select' 'select_ln48' <Predicate = (!icmp_ln46 & trunc_ln48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_328 : Operation 3291 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln48_1 = select i1 %trunc_ln48_1, i32 %cal_pool_0_1_load_1, i32 %cal_pool_0_0_load" [conv.cpp:48->conv.cpp:191]   --->   Operation 3291 'select' 'select_ln48_1' <Predicate = (!icmp_ln46 & !trunc_ln48)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_328 : Operation 3292 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln48_2 = select i1 %trunc_ln48, i32 %select_ln48, i32 %select_ln48_1" [conv.cpp:48->conv.cpp:191]   --->   Operation 3292 'select' 'select_ln48_2' <Predicate = (!icmp_ln46)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_328 : Operation 3293 [1/1] (2.43ns)   --->   "%icmp_ln48 = icmp sgt i32 %ans_1_i, %select_ln48_2" [conv.cpp:48->conv.cpp:191]   --->   Operation 3293 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln46)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3294 [1/1] (0.79ns)   --->   "%ans = select i1 %icmp_ln48, i32 %ans_1_i, i32 %select_ln48_2" [conv.cpp:48->conv.cpp:191]   --->   Operation 3294 'select' 'ans' <Predicate = (!icmp_ln46)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_328 : Operation 3295 [1/1] (0.00ns)   --->   "br label %230" [conv.cpp:46->conv.cpp:191]   --->   Operation 3295 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_328 : Operation 3296 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_i) nounwind" [conv.cpp:50->conv.cpp:191]   --->   Operation 3296 'specregionend' 'empty_201' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_328 : Operation 3297 [1/1] (0.00ns)   --->   "br label %229" [conv.cpp:44->conv.cpp:191]   --->   Operation 3297 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', conv.cpp:108) [20]  (1.66 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv.cpp:108) [20]  (0 ns)
	'sub' operation ('sub_ln110', conv.cpp:110) [32]  (1.95 ns)

 <State 3>: 5.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv.cpp:109) [35]  (0 ns)
	'add' operation ('add_ln110', conv.cpp:110) [43]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr', conv.cpp:110) [45]  (0 ns)
	'store' operation ('store_ln110', conv.cpp:110) of constant 0 on array 'conv_output', conv.cpp:106 [46]  (3.26 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_0', conv.cpp:117) with incoming values : ('add_ln117', conv.cpp:117) [55]  (0 ns)
	'getelementptr' operation ('imgtotal_addr', conv.cpp:118) [63]  (0 ns)
	'load' operation ('imgtotal_load', conv.cpp:118) on array 'imgtotal' [64]  (3.26 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load', conv.cpp:118) on array 'imgtotal' [64]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load', conv.cpp:118 on array 'img', conv.cpp:115 [66]  (3.26 ns)

 <State 6>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_0', conv.cpp:120) with incoming values : ('add_ln120', conv.cpp:120) [71]  (0 ns)
	'getelementptr' operation ('weitotal_addr', conv.cpp:121) [79]  (0 ns)
	'load' operation ('weitotal_load', conv.cpp:121) on array 'weitotal' [80]  (3.26 ns)

 <State 7>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load', conv.cpp:121) on array 'weitotal' [80]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load', conv.cpp:121 on array 'kernel' [82]  (2.15 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_0', conv.cpp:127) with incoming values : ('add_ln127', conv.cpp:127) [88]  (0 ns)
	'add' operation ('add_ln127', conv.cpp:127) [96]  (1.86 ns)

 <State 9>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_0', conv.cpp:127) with incoming values : ('add_ln127', conv.cpp:127) ('add_ln129', conv.cpp:129) [106]  (0 ns)
	'getelementptr' operation ('img_addr_2', conv.cpp:129) [115]  (0 ns)
	'load' operation ('img_load_16', conv.cpp:129) on array 'img', conv.cpp:115 [116]  (3.26 ns)

 <State 10>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_16', conv.cpp:129) on array 'img', conv.cpp:115 [116]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_16', conv.cpp:129 on array 'cal_conv' [128]  (2.15 ns)

 <State 11>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_0', conv.cpp:144) with incoming values : ('add_ln144', conv.cpp:144) [140]  (0 ns)
	'getelementptr' operation ('img_addr_1', conv.cpp:144) [149]  (0 ns)
	'load' operation ('img_load', conv.cpp:144) on array 'img', conv.cpp:115 [150]  (3.26 ns)

 <State 12>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load', conv.cpp:144) on array 'img', conv.cpp:115 [150]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load', conv.cpp:144 on array 'cal_conv' [155]  (2.15 ns)

 <State 13>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_0', conv.cpp:148) with incoming values : ('add_ln148', conv.cpp:148) [163]  (0 ns)
	'sub' operation ('sub_ln171', conv.cpp:171) [176]  (1.95 ns)

 <State 14>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_0_load', conv.cpp:156) on local variable 'count_3_0' [181]  (0 ns)
	'add' operation ('add_ln156', conv.cpp:156) [222]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156', conv.cpp:156 on local variable 'count_3_0' [227]  (1.71 ns)

 <State 15>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6', conv.cpp:164) to 'single_conv_calculat' [207]  (2.65 ns)

 <State 16>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_18', conv.cpp:166) [213]  (0 ns)
	'load' operation ('img_load_19', conv.cpp:166) on array 'img', conv.cpp:115 [214]  (3.26 ns)

 <State 17>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_19', conv.cpp:166) on array 'img', conv.cpp:115 [214]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [215]  (2.65 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_4', conv.cpp:156) [224]  (0 ns)
	'load' operation ('img_load_17', conv.cpp:156) on array 'img', conv.cpp:115 [225]  (3.26 ns)

 <State 20>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_17', conv.cpp:156) on array 'img', conv.cpp:115 [225]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [226]  (2.65 ns)

 <State 21>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_15', conv.cpp:171) [232]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_1', conv.cpp:171) [234]  (0 ns)
	'load' operation ('conv_output_load', conv.cpp:171) on array 'conv_output', conv.cpp:106 [235]  (3.26 ns)

 <State 22>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load', conv.cpp:171) on array 'conv_output', conv.cpp:106 [235]  (3.26 ns)
	'add' operation ('add_ln171', conv.cpp:171) [236]  (2.7 ns)

 <State 23>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171', conv.cpp:171 on array 'conv_output', conv.cpp:106 [237]  (3.26 ns)

 <State 24>: 4.23ns
The critical path consists of the following:
	'phi' operation ('img_i_0_1', conv.cpp:117) with incoming values : ('add_ln117_1', conv.cpp:117) [249]  (0 ns)
	'xor' operation ('xor_ln118', conv.cpp:118) [256]  (0.975 ns)
	'getelementptr' operation ('imgtotal_addr_1', conv.cpp:118) [258]  (0 ns)
	'load' operation ('imgtotal_load_1', conv.cpp:118) on array 'imgtotal' [259]  (3.26 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_1', conv.cpp:118) on array 'imgtotal' [259]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_1', conv.cpp:118 on array 'img', conv.cpp:115 [262]  (3.26 ns)

 <State 26>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_1', conv.cpp:120) with incoming values : ('add_ln120_1', conv.cpp:120) [267]  (0 ns)
	'getelementptr' operation ('weitotal_addr_1', conv.cpp:121) [275]  (0 ns)
	'load' operation ('weitotal_load_1', conv.cpp:121) on array 'weitotal' [276]  (3.26 ns)

 <State 27>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_1', conv.cpp:121) on array 'weitotal' [276]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_1', conv.cpp:121 on array 'kernel' [278]  (2.15 ns)

 <State 28>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_1', conv.cpp:127) with incoming values : ('add_ln127_1', conv.cpp:127) [284]  (0 ns)
	'add' operation ('add_ln127_1', conv.cpp:127) [292]  (1.86 ns)

 <State 29>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_1', conv.cpp:127) with incoming values : ('add_ln127_1', conv.cpp:127) ('add_ln129_1', conv.cpp:129) [302]  (0 ns)
	'getelementptr' operation ('img_addr_17', conv.cpp:129) [311]  (0 ns)
	'load' operation ('img_load_18', conv.cpp:129) on array 'img', conv.cpp:115 [312]  (3.26 ns)

 <State 30>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_18', conv.cpp:129) on array 'img', conv.cpp:115 [312]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_18', conv.cpp:129 on array 'cal_conv' [324]  (2.15 ns)

 <State 31>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_1', conv.cpp:144) with incoming values : ('add_ln144_1', conv.cpp:144) [336]  (0 ns)
	'getelementptr' operation ('img_addr_16', conv.cpp:144) [345]  (0 ns)
	'load' operation ('img_load_1', conv.cpp:144) on array 'img', conv.cpp:115 [346]  (3.26 ns)

 <State 32>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_1', conv.cpp:144) on array 'img', conv.cpp:115 [346]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_1', conv.cpp:144 on array 'cal_conv' [351]  (2.15 ns)

 <State 33>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_1', conv.cpp:148) with incoming values : ('add_ln148_1', conv.cpp:148) [360]  (0 ns)
	'sub' operation ('sub_ln171_1', conv.cpp:171) [373]  (1.95 ns)

 <State 34>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_1_load', conv.cpp:156) on local variable 'count_3_1' [378]  (0 ns)
	'add' operation ('add_ln156_1', conv.cpp:156) [419]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_1', conv.cpp:156 on local variable 'count_3_1' [424]  (1.71 ns)

 <State 35>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_1', conv.cpp:164) to 'single_conv_calculat' [404]  (2.65 ns)

 <State 36>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_23', conv.cpp:166) [410]  (0 ns)
	'load' operation ('img_load_22', conv.cpp:166) on array 'img', conv.cpp:115 [411]  (3.26 ns)

 <State 37>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_22', conv.cpp:166) on array 'img', conv.cpp:115 [411]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [412]  (2.65 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_20', conv.cpp:156) [421]  (0 ns)
	'load' operation ('img_load_20', conv.cpp:156) on array 'img', conv.cpp:115 [422]  (3.26 ns)

 <State 40>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_20', conv.cpp:156) on array 'img', conv.cpp:115 [422]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [423]  (2.65 ns)

 <State 41>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_16', conv.cpp:171) [429]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_2', conv.cpp:171) [431]  (0 ns)
	'load' operation ('conv_output_load_1', conv.cpp:171) on array 'conv_output', conv.cpp:106 [432]  (3.26 ns)

 <State 42>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_1', conv.cpp:171) on array 'conv_output', conv.cpp:106 [432]  (3.26 ns)
	'add' operation ('add_ln171_1', conv.cpp:171) [433]  (2.7 ns)

 <State 43>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_1', conv.cpp:171 on array 'conv_output', conv.cpp:106 [434]  (3.26 ns)

 <State 44>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_2', conv.cpp:117) with incoming values : ('add_ln117_2', conv.cpp:117) [446]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_2', conv.cpp:118) [455]  (0 ns)
	'load' operation ('imgtotal_load_2', conv.cpp:118) on array 'imgtotal' [456]  (3.26 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_2', conv.cpp:118) on array 'imgtotal' [456]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_2', conv.cpp:118 on array 'img', conv.cpp:115 [459]  (3.26 ns)

 <State 46>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_2', conv.cpp:120) with incoming values : ('add_ln120_2', conv.cpp:120) [464]  (0 ns)
	'getelementptr' operation ('weitotal_addr_2', conv.cpp:121) [472]  (0 ns)
	'load' operation ('weitotal_load_2', conv.cpp:121) on array 'weitotal' [473]  (3.26 ns)

 <State 47>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_2', conv.cpp:121) on array 'weitotal' [473]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_2', conv.cpp:121 on array 'kernel' [475]  (2.15 ns)

 <State 48>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_2', conv.cpp:127) with incoming values : ('add_ln127_2', conv.cpp:127) [481]  (0 ns)
	'add' operation ('add_ln127_2', conv.cpp:127) [489]  (1.86 ns)

 <State 49>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_2', conv.cpp:127) with incoming values : ('add_ln127_2', conv.cpp:127) ('add_ln129_2', conv.cpp:129) [499]  (0 ns)
	'getelementptr' operation ('img_addr_22', conv.cpp:129) [508]  (0 ns)
	'load' operation ('img_load_21', conv.cpp:129) on array 'img', conv.cpp:115 [509]  (3.26 ns)

 <State 50>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_21', conv.cpp:129) on array 'img', conv.cpp:115 [509]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_21', conv.cpp:129 on array 'conv_line_buffer' [524]  (2.15 ns)

 <State 51>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_2', conv.cpp:144) with incoming values : ('add_ln144_2', conv.cpp:144) [533]  (0 ns)
	'getelementptr' operation ('img_addr_21', conv.cpp:144) [542]  (0 ns)
	'load' operation ('img_load_2', conv.cpp:144) on array 'img', conv.cpp:115 [543]  (3.26 ns)

 <State 52>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_2', conv.cpp:144) on array 'img', conv.cpp:115 [543]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_2', conv.cpp:144 on array 'cal_conv' [548]  (2.15 ns)

 <State 53>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_2', conv.cpp:148) with incoming values : ('add_ln148_2', conv.cpp:148) [557]  (0 ns)
	'sub' operation ('sub_ln171_2', conv.cpp:171) [570]  (1.95 ns)

 <State 54>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_2_load', conv.cpp:156) on local variable 'count_3_2' [575]  (0 ns)
	'add' operation ('add_ln156_2', conv.cpp:156) [616]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_2', conv.cpp:156 on local variable 'count_3_2' [621]  (1.71 ns)

 <State 55>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_2', conv.cpp:164) to 'single_conv_calculat' [601]  (2.65 ns)

 <State 56>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_28', conv.cpp:166) [607]  (0 ns)
	'load' operation ('img_load_25', conv.cpp:166) on array 'img', conv.cpp:115 [608]  (3.26 ns)

 <State 57>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_25', conv.cpp:166) on array 'img', conv.cpp:115 [608]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [609]  (2.65 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_25', conv.cpp:156) [618]  (0 ns)
	'load' operation ('img_load_23', conv.cpp:156) on array 'img', conv.cpp:115 [619]  (3.26 ns)

 <State 60>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_23', conv.cpp:156) on array 'img', conv.cpp:115 [619]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [620]  (2.65 ns)

 <State 61>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_17', conv.cpp:171) [626]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_3', conv.cpp:171) [628]  (0 ns)
	'load' operation ('conv_output_load_2', conv.cpp:171) on array 'conv_output', conv.cpp:106 [629]  (3.26 ns)

 <State 62>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_2', conv.cpp:171) on array 'conv_output', conv.cpp:106 [629]  (3.26 ns)
	'add' operation ('add_ln171_2', conv.cpp:171) [630]  (2.7 ns)

 <State 63>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_2', conv.cpp:171 on array 'conv_output', conv.cpp:106 [631]  (3.26 ns)

 <State 64>: 4.23ns
The critical path consists of the following:
	'phi' operation ('img_i_0_3', conv.cpp:117) with incoming values : ('add_ln117_3', conv.cpp:117) [643]  (0 ns)
	'xor' operation ('xor_ln118_1', conv.cpp:118) [650]  (0.975 ns)
	'getelementptr' operation ('imgtotal_addr_3', conv.cpp:118) [653]  (0 ns)
	'load' operation ('imgtotal_load_3', conv.cpp:118) on array 'imgtotal' [654]  (3.26 ns)

 <State 65>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_3', conv.cpp:118) on array 'imgtotal' [654]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_3', conv.cpp:118 on array 'img', conv.cpp:115 [657]  (3.26 ns)

 <State 66>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_3', conv.cpp:120) with incoming values : ('add_ln120_3', conv.cpp:120) [662]  (0 ns)
	'getelementptr' operation ('weitotal_addr_3', conv.cpp:121) [670]  (0 ns)
	'load' operation ('weitotal_load_3', conv.cpp:121) on array 'weitotal' [671]  (3.26 ns)

 <State 67>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_3', conv.cpp:121) on array 'weitotal' [671]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_3', conv.cpp:121 on array 'kernel' [673]  (2.15 ns)

 <State 68>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_3', conv.cpp:127) with incoming values : ('add_ln127_3', conv.cpp:127) [679]  (0 ns)
	'add' operation ('add_ln127_3', conv.cpp:127) [687]  (1.86 ns)

 <State 69>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_3', conv.cpp:127) with incoming values : ('add_ln127_3', conv.cpp:127) ('add_ln129_3', conv.cpp:129) [697]  (0 ns)
	'getelementptr' operation ('img_addr_27', conv.cpp:129) [706]  (0 ns)
	'load' operation ('img_load_24', conv.cpp:129) on array 'img', conv.cpp:115 [707]  (3.26 ns)

 <State 70>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_24', conv.cpp:129) on array 'img', conv.cpp:115 [707]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_24', conv.cpp:129 on array 'conv_line_buffer' [722]  (2.15 ns)

 <State 71>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_3', conv.cpp:144) with incoming values : ('add_ln144_3', conv.cpp:144) [731]  (0 ns)
	'getelementptr' operation ('img_addr_26', conv.cpp:144) [740]  (0 ns)
	'load' operation ('img_load_3', conv.cpp:144) on array 'img', conv.cpp:115 [741]  (3.26 ns)

 <State 72>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_3', conv.cpp:144) on array 'img', conv.cpp:115 [741]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_3', conv.cpp:144 on array 'cal_conv' [746]  (2.15 ns)

 <State 73>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_3', conv.cpp:148) with incoming values : ('add_ln148_3', conv.cpp:148) [755]  (0 ns)
	'sub' operation ('sub_ln171_3', conv.cpp:171) [768]  (1.95 ns)

 <State 74>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_3_load', conv.cpp:156) on local variable 'count_3_3' [773]  (0 ns)
	'add' operation ('add_ln156_3', conv.cpp:156) [814]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_3', conv.cpp:156 on local variable 'count_3_3' [819]  (1.71 ns)

 <State 75>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_3', conv.cpp:164) to 'single_conv_calculat' [799]  (2.65 ns)

 <State 76>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_33', conv.cpp:166) [805]  (0 ns)
	'load' operation ('img_load_28', conv.cpp:166) on array 'img', conv.cpp:115 [806]  (3.26 ns)

 <State 77>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_28', conv.cpp:166) on array 'img', conv.cpp:115 [806]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [807]  (2.65 ns)

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_30', conv.cpp:156) [816]  (0 ns)
	'load' operation ('img_load_26', conv.cpp:156) on array 'img', conv.cpp:115 [817]  (3.26 ns)

 <State 80>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_26', conv.cpp:156) on array 'img', conv.cpp:115 [817]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [818]  (2.65 ns)

 <State 81>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_18', conv.cpp:171) [824]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_4', conv.cpp:171) [826]  (0 ns)
	'load' operation ('conv_output_load_3', conv.cpp:171) on array 'conv_output', conv.cpp:106 [827]  (3.26 ns)

 <State 82>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_3', conv.cpp:171) on array 'conv_output', conv.cpp:106 [827]  (3.26 ns)
	'add' operation ('add_ln171_3', conv.cpp:171) [828]  (2.7 ns)

 <State 83>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_3', conv.cpp:171 on array 'conv_output', conv.cpp:106 [829]  (3.26 ns)

 <State 84>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_4', conv.cpp:117) with incoming values : ('add_ln117_4', conv.cpp:117) [841]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_4', conv.cpp:118) [850]  (0 ns)
	'load' operation ('imgtotal_load_4', conv.cpp:118) on array 'imgtotal' [851]  (3.26 ns)

 <State 85>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_4', conv.cpp:118) on array 'imgtotal' [851]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_4', conv.cpp:118 on array 'img', conv.cpp:115 [854]  (3.26 ns)

 <State 86>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_4', conv.cpp:120) with incoming values : ('add_ln120_4', conv.cpp:120) [859]  (0 ns)
	'getelementptr' operation ('weitotal_addr_4', conv.cpp:121) [867]  (0 ns)
	'load' operation ('weitotal_load_4', conv.cpp:121) on array 'weitotal' [868]  (3.26 ns)

 <State 87>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_4', conv.cpp:121) on array 'weitotal' [868]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_4', conv.cpp:121 on array 'kernel' [870]  (2.15 ns)

 <State 88>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_4', conv.cpp:127) with incoming values : ('add_ln127_4', conv.cpp:127) [876]  (0 ns)
	'add' operation ('add_ln127_4', conv.cpp:127) [884]  (1.86 ns)

 <State 89>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_4', conv.cpp:127) with incoming values : ('add_ln127_4', conv.cpp:127) ('add_ln129_4', conv.cpp:129) [894]  (0 ns)
	'getelementptr' operation ('img_addr_32', conv.cpp:129) [903]  (0 ns)
	'load' operation ('img_load_27', conv.cpp:129) on array 'img', conv.cpp:115 [904]  (3.26 ns)

 <State 90>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_27', conv.cpp:129) on array 'img', conv.cpp:115 [904]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_27', conv.cpp:129 on array 'conv_line_buffer' [919]  (2.15 ns)

 <State 91>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_4', conv.cpp:144) with incoming values : ('add_ln144_4', conv.cpp:144) [928]  (0 ns)
	'getelementptr' operation ('img_addr_31', conv.cpp:144) [937]  (0 ns)
	'load' operation ('img_load_4', conv.cpp:144) on array 'img', conv.cpp:115 [938]  (3.26 ns)

 <State 92>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_4', conv.cpp:144) on array 'img', conv.cpp:115 [938]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_4', conv.cpp:144 on array 'cal_conv' [943]  (2.15 ns)

 <State 93>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_4', conv.cpp:148) with incoming values : ('add_ln148_4', conv.cpp:148) [952]  (0 ns)
	'sub' operation ('sub_ln171_4', conv.cpp:171) [965]  (1.95 ns)

 <State 94>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_4_load', conv.cpp:156) on local variable 'count_3_4' [970]  (0 ns)
	'add' operation ('add_ln156_4', conv.cpp:156) [1011]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_4', conv.cpp:156 on local variable 'count_3_4' [1016]  (1.71 ns)

 <State 95>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_4', conv.cpp:164) to 'single_conv_calculat' [996]  (2.65 ns)

 <State 96>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_37', conv.cpp:166) [1002]  (0 ns)
	'load' operation ('img_load_31', conv.cpp:166) on array 'img', conv.cpp:115 [1003]  (3.26 ns)

 <State 97>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_31', conv.cpp:166) on array 'img', conv.cpp:115 [1003]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [1004]  (2.65 ns)

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_34', conv.cpp:156) [1013]  (0 ns)
	'load' operation ('img_load_29', conv.cpp:156) on array 'img', conv.cpp:115 [1014]  (3.26 ns)

 <State 100>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_29', conv.cpp:156) on array 'img', conv.cpp:115 [1014]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [1015]  (2.65 ns)

 <State 101>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_19', conv.cpp:171) [1021]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_5', conv.cpp:171) [1023]  (0 ns)
	'load' operation ('conv_output_load_4', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1024]  (3.26 ns)

 <State 102>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_4', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1024]  (3.26 ns)
	'add' operation ('add_ln171_4', conv.cpp:171) [1025]  (2.7 ns)

 <State 103>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_4', conv.cpp:171 on array 'conv_output', conv.cpp:106 [1026]  (3.26 ns)

 <State 104>: 5.38ns
The critical path consists of the following:
	'phi' operation ('img_i_0_5', conv.cpp:117) with incoming values : ('add_ln117_5', conv.cpp:117) [1038]  (0 ns)
	'add' operation ('add_ln118', conv.cpp:118) [1046]  (2.12 ns)
	'getelementptr' operation ('imgtotal_addr_5', conv.cpp:118) [1048]  (0 ns)
	'load' operation ('imgtotal_load_5', conv.cpp:118) on array 'imgtotal' [1049]  (3.26 ns)

 <State 105>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_5', conv.cpp:118) on array 'imgtotal' [1049]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_5', conv.cpp:118 on array 'img', conv.cpp:115 [1052]  (3.26 ns)

 <State 106>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_5', conv.cpp:120) with incoming values : ('add_ln120_5', conv.cpp:120) [1057]  (0 ns)
	'getelementptr' operation ('weitotal_addr_5', conv.cpp:121) [1065]  (0 ns)
	'load' operation ('weitotal_load_5', conv.cpp:121) on array 'weitotal' [1066]  (3.26 ns)

 <State 107>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_5', conv.cpp:121) on array 'weitotal' [1066]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_5', conv.cpp:121 on array 'kernel' [1068]  (2.15 ns)

 <State 108>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_5', conv.cpp:127) with incoming values : ('add_ln127_5', conv.cpp:127) [1074]  (0 ns)
	'add' operation ('add_ln127_5', conv.cpp:127) [1082]  (1.86 ns)

 <State 109>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_5', conv.cpp:127) with incoming values : ('add_ln127_5', conv.cpp:127) ('add_ln129_5', conv.cpp:129) [1092]  (0 ns)
	'getelementptr' operation ('img_addr_36', conv.cpp:129) [1101]  (0 ns)
	'load' operation ('img_load_30', conv.cpp:129) on array 'img', conv.cpp:115 [1102]  (3.26 ns)

 <State 110>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_30', conv.cpp:129) on array 'img', conv.cpp:115 [1102]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_30', conv.cpp:129 on array 'conv_line_buffer' [1117]  (2.15 ns)

 <State 111>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_5', conv.cpp:144) with incoming values : ('add_ln144_5', conv.cpp:144) [1126]  (0 ns)
	'getelementptr' operation ('img_addr_35', conv.cpp:144) [1135]  (0 ns)
	'load' operation ('img_load_5', conv.cpp:144) on array 'img', conv.cpp:115 [1136]  (3.26 ns)

 <State 112>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_5', conv.cpp:144) on array 'img', conv.cpp:115 [1136]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_5', conv.cpp:144 on array 'cal_conv' [1141]  (2.15 ns)

 <State 113>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_5', conv.cpp:148) with incoming values : ('add_ln148_5', conv.cpp:148) [1150]  (0 ns)
	'sub' operation ('sub_ln171_5', conv.cpp:171) [1163]  (1.95 ns)

 <State 114>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_5_load', conv.cpp:156) on local variable 'count_3_5' [1168]  (0 ns)
	'add' operation ('add_ln156_5', conv.cpp:156) [1209]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_5', conv.cpp:156 on local variable 'count_3_5' [1214]  (1.71 ns)

 <State 115>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_5', conv.cpp:164) to 'single_conv_calculat' [1194]  (2.65 ns)

 <State 116>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_41', conv.cpp:166) [1200]  (0 ns)
	'load' operation ('img_load_34', conv.cpp:166) on array 'img', conv.cpp:115 [1201]  (3.26 ns)

 <State 117>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_34', conv.cpp:166) on array 'img', conv.cpp:115 [1201]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [1202]  (2.65 ns)

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_38', conv.cpp:156) [1211]  (0 ns)
	'load' operation ('img_load_32', conv.cpp:156) on array 'img', conv.cpp:115 [1212]  (3.26 ns)

 <State 120>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_32', conv.cpp:156) on array 'img', conv.cpp:115 [1212]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [1213]  (2.65 ns)

 <State 121>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_20', conv.cpp:171) [1219]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_6', conv.cpp:171) [1221]  (0 ns)
	'load' operation ('conv_output_load_5', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1222]  (3.26 ns)

 <State 122>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_5', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1222]  (3.26 ns)
	'add' operation ('add_ln171_5', conv.cpp:171) [1223]  (2.7 ns)

 <State 123>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_5', conv.cpp:171 on array 'conv_output', conv.cpp:106 [1224]  (3.26 ns)

 <State 124>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_6', conv.cpp:117) with incoming values : ('add_ln117_6', conv.cpp:117) [1236]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_6', conv.cpp:118) [1246]  (0 ns)
	'load' operation ('imgtotal_load_6', conv.cpp:118) on array 'imgtotal' [1247]  (3.26 ns)

 <State 125>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_6', conv.cpp:118) on array 'imgtotal' [1247]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_6', conv.cpp:118 on array 'img', conv.cpp:115 [1250]  (3.26 ns)

 <State 126>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_6', conv.cpp:120) with incoming values : ('add_ln120_6', conv.cpp:120) [1255]  (0 ns)
	'getelementptr' operation ('weitotal_addr_6', conv.cpp:121) [1263]  (0 ns)
	'load' operation ('weitotal_load_6', conv.cpp:121) on array 'weitotal' [1264]  (3.26 ns)

 <State 127>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_6', conv.cpp:121) on array 'weitotal' [1264]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_6', conv.cpp:121 on array 'kernel' [1266]  (2.15 ns)

 <State 128>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_6', conv.cpp:127) with incoming values : ('add_ln127_6', conv.cpp:127) [1272]  (0 ns)
	'add' operation ('add_ln127_6', conv.cpp:127) [1280]  (1.86 ns)

 <State 129>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_6', conv.cpp:127) with incoming values : ('add_ln127_6', conv.cpp:127) ('add_ln129_6', conv.cpp:129) [1290]  (0 ns)
	'getelementptr' operation ('img_addr_40', conv.cpp:129) [1299]  (0 ns)
	'load' operation ('img_load_33', conv.cpp:129) on array 'img', conv.cpp:115 [1300]  (3.26 ns)

 <State 130>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_33', conv.cpp:129) on array 'img', conv.cpp:115 [1300]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_33', conv.cpp:129 on array 'cal_conv' [1312]  (2.15 ns)

 <State 131>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_6', conv.cpp:144) with incoming values : ('add_ln144_6', conv.cpp:144) [1324]  (0 ns)
	'getelementptr' operation ('img_addr_39', conv.cpp:144) [1333]  (0 ns)
	'load' operation ('img_load_6', conv.cpp:144) on array 'img', conv.cpp:115 [1334]  (3.26 ns)

 <State 132>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_6', conv.cpp:144) on array 'img', conv.cpp:115 [1334]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_6', conv.cpp:144 on array 'cal_conv' [1339]  (2.15 ns)

 <State 133>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_6', conv.cpp:148) with incoming values : ('add_ln148_6', conv.cpp:148) [1348]  (0 ns)
	'sub' operation ('sub_ln171_6', conv.cpp:171) [1361]  (1.95 ns)

 <State 134>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_6_load', conv.cpp:156) on local variable 'count_3_6' [1366]  (0 ns)
	'add' operation ('add_ln156_6', conv.cpp:156) [1407]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_6', conv.cpp:156 on local variable 'count_3_6' [1412]  (1.71 ns)

 <State 135>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_6', conv.cpp:164) to 'single_conv_calculat' [1392]  (2.65 ns)

 <State 136>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_45', conv.cpp:166) [1398]  (0 ns)
	'load' operation ('img_load_37', conv.cpp:166) on array 'img', conv.cpp:115 [1399]  (3.26 ns)

 <State 137>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_37', conv.cpp:166) on array 'img', conv.cpp:115 [1399]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [1400]  (2.65 ns)

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_42', conv.cpp:156) [1409]  (0 ns)
	'load' operation ('img_load_35', conv.cpp:156) on array 'img', conv.cpp:115 [1410]  (3.26 ns)

 <State 140>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_35', conv.cpp:156) on array 'img', conv.cpp:115 [1410]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [1411]  (2.65 ns)

 <State 141>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_21', conv.cpp:171) [1417]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_7', conv.cpp:171) [1419]  (0 ns)
	'load' operation ('conv_output_load_6', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1420]  (3.26 ns)

 <State 142>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_6', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1420]  (3.26 ns)
	'add' operation ('add_ln171_6', conv.cpp:171) [1421]  (2.7 ns)

 <State 143>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_6', conv.cpp:171 on array 'conv_output', conv.cpp:106 [1422]  (3.26 ns)

 <State 144>: 4.23ns
The critical path consists of the following:
	'phi' operation ('img_i_0_7', conv.cpp:117) with incoming values : ('add_ln117_7', conv.cpp:117) [1434]  (0 ns)
	'xor' operation ('xor_ln118_2', conv.cpp:118) [1441]  (0.975 ns)
	'getelementptr' operation ('imgtotal_addr_7', conv.cpp:118) [1444]  (0 ns)
	'load' operation ('imgtotal_load_7', conv.cpp:118) on array 'imgtotal' [1445]  (3.26 ns)

 <State 145>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_7', conv.cpp:118) on array 'imgtotal' [1445]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_7', conv.cpp:118 on array 'img', conv.cpp:115 [1448]  (3.26 ns)

 <State 146>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_7', conv.cpp:120) with incoming values : ('add_ln120_7', conv.cpp:120) [1453]  (0 ns)
	'getelementptr' operation ('weitotal_addr_7', conv.cpp:121) [1461]  (0 ns)
	'load' operation ('weitotal_load_7', conv.cpp:121) on array 'weitotal' [1462]  (3.26 ns)

 <State 147>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_7', conv.cpp:121) on array 'weitotal' [1462]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_7', conv.cpp:121 on array 'kernel' [1464]  (2.15 ns)

 <State 148>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_7', conv.cpp:127) with incoming values : ('add_ln127_7', conv.cpp:127) [1470]  (0 ns)
	'add' operation ('add_ln127_7', conv.cpp:127) [1478]  (1.86 ns)

 <State 149>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_7', conv.cpp:127) with incoming values : ('add_ln127_7', conv.cpp:127) ('add_ln129_7', conv.cpp:129) [1488]  (0 ns)
	'getelementptr' operation ('img_addr_44', conv.cpp:129) [1497]  (0 ns)
	'load' operation ('img_load_36', conv.cpp:129) on array 'img', conv.cpp:115 [1498]  (3.26 ns)

 <State 150>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_36', conv.cpp:129) on array 'img', conv.cpp:115 [1498]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_36', conv.cpp:129 on array 'conv_line_buffer' [1513]  (2.15 ns)

 <State 151>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_7', conv.cpp:144) with incoming values : ('add_ln144_7', conv.cpp:144) [1522]  (0 ns)
	'getelementptr' operation ('img_addr_43', conv.cpp:144) [1531]  (0 ns)
	'load' operation ('img_load_7', conv.cpp:144) on array 'img', conv.cpp:115 [1532]  (3.26 ns)

 <State 152>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_7', conv.cpp:144) on array 'img', conv.cpp:115 [1532]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_7', conv.cpp:144 on array 'cal_conv' [1537]  (2.15 ns)

 <State 153>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_7', conv.cpp:148) with incoming values : ('add_ln148_7', conv.cpp:148) [1546]  (0 ns)
	'sub' operation ('sub_ln171_7', conv.cpp:171) [1559]  (1.95 ns)

 <State 154>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_7_load', conv.cpp:156) on local variable 'count_3_7' [1564]  (0 ns)
	'add' operation ('add_ln156_7', conv.cpp:156) [1605]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_7', conv.cpp:156 on local variable 'count_3_7' [1610]  (1.71 ns)

 <State 155>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_7', conv.cpp:164) to 'single_conv_calculat' [1590]  (2.65 ns)

 <State 156>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_49', conv.cpp:166) [1596]  (0 ns)
	'load' operation ('img_load_40', conv.cpp:166) on array 'img', conv.cpp:115 [1597]  (3.26 ns)

 <State 157>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_40', conv.cpp:166) on array 'img', conv.cpp:115 [1597]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [1598]  (2.65 ns)

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_46', conv.cpp:156) [1607]  (0 ns)
	'load' operation ('img_load_38', conv.cpp:156) on array 'img', conv.cpp:115 [1608]  (3.26 ns)

 <State 160>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_38', conv.cpp:156) on array 'img', conv.cpp:115 [1608]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [1609]  (2.65 ns)

 <State 161>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_22', conv.cpp:171) [1615]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_8', conv.cpp:171) [1617]  (0 ns)
	'load' operation ('conv_output_load_7', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1618]  (3.26 ns)

 <State 162>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_7', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1618]  (3.26 ns)
	'add' operation ('add_ln171_7', conv.cpp:171) [1619]  (2.7 ns)

 <State 163>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_7', conv.cpp:171 on array 'conv_output', conv.cpp:106 [1620]  (3.26 ns)

 <State 164>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_8', conv.cpp:117) with incoming values : ('add_ln117_8', conv.cpp:117) [1632]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_8', conv.cpp:118) [1641]  (0 ns)
	'load' operation ('imgtotal_load_8', conv.cpp:118) on array 'imgtotal' [1642]  (3.26 ns)

 <State 165>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_8', conv.cpp:118) on array 'imgtotal' [1642]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_8', conv.cpp:118 on array 'img', conv.cpp:115 [1645]  (3.26 ns)

 <State 166>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_8', conv.cpp:120) with incoming values : ('add_ln120_8', conv.cpp:120) [1650]  (0 ns)
	'getelementptr' operation ('weitotal_addr_8', conv.cpp:121) [1658]  (0 ns)
	'load' operation ('weitotal_load_8', conv.cpp:121) on array 'weitotal' [1659]  (3.26 ns)

 <State 167>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_8', conv.cpp:121) on array 'weitotal' [1659]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_8', conv.cpp:121 on array 'kernel' [1661]  (2.15 ns)

 <State 168>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_8', conv.cpp:127) with incoming values : ('add_ln127_8', conv.cpp:127) [1667]  (0 ns)
	'add' operation ('add_ln127_8', conv.cpp:127) [1675]  (1.86 ns)

 <State 169>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_8', conv.cpp:127) with incoming values : ('add_ln127_8', conv.cpp:127) ('add_ln129_8', conv.cpp:129) [1685]  (0 ns)
	'getelementptr' operation ('img_addr_48', conv.cpp:129) [1694]  (0 ns)
	'load' operation ('img_load_39', conv.cpp:129) on array 'img', conv.cpp:115 [1695]  (3.26 ns)

 <State 170>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_39', conv.cpp:129) on array 'img', conv.cpp:115 [1695]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_39', conv.cpp:129 on array 'cal_conv' [1707]  (2.15 ns)

 <State 171>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_8', conv.cpp:144) with incoming values : ('add_ln144_8', conv.cpp:144) [1719]  (0 ns)
	'getelementptr' operation ('img_addr_47', conv.cpp:144) [1728]  (0 ns)
	'load' operation ('img_load_8', conv.cpp:144) on array 'img', conv.cpp:115 [1729]  (3.26 ns)

 <State 172>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_8', conv.cpp:144) on array 'img', conv.cpp:115 [1729]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_8', conv.cpp:144 on array 'cal_conv' [1734]  (2.15 ns)

 <State 173>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_8', conv.cpp:148) with incoming values : ('add_ln148_8', conv.cpp:148) [1743]  (0 ns)
	'sub' operation ('sub_ln171_8', conv.cpp:171) [1756]  (1.95 ns)

 <State 174>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_8_load', conv.cpp:156) on local variable 'count_3_8' [1761]  (0 ns)
	'add' operation ('add_ln156_8', conv.cpp:156) [1802]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_8', conv.cpp:156 on local variable 'count_3_8' [1807]  (1.71 ns)

 <State 175>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_8', conv.cpp:164) to 'single_conv_calculat' [1787]  (2.65 ns)

 <State 176>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_53', conv.cpp:166) [1793]  (0 ns)
	'load' operation ('img_load_43', conv.cpp:166) on array 'img', conv.cpp:115 [1794]  (3.26 ns)

 <State 177>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_43', conv.cpp:166) on array 'img', conv.cpp:115 [1794]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [1795]  (2.65 ns)

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_50', conv.cpp:156) [1804]  (0 ns)
	'load' operation ('img_load_41', conv.cpp:156) on array 'img', conv.cpp:115 [1805]  (3.26 ns)

 <State 180>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_41', conv.cpp:156) on array 'img', conv.cpp:115 [1805]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [1806]  (2.65 ns)

 <State 181>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_23', conv.cpp:171) [1812]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_9', conv.cpp:171) [1814]  (0 ns)
	'load' operation ('conv_output_load_8', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1815]  (3.26 ns)

 <State 182>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_8', conv.cpp:171) on array 'conv_output', conv.cpp:106 [1815]  (3.26 ns)
	'add' operation ('add_ln171_8', conv.cpp:171) [1816]  (2.7 ns)

 <State 183>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_8', conv.cpp:171 on array 'conv_output', conv.cpp:106 [1817]  (3.26 ns)

 <State 184>: 5.38ns
The critical path consists of the following:
	'phi' operation ('img_i_0_9', conv.cpp:117) with incoming values : ('add_ln117_9', conv.cpp:117) [1829]  (0 ns)
	'add' operation ('add_ln118_1', conv.cpp:118) [1837]  (2.12 ns)
	'getelementptr' operation ('imgtotal_addr_9', conv.cpp:118) [1839]  (0 ns)
	'load' operation ('imgtotal_load_9', conv.cpp:118) on array 'imgtotal' [1840]  (3.26 ns)

 <State 185>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_9', conv.cpp:118) on array 'imgtotal' [1840]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_9', conv.cpp:118 on array 'img', conv.cpp:115 [1843]  (3.26 ns)

 <State 186>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_9', conv.cpp:120) with incoming values : ('add_ln120_9', conv.cpp:120) [1848]  (0 ns)
	'getelementptr' operation ('weitotal_addr_9', conv.cpp:121) [1856]  (0 ns)
	'load' operation ('weitotal_load_9', conv.cpp:121) on array 'weitotal' [1857]  (3.26 ns)

 <State 187>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_9', conv.cpp:121) on array 'weitotal' [1857]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_9', conv.cpp:121 on array 'kernel' [1859]  (2.15 ns)

 <State 188>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_9', conv.cpp:127) with incoming values : ('add_ln127_9', conv.cpp:127) [1865]  (0 ns)
	'add' operation ('add_ln127_9', conv.cpp:127) [1873]  (1.86 ns)

 <State 189>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_9', conv.cpp:127) with incoming values : ('add_ln127_9', conv.cpp:127) ('add_ln129_9', conv.cpp:129) [1883]  (0 ns)
	'getelementptr' operation ('img_addr_52', conv.cpp:129) [1892]  (0 ns)
	'load' operation ('img_load_42', conv.cpp:129) on array 'img', conv.cpp:115 [1893]  (3.26 ns)

 <State 190>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_42', conv.cpp:129) on array 'img', conv.cpp:115 [1893]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_42', conv.cpp:129 on array 'conv_line_buffer' [1908]  (2.15 ns)

 <State 191>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_9', conv.cpp:144) with incoming values : ('add_ln144_9', conv.cpp:144) [1917]  (0 ns)
	'getelementptr' operation ('img_addr_51', conv.cpp:144) [1926]  (0 ns)
	'load' operation ('img_load_9', conv.cpp:144) on array 'img', conv.cpp:115 [1927]  (3.26 ns)

 <State 192>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_9', conv.cpp:144) on array 'img', conv.cpp:115 [1927]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_9', conv.cpp:144 on array 'cal_conv' [1932]  (2.15 ns)

 <State 193>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_9', conv.cpp:148) with incoming values : ('add_ln148_9', conv.cpp:148) [1941]  (0 ns)
	'sub' operation ('sub_ln171_9', conv.cpp:171) [1954]  (1.95 ns)

 <State 194>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_9_load', conv.cpp:156) on local variable 'count_3_9' [1959]  (0 ns)
	'add' operation ('add_ln156_9', conv.cpp:156) [2000]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_9', conv.cpp:156 on local variable 'count_3_9' [2005]  (1.71 ns)

 <State 195>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_9', conv.cpp:164) to 'single_conv_calculat' [1985]  (2.65 ns)

 <State 196>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_57', conv.cpp:166) [1991]  (0 ns)
	'load' operation ('img_load_46', conv.cpp:166) on array 'img', conv.cpp:115 [1992]  (3.26 ns)

 <State 197>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_46', conv.cpp:166) on array 'img', conv.cpp:115 [1992]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [1993]  (2.65 ns)

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_54', conv.cpp:156) [2002]  (0 ns)
	'load' operation ('img_load_44', conv.cpp:156) on array 'img', conv.cpp:115 [2003]  (3.26 ns)

 <State 200>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_44', conv.cpp:156) on array 'img', conv.cpp:115 [2003]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [2004]  (2.65 ns)

 <State 201>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_24', conv.cpp:171) [2010]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_10', conv.cpp:171) [2012]  (0 ns)
	'load' operation ('conv_output_load_9', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2013]  (3.26 ns)

 <State 202>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_9', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2013]  (3.26 ns)
	'add' operation ('add_ln171_9', conv.cpp:171) [2014]  (2.7 ns)

 <State 203>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_9', conv.cpp:171 on array 'conv_output', conv.cpp:106 [2015]  (3.26 ns)

 <State 204>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_10', conv.cpp:117) with incoming values : ('add_ln117_10', conv.cpp:117) [2027]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_10', conv.cpp:118) [2036]  (0 ns)
	'load' operation ('imgtotal_load_10', conv.cpp:118) on array 'imgtotal' [2037]  (3.26 ns)

 <State 205>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_10', conv.cpp:118) on array 'imgtotal' [2037]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_10', conv.cpp:118 on array 'img', conv.cpp:115 [2040]  (3.26 ns)

 <State 206>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_10', conv.cpp:120) with incoming values : ('add_ln120_10', conv.cpp:120) [2045]  (0 ns)
	'getelementptr' operation ('weitotal_addr_10', conv.cpp:121) [2053]  (0 ns)
	'load' operation ('weitotal_load_10', conv.cpp:121) on array 'weitotal' [2054]  (3.26 ns)

 <State 207>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_10', conv.cpp:121) on array 'weitotal' [2054]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_10', conv.cpp:121 on array 'kernel' [2056]  (2.15 ns)

 <State 208>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_10', conv.cpp:127) with incoming values : ('add_ln127_10', conv.cpp:127) [2062]  (0 ns)
	'add' operation ('add_ln127_10', conv.cpp:127) [2070]  (1.86 ns)

 <State 209>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_10', conv.cpp:127) with incoming values : ('add_ln127_10', conv.cpp:127) ('add_ln129_10', conv.cpp:129) [2080]  (0 ns)
	'getelementptr' operation ('img_addr_56', conv.cpp:129) [2089]  (0 ns)
	'load' operation ('img_load_45', conv.cpp:129) on array 'img', conv.cpp:115 [2090]  (3.26 ns)

 <State 210>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_45', conv.cpp:129) on array 'img', conv.cpp:115 [2090]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_45', conv.cpp:129 on array 'cal_conv' [2102]  (2.15 ns)

 <State 211>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_10', conv.cpp:144) with incoming values : ('add_ln144_10', conv.cpp:144) [2114]  (0 ns)
	'getelementptr' operation ('img_addr_55', conv.cpp:144) [2123]  (0 ns)
	'load' operation ('img_load_10', conv.cpp:144) on array 'img', conv.cpp:115 [2124]  (3.26 ns)

 <State 212>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_10', conv.cpp:144) on array 'img', conv.cpp:115 [2124]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_10', conv.cpp:144 on array 'cal_conv' [2129]  (2.15 ns)

 <State 213>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_10', conv.cpp:148) with incoming values : ('add_ln148_10', conv.cpp:148) [2138]  (0 ns)
	'sub' operation ('sub_ln171_10', conv.cpp:171) [2151]  (1.95 ns)

 <State 214>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_10_load', conv.cpp:156) on local variable 'count_3_10' [2156]  (0 ns)
	'add' operation ('add_ln156_10', conv.cpp:156) [2197]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_10', conv.cpp:156 on local variable 'count_3_10' [2202]  (1.71 ns)

 <State 215>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_s', conv.cpp:164) to 'single_conv_calculat' [2182]  (2.65 ns)

 <State 216>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_61', conv.cpp:166) [2188]  (0 ns)
	'load' operation ('img_load_49', conv.cpp:166) on array 'img', conv.cpp:115 [2189]  (3.26 ns)

 <State 217>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_49', conv.cpp:166) on array 'img', conv.cpp:115 [2189]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [2190]  (2.65 ns)

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_58', conv.cpp:156) [2199]  (0 ns)
	'load' operation ('img_load_47', conv.cpp:156) on array 'img', conv.cpp:115 [2200]  (3.26 ns)

 <State 220>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_47', conv.cpp:156) on array 'img', conv.cpp:115 [2200]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [2201]  (2.65 ns)

 <State 221>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_25', conv.cpp:171) [2207]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_11', conv.cpp:171) [2209]  (0 ns)
	'load' operation ('conv_output_load_10', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2210]  (3.26 ns)

 <State 222>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_10', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2210]  (3.26 ns)
	'add' operation ('add_ln171_10', conv.cpp:171) [2211]  (2.7 ns)

 <State 223>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_10', conv.cpp:171 on array 'conv_output', conv.cpp:106 [2212]  (3.26 ns)

 <State 224>: 5.38ns
The critical path consists of the following:
	'phi' operation ('img_i_0_11', conv.cpp:117) with incoming values : ('add_ln117_11', conv.cpp:117) [2224]  (0 ns)
	'add' operation ('add_ln118_2', conv.cpp:118) [2232]  (2.12 ns)
	'getelementptr' operation ('imgtotal_addr_11', conv.cpp:118) [2234]  (0 ns)
	'load' operation ('imgtotal_load_11', conv.cpp:118) on array 'imgtotal' [2235]  (3.26 ns)

 <State 225>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_11', conv.cpp:118) on array 'imgtotal' [2235]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_11', conv.cpp:118 on array 'img', conv.cpp:115 [2238]  (3.26 ns)

 <State 226>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_11', conv.cpp:120) with incoming values : ('add_ln120_11', conv.cpp:120) [2243]  (0 ns)
	'getelementptr' operation ('weitotal_addr_11', conv.cpp:121) [2251]  (0 ns)
	'load' operation ('weitotal_load_11', conv.cpp:121) on array 'weitotal' [2252]  (3.26 ns)

 <State 227>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_11', conv.cpp:121) on array 'weitotal' [2252]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_11', conv.cpp:121 on array 'kernel' [2254]  (2.15 ns)

 <State 228>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_11', conv.cpp:127) with incoming values : ('add_ln127_11', conv.cpp:127) [2260]  (0 ns)
	'add' operation ('add_ln127_11', conv.cpp:127) [2268]  (1.86 ns)

 <State 229>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_11', conv.cpp:127) with incoming values : ('add_ln127_11', conv.cpp:127) ('add_ln129_11', conv.cpp:129) [2278]  (0 ns)
	'getelementptr' operation ('img_addr_60', conv.cpp:129) [2287]  (0 ns)
	'load' operation ('img_load_48', conv.cpp:129) on array 'img', conv.cpp:115 [2288]  (3.26 ns)

 <State 230>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_48', conv.cpp:129) on array 'img', conv.cpp:115 [2288]  (3.26 ns)
	'store' operation ('store_ln133', conv.cpp:133) of variable 'img_load_48', conv.cpp:129 on array 'conv_line_buffer' [2303]  (2.15 ns)

 <State 231>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_11', conv.cpp:144) with incoming values : ('add_ln144_11', conv.cpp:144) [2312]  (0 ns)
	'getelementptr' operation ('img_addr_59', conv.cpp:144) [2321]  (0 ns)
	'load' operation ('img_load_11', conv.cpp:144) on array 'img', conv.cpp:115 [2322]  (3.26 ns)

 <State 232>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_11', conv.cpp:144) on array 'img', conv.cpp:115 [2322]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_11', conv.cpp:144 on array 'cal_conv' [2327]  (2.15 ns)

 <State 233>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_11', conv.cpp:148) with incoming values : ('add_ln148_11', conv.cpp:148) [2336]  (0 ns)
	'sub' operation ('sub_ln171_11', conv.cpp:171) [2349]  (1.95 ns)

 <State 234>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_11_load', conv.cpp:156) on local variable 'count_3_11' [2354]  (0 ns)
	'add' operation ('add_ln156_11', conv.cpp:156) [2395]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_11', conv.cpp:156 on local variable 'count_3_11' [2400]  (1.71 ns)

 <State 235>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_10', conv.cpp:164) to 'single_conv_calculat' [2380]  (2.65 ns)

 <State 236>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_65', conv.cpp:166) [2386]  (0 ns)
	'load' operation ('img_load_52', conv.cpp:166) on array 'img', conv.cpp:115 [2387]  (3.26 ns)

 <State 237>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_52', conv.cpp:166) on array 'img', conv.cpp:115 [2387]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [2388]  (2.65 ns)

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_62', conv.cpp:156) [2397]  (0 ns)
	'load' operation ('img_load_50', conv.cpp:156) on array 'img', conv.cpp:115 [2398]  (3.26 ns)

 <State 240>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_50', conv.cpp:156) on array 'img', conv.cpp:115 [2398]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [2399]  (2.65 ns)

 <State 241>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_26', conv.cpp:171) [2405]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_12', conv.cpp:171) [2407]  (0 ns)
	'load' operation ('conv_output_load_11', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2408]  (3.26 ns)

 <State 242>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_11', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2408]  (3.26 ns)
	'add' operation ('add_ln171_11', conv.cpp:171) [2409]  (2.7 ns)

 <State 243>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_11', conv.cpp:171 on array 'conv_output', conv.cpp:106 [2410]  (3.26 ns)

 <State 244>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_12', conv.cpp:117) with incoming values : ('add_ln117_12', conv.cpp:117) [2422]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_12', conv.cpp:118) [2432]  (0 ns)
	'load' operation ('imgtotal_load_12', conv.cpp:118) on array 'imgtotal' [2433]  (3.26 ns)

 <State 245>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_12', conv.cpp:118) on array 'imgtotal' [2433]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_12', conv.cpp:118 on array 'img', conv.cpp:115 [2436]  (3.26 ns)

 <State 246>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_12', conv.cpp:120) with incoming values : ('add_ln120_12', conv.cpp:120) [2441]  (0 ns)
	'getelementptr' operation ('weitotal_addr_12', conv.cpp:121) [2449]  (0 ns)
	'load' operation ('weitotal_load_12', conv.cpp:121) on array 'weitotal' [2450]  (3.26 ns)

 <State 247>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_12', conv.cpp:121) on array 'weitotal' [2450]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_12', conv.cpp:121 on array 'kernel' [2452]  (2.15 ns)

 <State 248>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_12', conv.cpp:127) with incoming values : ('add_ln127_12', conv.cpp:127) [2458]  (0 ns)
	'add' operation ('add_ln127_12', conv.cpp:127) [2466]  (1.86 ns)

 <State 249>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_12', conv.cpp:127) with incoming values : ('add_ln127_12', conv.cpp:127) ('add_ln129_12', conv.cpp:129) [2476]  (0 ns)
	'getelementptr' operation ('img_addr_64', conv.cpp:129) [2485]  (0 ns)
	'load' operation ('img_load_51', conv.cpp:129) on array 'img', conv.cpp:115 [2486]  (3.26 ns)

 <State 250>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_51', conv.cpp:129) on array 'img', conv.cpp:115 [2486]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_51', conv.cpp:129 on array 'cal_conv' [2498]  (2.15 ns)

 <State 251>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_12', conv.cpp:144) with incoming values : ('add_ln144_12', conv.cpp:144) [2510]  (0 ns)
	'getelementptr' operation ('img_addr_63', conv.cpp:144) [2519]  (0 ns)
	'load' operation ('img_load_12', conv.cpp:144) on array 'img', conv.cpp:115 [2520]  (3.26 ns)

 <State 252>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_12', conv.cpp:144) on array 'img', conv.cpp:115 [2520]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_12', conv.cpp:144 on array 'cal_conv' [2525]  (2.15 ns)

 <State 253>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_12', conv.cpp:148) with incoming values : ('add_ln148_12', conv.cpp:148) [2534]  (0 ns)
	'sub' operation ('sub_ln171_12', conv.cpp:171) [2547]  (1.95 ns)

 <State 254>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_12_load', conv.cpp:156) on local variable 'count_3_12' [2552]  (0 ns)
	'add' operation ('add_ln156_12', conv.cpp:156) [2593]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_12', conv.cpp:156 on local variable 'count_3_12' [2598]  (1.71 ns)

 <State 255>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_11', conv.cpp:164) to 'single_conv_calculat' [2578]  (2.65 ns)

 <State 256>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_69', conv.cpp:166) [2584]  (0 ns)
	'load' operation ('img_load_55', conv.cpp:166) on array 'img', conv.cpp:115 [2585]  (3.26 ns)

 <State 257>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_55', conv.cpp:166) on array 'img', conv.cpp:115 [2585]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [2586]  (2.65 ns)

 <State 258>: 0ns
The critical path consists of the following:

 <State 259>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_66', conv.cpp:156) [2595]  (0 ns)
	'load' operation ('img_load_53', conv.cpp:156) on array 'img', conv.cpp:115 [2596]  (3.26 ns)

 <State 260>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_53', conv.cpp:156) on array 'img', conv.cpp:115 [2596]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [2597]  (2.65 ns)

 <State 261>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_27', conv.cpp:171) [2603]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_13', conv.cpp:171) [2605]  (0 ns)
	'load' operation ('conv_output_load_12', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2606]  (3.26 ns)

 <State 262>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_12', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2606]  (3.26 ns)
	'add' operation ('add_ln171_12', conv.cpp:171) [2607]  (2.7 ns)

 <State 263>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_12', conv.cpp:171 on array 'conv_output', conv.cpp:106 [2608]  (3.26 ns)

 <State 264>: 5.38ns
The critical path consists of the following:
	'phi' operation ('img_i_0_13', conv.cpp:117) with incoming values : ('add_ln117_13', conv.cpp:117) [2620]  (0 ns)
	'add' operation ('add_ln118_3', conv.cpp:118) [2628]  (2.12 ns)
	'getelementptr' operation ('imgtotal_addr_13', conv.cpp:118) [2631]  (0 ns)
	'load' operation ('imgtotal_load_13', conv.cpp:118) on array 'imgtotal' [2632]  (3.26 ns)

 <State 265>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_13', conv.cpp:118) on array 'imgtotal' [2632]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_13', conv.cpp:118 on array 'img', conv.cpp:115 [2635]  (3.26 ns)

 <State 266>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_13', conv.cpp:120) with incoming values : ('add_ln120_13', conv.cpp:120) [2640]  (0 ns)
	'getelementptr' operation ('weitotal_addr_13', conv.cpp:121) [2648]  (0 ns)
	'load' operation ('weitotal_load_13', conv.cpp:121) on array 'weitotal' [2649]  (3.26 ns)

 <State 267>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_13', conv.cpp:121) on array 'weitotal' [2649]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_13', conv.cpp:121 on array 'kernel' [2651]  (2.15 ns)

 <State 268>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_13', conv.cpp:127) with incoming values : ('add_ln127_13', conv.cpp:127) [2657]  (0 ns)
	'add' operation ('add_ln127_13', conv.cpp:127) [2665]  (1.86 ns)

 <State 269>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_13', conv.cpp:127) with incoming values : ('add_ln127_13', conv.cpp:127) ('add_ln129_13', conv.cpp:129) [2675]  (0 ns)
	'getelementptr' operation ('img_addr_68', conv.cpp:129) [2684]  (0 ns)
	'load' operation ('img_load_54', conv.cpp:129) on array 'img', conv.cpp:115 [2685]  (3.26 ns)

 <State 270>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_54', conv.cpp:129) on array 'img', conv.cpp:115 [2685]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_54', conv.cpp:129 on array 'cal_conv' [2697]  (2.15 ns)

 <State 271>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_13', conv.cpp:144) with incoming values : ('add_ln144_13', conv.cpp:144) [2709]  (0 ns)
	'getelementptr' operation ('img_addr_67', conv.cpp:144) [2718]  (0 ns)
	'load' operation ('img_load_13', conv.cpp:144) on array 'img', conv.cpp:115 [2719]  (3.26 ns)

 <State 272>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_13', conv.cpp:144) on array 'img', conv.cpp:115 [2719]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_13', conv.cpp:144 on array 'cal_conv' [2724]  (2.15 ns)

 <State 273>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_13', conv.cpp:148) with incoming values : ('add_ln148_13', conv.cpp:148) [2733]  (0 ns)
	'sub' operation ('sub_ln171_13', conv.cpp:171) [2746]  (1.95 ns)

 <State 274>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_13_load', conv.cpp:156) on local variable 'count_3_13' [2751]  (0 ns)
	'add' operation ('add_ln156_13', conv.cpp:156) [2792]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_13', conv.cpp:156 on local variable 'count_3_13' [2797]  (1.71 ns)

 <State 275>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_12', conv.cpp:164) to 'single_conv_calculat' [2777]  (2.65 ns)

 <State 276>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_73', conv.cpp:166) [2783]  (0 ns)
	'load' operation ('img_load_58', conv.cpp:166) on array 'img', conv.cpp:115 [2784]  (3.26 ns)

 <State 277>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_58', conv.cpp:166) on array 'img', conv.cpp:115 [2784]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [2785]  (2.65 ns)

 <State 278>: 0ns
The critical path consists of the following:

 <State 279>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_70', conv.cpp:156) [2794]  (0 ns)
	'load' operation ('img_load_56', conv.cpp:156) on array 'img', conv.cpp:115 [2795]  (3.26 ns)

 <State 280>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_56', conv.cpp:156) on array 'img', conv.cpp:115 [2795]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [2796]  (2.65 ns)

 <State 281>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_28', conv.cpp:171) [2802]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_14', conv.cpp:171) [2804]  (0 ns)
	'load' operation ('conv_output_load_13', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2805]  (3.26 ns)

 <State 282>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_13', conv.cpp:171) on array 'conv_output', conv.cpp:106 [2805]  (3.26 ns)
	'add' operation ('add_ln171_13', conv.cpp:171) [2806]  (2.7 ns)

 <State 283>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_13', conv.cpp:171 on array 'conv_output', conv.cpp:106 [2807]  (3.26 ns)

 <State 284>: 3.26ns
The critical path consists of the following:
	'phi' operation ('img_i_0_14', conv.cpp:117) with incoming values : ('add_ln117_14', conv.cpp:117) [2819]  (0 ns)
	'getelementptr' operation ('imgtotal_addr_14', conv.cpp:118) [2829]  (0 ns)
	'load' operation ('imgtotal_load_14', conv.cpp:118) on array 'imgtotal' [2830]  (3.26 ns)

 <State 285>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_14', conv.cpp:118) on array 'imgtotal' [2830]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_14', conv.cpp:118 on array 'img', conv.cpp:115 [2833]  (3.26 ns)

 <State 286>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_14', conv.cpp:120) with incoming values : ('add_ln120_14', conv.cpp:120) [2838]  (0 ns)
	'getelementptr' operation ('weitotal_addr_14', conv.cpp:121) [2846]  (0 ns)
	'load' operation ('weitotal_load_14', conv.cpp:121) on array 'weitotal' [2847]  (3.26 ns)

 <State 287>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_14', conv.cpp:121) on array 'weitotal' [2847]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_14', conv.cpp:121 on array 'kernel' [2849]  (2.15 ns)

 <State 288>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_14', conv.cpp:127) with incoming values : ('add_ln127_14', conv.cpp:127) [2855]  (0 ns)
	'add' operation ('add_ln127_14', conv.cpp:127) [2863]  (1.86 ns)

 <State 289>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_14', conv.cpp:127) with incoming values : ('add_ln127_14', conv.cpp:127) ('add_ln129_14', conv.cpp:129) [2873]  (0 ns)
	'getelementptr' operation ('img_addr_72', conv.cpp:129) [2882]  (0 ns)
	'load' operation ('img_load_57', conv.cpp:129) on array 'img', conv.cpp:115 [2883]  (3.26 ns)

 <State 290>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_57', conv.cpp:129) on array 'img', conv.cpp:115 [2883]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_57', conv.cpp:129 on array 'cal_conv' [2895]  (2.15 ns)

 <State 291>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_14', conv.cpp:144) with incoming values : ('add_ln144_14', conv.cpp:144) [2907]  (0 ns)
	'getelementptr' operation ('img_addr_71', conv.cpp:144) [2916]  (0 ns)
	'load' operation ('img_load_14', conv.cpp:144) on array 'img', conv.cpp:115 [2917]  (3.26 ns)

 <State 292>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_14', conv.cpp:144) on array 'img', conv.cpp:115 [2917]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_14', conv.cpp:144 on array 'cal_conv' [2922]  (2.15 ns)

 <State 293>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_14', conv.cpp:148) with incoming values : ('add_ln148_14', conv.cpp:148) [2931]  (0 ns)
	'sub' operation ('sub_ln171_14', conv.cpp:171) [2944]  (1.95 ns)

 <State 294>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_14_load', conv.cpp:156) on local variable 'count_3_14' [2949]  (0 ns)
	'add' operation ('add_ln156_14', conv.cpp:156) [2990]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_14', conv.cpp:156 on local variable 'count_3_14' [2995]  (1.71 ns)

 <State 295>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_13', conv.cpp:164) to 'single_conv_calculat' [2975]  (2.65 ns)

 <State 296>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_77', conv.cpp:166) [2981]  (0 ns)
	'load' operation ('img_load_61', conv.cpp:166) on array 'img', conv.cpp:115 [2982]  (3.26 ns)

 <State 297>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_61', conv.cpp:166) on array 'img', conv.cpp:115 [2982]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [2983]  (2.65 ns)

 <State 298>: 0ns
The critical path consists of the following:

 <State 299>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_74', conv.cpp:156) [2992]  (0 ns)
	'load' operation ('img_load_59', conv.cpp:156) on array 'img', conv.cpp:115 [2993]  (3.26 ns)

 <State 300>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_59', conv.cpp:156) on array 'img', conv.cpp:115 [2993]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [2994]  (2.65 ns)

 <State 301>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_29', conv.cpp:171) [3000]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_15', conv.cpp:171) [3002]  (0 ns)
	'load' operation ('conv_output_load_14', conv.cpp:171) on array 'conv_output', conv.cpp:106 [3003]  (3.26 ns)

 <State 302>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_14', conv.cpp:171) on array 'conv_output', conv.cpp:106 [3003]  (3.26 ns)
	'add' operation ('add_ln171_14', conv.cpp:171) [3004]  (2.7 ns)

 <State 303>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'add_ln171_14', conv.cpp:171 on array 'conv_output', conv.cpp:106 [3005]  (3.26 ns)

 <State 304>: 4.23ns
The critical path consists of the following:
	'phi' operation ('img_i_0_15', conv.cpp:117) with incoming values : ('add_ln117_15', conv.cpp:117) [3017]  (0 ns)
	'xor' operation ('xor_ln118_3', conv.cpp:118) [3024]  (0.975 ns)
	'getelementptr' operation ('imgtotal_addr_15', conv.cpp:118) [3027]  (0 ns)
	'load' operation ('imgtotal_load_15', conv.cpp:118) on array 'imgtotal' [3028]  (3.26 ns)

 <State 305>: 6.51ns
The critical path consists of the following:
	'load' operation ('imgtotal_load_15', conv.cpp:118) on array 'imgtotal' [3028]  (3.26 ns)
	'store' operation ('store_ln118', conv.cpp:118) of variable 'imgtotal_load_15', conv.cpp:118 on array 'img', conv.cpp:115 [3031]  (3.26 ns)

 <State 306>: 3.26ns
The critical path consists of the following:
	'phi' operation ('ker_i_0_15', conv.cpp:120) with incoming values : ('add_ln120_15', conv.cpp:120) [3036]  (0 ns)
	'getelementptr' operation ('weitotal_addr_15', conv.cpp:121) [3044]  (0 ns)
	'load' operation ('weitotal_load_15', conv.cpp:121) on array 'weitotal' [3045]  (3.26 ns)

 <State 307>: 5.41ns
The critical path consists of the following:
	'load' operation ('weitotal_load_15', conv.cpp:121) on array 'weitotal' [3045]  (3.26 ns)
	'store' operation ('store_ln121', conv.cpp:121) of variable 'weitotal_load_15', conv.cpp:121 on array 'kernel' [3047]  (2.15 ns)

 <State 308>: 1.86ns
The critical path consists of the following:
	'phi' operation ('count_0_15', conv.cpp:127) with incoming values : ('add_ln127_15', conv.cpp:127) [3053]  (0 ns)
	'add' operation ('add_ln127_15', conv.cpp:127) [3061]  (1.86 ns)

 <State 309>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_1_15', conv.cpp:127) with incoming values : ('add_ln127_15', conv.cpp:127) ('add_ln129_15', conv.cpp:129) [3071]  (0 ns)
	'getelementptr' operation ('img_addr_76', conv.cpp:129) [3080]  (0 ns)
	'load' operation ('img_load_60', conv.cpp:129) on array 'img', conv.cpp:115 [3081]  (3.26 ns)

 <State 310>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_60', conv.cpp:129) on array 'img', conv.cpp:115 [3081]  (3.26 ns)
	'store' operation ('store_ln132', conv.cpp:132) of variable 'img_load_60', conv.cpp:129 on array 'cal_conv' [3093]  (2.15 ns)

 <State 311>: 3.26ns
The critical path consists of the following:
	'phi' operation ('count_2_15', conv.cpp:144) with incoming values : ('add_ln144_15', conv.cpp:144) [3105]  (0 ns)
	'getelementptr' operation ('img_addr_75', conv.cpp:144) [3114]  (0 ns)
	'load' operation ('img_load_15', conv.cpp:144) on array 'img', conv.cpp:115 [3115]  (3.26 ns)

 <State 312>: 5.41ns
The critical path consists of the following:
	'load' operation ('img_load_15', conv.cpp:144) on array 'img', conv.cpp:115 [3115]  (3.26 ns)
	'store' operation ('store_ln144', conv.cpp:144) of variable 'img_load_15', conv.cpp:144 on array 'cal_conv' [3120]  (2.15 ns)

 <State 313>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i4_0_15', conv.cpp:148) with incoming values : ('add_ln148_15', conv.cpp:148) [3131]  (0 ns)
	'sub' operation ('sub_ln171_15', conv.cpp:171) [3144]  (1.95 ns)

 <State 314>: 4.41ns
The critical path consists of the following:
	'load' operation ('count_3_15_load', conv.cpp:156) on local variable 'count_3_15' [3151]  (0 ns)
	'add' operation ('add_ln156_15', conv.cpp:156) [3193]  (2.7 ns)
	'store' operation ('store_ln158', conv.cpp:158) of variable 'add_ln156_15', conv.cpp:156 on local variable 'count_3_15' [3198]  (1.71 ns)

 <State 315>: 2.65ns
The critical path consists of the following:
	'call' operation ('out_6_14', conv.cpp:164) to 'single_conv_calculat' [3178]  (2.65 ns)

 <State 316>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_79', conv.cpp:166) [3184]  (0 ns)
	'load' operation ('img_load_63', conv.cpp:166) on array 'img', conv.cpp:115 [3185]  (3.26 ns)

 <State 317>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_63', conv.cpp:166) on array 'img', conv.cpp:115 [3185]  (3.26 ns)
	'call' operation ('call_ln167', conv.cpp:167) to 'conv_line_buffer_shi' [3186]  (2.65 ns)

 <State 318>: 0ns
The critical path consists of the following:

 <State 319>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('img_addr_78', conv.cpp:156) [3195]  (0 ns)
	'load' operation ('img_load_62', conv.cpp:156) on array 'img', conv.cpp:115 [3196]  (3.26 ns)

 <State 320>: 5.91ns
The critical path consists of the following:
	'load' operation ('img_load_62', conv.cpp:156) on array 'img', conv.cpp:115 [3196]  (3.26 ns)
	'call' operation ('call_ln157', conv.cpp:157) to 'conv_line_buffer_shi' [3197]  (2.65 ns)

 <State 321>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln171_30', conv.cpp:171) [3204]  (2.03 ns)
	'getelementptr' operation ('conv_output_addr_16', conv.cpp:171) [3206]  (0 ns)
	'load' operation ('conv_output_load_15', conv.cpp:171) on array 'conv_output', conv.cpp:106 [3207]  (3.26 ns)

 <State 322>: 5.96ns
The critical path consists of the following:
	'load' operation ('conv_output_load_15', conv.cpp:171) on array 'conv_output', conv.cpp:106 [3207]  (3.26 ns)
	'add' operation ('data', conv.cpp:171) [3208]  (2.7 ns)

 <State 323>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln171', conv.cpp:171) of variable 'data', conv.cpp:171 on array 'conv_output', conv.cpp:106 [3209]  (3.26 ns)

 <State 324>: 3.82ns
The critical path consists of the following:
	'load' operation ('pool_line_buffer_loa', conv.cpp:94->conv.cpp:186) on array 'pool_line_buffer' [3220]  (2.15 ns)
	'store' operation ('store_ln94', conv.cpp:94->conv.cpp:186) of variable 'pool_line_buffer_loa', conv.cpp:94->conv.cpp:186 on static variable 'cal_pool_0_1' [3221]  (1.66 ns)

 <State 325>: 3.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv.cpp:99->conv.cpp:186) [3227]  (0 ns)
	'add' operation ('i', conv.cpp:99->conv.cpp:186) [3230]  (1.68 ns)
	'getelementptr' operation ('pool_line_buffer_add_1', conv.cpp:99->conv.cpp:186) [3235]  (0 ns)
	'load' operation ('pool_line_buffer_loa_1', conv.cpp:99->conv.cpp:186) on array 'pool_line_buffer' [3236]  (2.15 ns)

 <State 326>: 4.3ns
The critical path consists of the following:
	'load' operation ('pool_line_buffer_loa_1', conv.cpp:99->conv.cpp:186) on array 'pool_line_buffer' [3236]  (2.15 ns)
	'store' operation ('store_ln99', conv.cpp:99->conv.cpp:186) of variable 'pool_line_buffer_loa_1', conv.cpp:99->conv.cpp:186 on array 'pool_line_buffer' [3239]  (2.15 ns)

 <State 327>: 4.37ns
The critical path consists of the following:
	'load' operation ('out_count_1_15_load', conv.cpp:191) on local variable 'out_count_1_15' [3313]  (0 ns)
	'add' operation ('add_ln191', conv.cpp:191) [3314]  (2.7 ns)
	'store' operation ('store_ln193', conv.cpp:193) of variable 'add_ln191', conv.cpp:191 on local variable 'out_count_1_15' [3318]  (1.66 ns)

 <State 328>: 4.83ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv.cpp:46->conv.cpp:191) [3294]  (0 ns)
	'select' operation ('select_ln48_1', conv.cpp:48->conv.cpp:191) [3304]  (0.796 ns)
	'select' operation ('select_ln48_2', conv.cpp:48->conv.cpp:191) [3305]  (0.796 ns)
	'icmp' operation ('icmp_ln48', conv.cpp:48->conv.cpp:191) [3306]  (2.44 ns)
	'select' operation ('ans', conv.cpp:48->conv.cpp:191) [3307]  (0.796 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
