//---------------------------------------------------------------------------*
//                                                                           *
//                   File 'piccolo_embedded_devices.cpp'                     *
//                 Generated by version GALGAS_BETA_VERSION                  *
//                       july 16th, 2008, at 20h2'15"                        *
//                                                                           *
//---------------------------------------------------------------------------*

//--- START OF USER ZONE 1


//--- END OF USER ZONE 1

//---------------------------------------------------------------------------*

#include "version_libpm.h"
#if LIBPM_VERSION != THE_LIBPM_VERSION
  #error "This file has been compiled with a version of GALGAS different than the version of libpm"
#endif

//---------------------------------------------------------------------------*

#include <typeinfo>
#include "utilities/MF_MemoryControl.h"
#include "files/C_TextFileWrite.h"
#include "piccolo_embedded_devices.h"

//---------------------------------------------------------------------------*

#ifndef DO_NOT_GENERATE_CHECKINGS
  #define SOURCE_FILE_AT_LINE(line) "piccolo_embedded_devices.ggs", line
  #define COMMA_SOURCE_FILE_AT_LINE(line) , SOURCE_FILE_AT_LINE(line)
#else
  #define SOURCE_FILE_AT_LINE(line) 
  #define COMMA_SOURCE_FILE_AT_LINE(line) 
#endif


//--- START OF USER ZONE 2


//--- END OF USER ZONE 2

//---------------------------------------------------------------------------*
//                                                                           *
//               Implementation of wrapper 'embeddedDevices'                 *
//                                                                           *
//---------------------------------------------------------------------------*

//---------------------------------------------------------------------------*

//--- File '/PIC18F448.piccoloDevice'

const char * gWrapperFileContent_0_embeddedDevices = // 16108 bytes
  "controller PIC18F448 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB8 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO4 at 0xF2E, 0xF3E, 0xF4E, 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <EPDC [8]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_0_embeddedDevices = {
  "PIC18F448.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_0_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- All files of '' directory

static const cRegularFileWrapper * gWrapperAllFiles_embeddedDevices_0 [2] = {
  & gWrapperFile_0_embeddedDevices,
  NULL
} ;

//---------------------------------------------------------------------------*

//--- All sub-directories of '' directory

static const cDirectoryWrapper * gWrapperAllDirectories_embeddedDevices_0 [1] = {
  NULL
} ;

//---------------------------------------------------------------------------*

//--- Directory ''

const cDirectoryWrapper gWrapperDirectory_0_embeddedDevices = {
  "",
  1,
  gWrapperAllFiles_embeddedDevices_0,
  0,
  gWrapperAllDirectories_embeddedDevices_0
} ;

//---------------------------------------------------------------------------*
//                                                                           *
//            Implementation of routine "parseDeviceDefinition"              *
//                                                                           *
//---------------------------------------------------------------------------*

void routine_parseDeviceDefinition (C_Compiler & _inLexique,
                                const GGS_lstring   var_cas_inDeviceName COMMA_UNUSED_LOCATION_ARGS) {
  #ifdef DEBUG_TRACE_ENABLED
    printf ("ENTER routine_parseDeviceDefinition at %s:%d\n", __FILE__, __LINE__) ;
  #endif
  GGS_filewrapper  var_cas_fw ;
  var_cas_fw = GGS_filewrapper (gWrapperDirectory_0_embeddedDevices) ;
  GGS_string var_cas_deviceFullName ;
  var_cas_deviceFullName = (var_cas_inDeviceName.reader_string (_inLexique COMMA_SOURCE_FILE_AT_LINE (14)))._operator_concat (GGS_string (true, ".piccoloDevice")) ;
  if ((var_cas_fw.reader_fileExistsAtPath (_inLexique, var_cas_deviceFullName COMMA_SOURCE_FILE_AT_LINE (15))).isBuiltAndTrue ()) {
    GGS_string var_cas_definitionString ;
    var_cas_definitionString = var_cas_fw.reader_fileContentsAtPath (_inLexique, var_cas_deviceFullName COMMA_SOURCE_FILE_AT_LINE (16)) ;
  }else{
    var_cas_inDeviceName.reader_location (_inLexique COMMA_HERE).signalGGSSemanticError (_inLexique, ((GGS_string (true, "The '"))._operator_concat (var_cas_inDeviceName))._operator_concat (GGS_string (true, "' definition file is not defined")) COMMA_SOURCE_FILE_AT_LINE (18)) ;
  }
  #ifdef DEBUG_TRACE_ENABLED
    printf ("LEAVE routine_parseDeviceDefinition\n") ;
  #endif
}

//---------------------------------------------------------------------------*

