// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_vsc_0_vscale_core_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        SrcYUV_dout,
        SrcYUV_num_data_valid,
        SrcYUV_fifo_cap,
        SrcYUV_empty_n,
        SrcYUV_read,
        HeightIn_dout,
        HeightIn_num_data_valid,
        HeightIn_fifo_cap,
        HeightIn_empty_n,
        HeightIn_read,
        Width_dout,
        Width_num_data_valid,
        Width_fifo_cap,
        Width_empty_n,
        Width_read,
        HeightOut_dout,
        HeightOut_num_data_valid,
        HeightOut_fifo_cap,
        HeightOut_empty_n,
        HeightOut_read,
        LineRate_dout,
        LineRate_num_data_valid,
        LineRate_fifo_cap,
        LineRate_empty_n,
        LineRate_read,
        vfltCoeff_address0,
        vfltCoeff_ce0,
        vfltCoeff_q0,
        OutYUV_din,
        OutYUV_num_data_valid,
        OutYUV_fifo_cap,
        OutYUV_full_n,
        OutYUV_write,
        HwReg_Width_c_din,
        HwReg_Width_c_num_data_valid,
        HwReg_Width_c_fifo_cap,
        HwReg_Width_c_full_n,
        HwReg_Width_c_write,
        HwReg_HeightOut_c_din,
        HwReg_HeightOut_c_num_data_valid,
        HwReg_HeightOut_c_fifo_cap,
        HwReg_HeightOut_c_full_n,
        HwReg_HeightOut_c_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] SrcYUV_dout;
input  [4:0] SrcYUV_num_data_valid;
input  [4:0] SrcYUV_fifo_cap;
input   SrcYUV_empty_n;
output   SrcYUV_read;
input  [10:0] HeightIn_dout;
input  [1:0] HeightIn_num_data_valid;
input  [1:0] HeightIn_fifo_cap;
input   HeightIn_empty_n;
output   HeightIn_read;
input  [10:0] Width_dout;
input  [1:0] Width_num_data_valid;
input  [1:0] Width_fifo_cap;
input   Width_empty_n;
output   Width_read;
input  [10:0] HeightOut_dout;
input  [1:0] HeightOut_num_data_valid;
input  [1:0] HeightOut_fifo_cap;
input   HeightOut_empty_n;
output   HeightOut_read;
input  [31:0] LineRate_dout;
input  [1:0] LineRate_num_data_valid;
input  [1:0] LineRate_fifo_cap;
input   LineRate_empty_n;
output   LineRate_read;
output  [8:0] vfltCoeff_address0;
output   vfltCoeff_ce0;
input  [15:0] vfltCoeff_q0;
output  [23:0] OutYUV_din;
input  [4:0] OutYUV_num_data_valid;
input  [4:0] OutYUV_fifo_cap;
input   OutYUV_full_n;
output   OutYUV_write;
output  [10:0] HwReg_Width_c_din;
input  [1:0] HwReg_Width_c_num_data_valid;
input  [1:0] HwReg_Width_c_fifo_cap;
input   HwReg_Width_c_full_n;
output   HwReg_Width_c_write;
output  [10:0] HwReg_HeightOut_c_din;
input  [1:0] HwReg_HeightOut_c_num_data_valid;
input  [1:0] HwReg_HeightOut_c_fifo_cap;
input   HwReg_HeightOut_c_full_n;
output   HwReg_HeightOut_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg SrcYUV_read;
reg HeightIn_read;
reg Width_read;
reg HeightOut_read;
reg LineRate_read;
reg OutYUV_write;
reg HwReg_Width_c_write;
reg HwReg_HeightOut_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    HeightIn_blk_n;
reg    Width_blk_n;
reg    HeightOut_blk_n;
reg    LineRate_blk_n;
reg    HwReg_Width_c_blk_n;
reg    HwReg_HeightOut_c_blk_n;
reg   [10:0] OutLines_reg_596;
reg   [10:0] InPixels_reg_603;
reg   [10:0] InLines_reg_608;
reg   [31:0] Rate_reg_615;
wire   [31:0] zext_ln177_fu_298_p1;
reg   [31:0] zext_ln177_reg_620;
wire    ap_CS_fsm_state2;
wire   [16:0] zext_ln180_fu_301_p1;
reg   [16:0] zext_ln180_reg_625;
wire   [10:0] YLoopSize_fu_314_p2;
reg   [10:0] YLoopSize_reg_630;
wire   [0:0] icmp_ln222_fu_343_p2;
reg   [0:0] icmp_ln222_reg_644;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln214_fu_323_p2;
reg   [5:0] trunc_ln_reg_652;
wire   [31:0] offset_2_fu_387_p3;
reg   [31:0] offset_2_reg_657;
reg   [15:0] tmp_6_reg_663;
wire   [0:0] icmp_ln241_1_fu_413_p2;
reg   [0:0] icmp_ln241_1_reg_668;
wire   [15:0] PixArrayLoc_3_fu_418_p3;
reg   [15:0] PixArrayLoc_3_reg_673;
wire   [0:0] GetNewLine_2_fu_426_p3;
reg   [0:0] GetNewLine_2_reg_679;
wire   [0:0] icmp124_fu_444_p2;
reg   [0:0] icmp124_reg_685;
wire   [0:0] cmp159_fu_450_p2;
reg   [0:0] cmp159_reg_690;
wire   [0:0] OutputWriteEn_fu_466_p2;
reg   [0:0] OutputWriteEn_reg_695;
wire    ap_CS_fsm_state4;
wire   [31:0] WriteLocNext_2_fu_494_p3;
reg   [31:0] WriteLocNext_2_reg_700;
wire   [31:0] offset_5_fu_500_p3;
reg   [31:0] offset_5_reg_705;
wire   [16:0] add117_fu_509_p2;
reg   [16:0] add117_reg_710;
wire   [0:0] brmerge_fu_515_p2;
reg   [0:0] brmerge_reg_715;
wire   [0:0] OutputWriteEn_1_fu_536_p2;
reg   [0:0] OutputWriteEn_1_reg_720;
wire    ap_CS_fsm_state5;
wire   [5:0] empty_fu_540_p1;
reg   [5:0] empty_reg_725;
wire   [0:0] cmp119_fu_544_p2;
reg   [0:0] cmp119_reg_730;
reg   [5:0] FiltCoeff_address0;
reg    FiltCoeff_ce0;
reg    FiltCoeff_we0;
wire   [15:0] FiltCoeff_q0;
reg   [5:0] FiltCoeff_1_address0;
reg    FiltCoeff_1_ce0;
reg    FiltCoeff_1_we0;
wire   [15:0] FiltCoeff_1_q0;
reg   [5:0] FiltCoeff_2_address0;
reg    FiltCoeff_2_ce0;
reg    FiltCoeff_2_we0;
wire   [15:0] FiltCoeff_2_q0;
reg   [5:0] FiltCoeff_3_address0;
reg    FiltCoeff_3_ce0;
reg    FiltCoeff_3_we0;
wire   [15:0] FiltCoeff_3_q0;
reg   [5:0] FiltCoeff_4_address0;
reg    FiltCoeff_4_ce0;
reg    FiltCoeff_4_we0;
wire   [15:0] FiltCoeff_4_q0;
reg   [5:0] FiltCoeff_5_address0;
reg    FiltCoeff_5_ce0;
reg    FiltCoeff_5_we0;
wire   [15:0] FiltCoeff_5_q0;
wire   [23:0] LineBuf_val_V_q1;
wire   [23:0] LineBuf_val_V_1_q1;
wire   [23:0] LineBuf_val_V_2_q1;
wire   [23:0] LineBuf_val_V_3_q1;
wire   [23:0] LineBuf_val_V_4_q1;
wire   [23:0] LineBuf_val_V_5_q1;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_done;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_idle;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_we0;
wire   [15:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_d0;
wire   [8:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_vfltCoeff_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_vfltCoeff_ce0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_we0;
wire   [15:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_d0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_we0;
wire   [15:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_d0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_we0;
wire   [15:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_d0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_we0;
wire   [15:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_d0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_we0;
wire   [15:0] grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_d0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_done;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_idle;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_ready;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_SrcYUV_read;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_OutYUV_din;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_OutYUV_write;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_5_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_5_ce0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_4_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_4_ce0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_3_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_3_ce0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_2_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_2_ce0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
wire   [5:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_ce0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_we0;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_address1;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_ce1;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_we0;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_address1;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_ce1;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_we0;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_address1;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_ce1;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_we0;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_address1;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_ce1;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0;
wire   [23:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0;
wire   [10:0] grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1;
wire    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1;
reg   [0:0] GetNewLine_reg_218;
wire    ap_CS_fsm_state7;
reg    grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;
reg    ap_block_state1_ignore_call44;
reg    grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [31:0] WriteLoc_fu_110;
reg    ap_block_state1;
reg   [31:0] offset_fu_114;
reg   [7:0] PhaseV_fu_118;
wire   [7:0] PhaseV_1_fu_529_p3;
reg   [15:0] PixArrayLoc_fu_122;
reg   [10:0] y_fu_126;
wire   [10:0] y_2_fu_328_p2;
wire   [0:0] icmp_ln180_fu_304_p2;
wire   [10:0] TotalLines_fu_308_p3;
wire   [15:0] tmp_fu_359_p4;
wire   [0:0] GetNewLine_1_fu_369_p2;
wire   [31:0] offset_1_fu_381_p2;
wire   [15:0] PixArrayLoc_1_fu_375_p2;
wire   [15:0] PixArrayLoc_2_fu_395_p3;
wire   [8:0] tmp_7_fu_434_p4;
wire   [0:0] icmp_ln241_fu_461_p2;
wire   [31:0] WriteLocNext_fu_475_p2;
wire   [31:0] offset_3_fu_471_p2;
wire   [31:0] WriteLocNext_1_fu_480_p3;
wire   [31:0] offset_4_fu_487_p3;
wire   [16:0] PixArrayLoc_2_cast_fu_506_p1;
wire   [7:0] zext_ln196_fu_526_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg = 1'b0;
#0 grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg = 1'b0;
end

bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_address0),
    .ce0(FiltCoeff_ce0),
    .we0(FiltCoeff_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_d0),
    .q0(FiltCoeff_q0)
);

bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_1_address0),
    .ce0(FiltCoeff_1_ce0),
    .we0(FiltCoeff_1_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_d0),
    .q0(FiltCoeff_1_q0)
);

bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_2_address0),
    .ce0(FiltCoeff_2_ce0),
    .we0(FiltCoeff_2_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_d0),
    .q0(FiltCoeff_2_q0)
);

bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_3_address0),
    .ce0(FiltCoeff_3_ce0),
    .we0(FiltCoeff_3_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_d0),
    .q0(FiltCoeff_3_q0)
);

bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_4_address0),
    .ce0(FiltCoeff_4_ce0),
    .we0(FiltCoeff_4_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_d0),
    .q0(FiltCoeff_4_q0)
);

bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_5_address0),
    .ce0(FiltCoeff_5_ce0),
    .we0(FiltCoeff_5_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_d0),
    .q0(FiltCoeff_5_q0)
);

bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0),
    .ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0),
    .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0),
    .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1),
    .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1),
    .q1(LineBuf_val_V_q1)
);

bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
    .ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
    .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0),
    .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
    .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
    .q1(LineBuf_val_V_1_q1)
);

bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_address0),
    .ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_ce0),
    .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0),
    .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_address1),
    .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_ce1),
    .q1(LineBuf_val_V_2_q1)
);

bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_address0),
    .ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_ce0),
    .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0),
    .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_address1),
    .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_ce1),
    .q1(LineBuf_val_V_3_q1)
);

bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_address0),
    .ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_ce0),
    .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0),
    .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_address1),
    .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_ce1),
    .q1(LineBuf_val_V_4_q1)
);

bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_address0),
    .ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_ce0),
    .we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_we0),
    .d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0),
    .address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_address1),
    .ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_ce1),
    .q1(LineBuf_val_V_5_q1)
);

bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start),
    .ap_done(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_done),
    .ap_idle(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_idle),
    .ap_ready(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready),
    .FiltCoeff_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_address0),
    .FiltCoeff_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_ce0),
    .FiltCoeff_we0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_we0),
    .FiltCoeff_d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_d0),
    .vfltCoeff_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_vfltCoeff_address0),
    .vfltCoeff_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_vfltCoeff_ce0),
    .vfltCoeff_q0(vfltCoeff_q0),
    .FiltCoeff_1_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_address0),
    .FiltCoeff_1_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_ce0),
    .FiltCoeff_1_we0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_we0),
    .FiltCoeff_1_d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_d0),
    .FiltCoeff_2_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_address0),
    .FiltCoeff_2_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_ce0),
    .FiltCoeff_2_we0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_we0),
    .FiltCoeff_2_d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_d0),
    .FiltCoeff_3_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_address0),
    .FiltCoeff_3_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_ce0),
    .FiltCoeff_3_we0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_we0),
    .FiltCoeff_3_d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_d0),
    .FiltCoeff_4_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_address0),
    .FiltCoeff_4_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_ce0),
    .FiltCoeff_4_we0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_we0),
    .FiltCoeff_4_d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_d0),
    .FiltCoeff_5_address0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0),
    .FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0),
    .FiltCoeff_5_we0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_we0),
    .FiltCoeff_5_d0(grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_d0)
);

bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start),
    .ap_done(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_done),
    .ap_idle(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_idle),
    .ap_ready(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_ready),
    .SrcYUV_dout(SrcYUV_dout),
    .SrcYUV_num_data_valid(5'd0),
    .SrcYUV_fifo_cap(5'd0),
    .SrcYUV_empty_n(SrcYUV_empty_n),
    .SrcYUV_read(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_SrcYUV_read),
    .OutYUV_din(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_OutYUV_din),
    .OutYUV_num_data_valid(5'd0),
    .OutYUV_fifo_cap(5'd0),
    .OutYUV_full_n(OutYUV_full_n),
    .OutYUV_write(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_OutYUV_write),
    .FiltCoeff_5_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_5_address0),
    .FiltCoeff_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_5_ce0),
    .FiltCoeff_5_q0(FiltCoeff_5_q0),
    .idxprom11_i(empty_reg_725),
    .FiltCoeff_4_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_4_address0),
    .FiltCoeff_4_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_4_ce0),
    .FiltCoeff_4_q0(FiltCoeff_4_q0),
    .FiltCoeff_3_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_3_address0),
    .FiltCoeff_3_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_3_ce0),
    .FiltCoeff_3_q0(FiltCoeff_3_q0),
    .FiltCoeff_2_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_2_address0),
    .FiltCoeff_2_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_2_ce0),
    .FiltCoeff_2_q0(FiltCoeff_2_q0),
    .FiltCoeff_1_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_address0),
    .FiltCoeff_1_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0),
    .FiltCoeff_1_q0(FiltCoeff_1_q0),
    .FiltCoeff_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0),
    .FiltCoeff_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_ce0),
    .FiltCoeff_q0(FiltCoeff_q0),
    .InPixels(InPixels_reg_603),
    .OutputWriteEn_1(OutputWriteEn_1_reg_720),
    .LineBuf_val_V_5_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_address0),
    .LineBuf_val_V_5_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_ce0),
    .LineBuf_val_V_5_we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_we0),
    .LineBuf_val_V_5_d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_d0),
    .LineBuf_val_V_5_address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_address1),
    .LineBuf_val_V_5_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_5_ce1),
    .LineBuf_val_V_5_q1(LineBuf_val_V_5_q1),
    .LineBuf_val_V_4_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_address0),
    .LineBuf_val_V_4_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_ce0),
    .LineBuf_val_V_4_we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_we0),
    .LineBuf_val_V_4_d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_d0),
    .LineBuf_val_V_4_address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_address1),
    .LineBuf_val_V_4_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_4_ce1),
    .LineBuf_val_V_4_q1(LineBuf_val_V_4_q1),
    .LineBuf_val_V_3_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_address0),
    .LineBuf_val_V_3_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_ce0),
    .LineBuf_val_V_3_we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_we0),
    .LineBuf_val_V_3_d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_d0),
    .LineBuf_val_V_3_address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_address1),
    .LineBuf_val_V_3_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_3_ce1),
    .LineBuf_val_V_3_q1(LineBuf_val_V_3_q1),
    .LineBuf_val_V_2_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_address0),
    .LineBuf_val_V_2_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_ce0),
    .LineBuf_val_V_2_we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_we0),
    .LineBuf_val_V_2_d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_d0),
    .LineBuf_val_V_2_address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_address1),
    .LineBuf_val_V_2_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_2_ce1),
    .LineBuf_val_V_2_q1(LineBuf_val_V_2_q1),
    .LineBuf_val_V_1_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address0),
    .LineBuf_val_V_1_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce0),
    .LineBuf_val_V_1_we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_we0),
    .LineBuf_val_V_1_d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_d0),
    .LineBuf_val_V_1_address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_address1),
    .LineBuf_val_V_1_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_1_ce1),
    .LineBuf_val_V_1_q1(LineBuf_val_V_1_q1),
    .LineBuf_val_V_address0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address0),
    .LineBuf_val_V_ce0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce0),
    .LineBuf_val_V_we0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_we0),
    .LineBuf_val_V_d0(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_d0),
    .LineBuf_val_V_address1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_address1),
    .LineBuf_val_V_ce1(grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_LineBuf_val_V_ce1),
    .LineBuf_val_V_q1(LineBuf_val_V_q1),
    .brmerge(brmerge_reg_715),
    .cmp159(cmp159_reg_690),
    .cmp119(cmp119_reg_730)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln214_fu_323_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_ready == 1'b1)) begin
            grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_ready == 1'b1)) begin
            grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        GetNewLine_reg_218 <= 1'd1;
    end else if (((grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        GetNewLine_reg_218 <= GetNewLine_2_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PhaseV_fu_118 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        PhaseV_fu_118 <= PhaseV_1_fu_529_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PixArrayLoc_fu_122 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PixArrayLoc_fu_122 <= PixArrayLoc_3_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        WriteLoc_fu_110 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        WriteLoc_fu_110 <= WriteLocNext_2_reg_700;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        offset_fu_114 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        offset_fu_114 <= offset_5_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_126 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln214_fu_323_p2 == 1'd1))) begin
        y_fu_126 <= y_2_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln214_fu_323_p2 == 1'd1))) begin
        GetNewLine_2_reg_679 <= GetNewLine_2_fu_426_p3;
        PixArrayLoc_3_reg_673 <= PixArrayLoc_3_fu_418_p3;
        cmp159_reg_690 <= cmp159_fu_450_p2;
        icmp124_reg_685 <= icmp124_fu_444_p2;
        icmp_ln222_reg_644 <= icmp_ln222_fu_343_p2;
        icmp_ln241_1_reg_668 <= icmp_ln241_1_fu_413_p2;
        offset_2_reg_657 <= offset_2_fu_387_p3;
        tmp_6_reg_663 <= {{offset_2_fu_387_p3[31:16]}};
        trunc_ln_reg_652 <= {{offset_fu_114[15:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        InLines_reg_608 <= HeightIn_dout;
        InPixels_reg_603 <= Width_dout;
        OutLines_reg_596 <= HeightOut_dout;
        Rate_reg_615 <= LineRate_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        OutputWriteEn_1_reg_720 <= OutputWriteEn_1_fu_536_p2;
        cmp119_reg_730 <= cmp119_fu_544_p2;
        empty_reg_725 <= empty_fu_540_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        OutputWriteEn_reg_695 <= OutputWriteEn_fu_466_p2;
        WriteLocNext_2_reg_700 <= WriteLocNext_2_fu_494_p3;
        add117_reg_710 <= add117_fu_509_p2;
        brmerge_reg_715 <= brmerge_fu_515_p2;
        offset_5_reg_705 <= offset_5_fu_500_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        YLoopSize_reg_630 <= YLoopSize_fu_314_p2;
        zext_ln177_reg_620[10 : 0] <= zext_ln177_fu_298_p1[10 : 0];
        zext_ln180_reg_625[10 : 0] <= zext_ln180_fu_301_p1[10 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_1_address0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_1_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_address0;
    end else begin
        FiltCoeff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_1_ce0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_1_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_ce0;
    end else begin
        FiltCoeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_1_we0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_1_we0;
    end else begin
        FiltCoeff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_2_address0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_2_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_address0;
    end else begin
        FiltCoeff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_2_ce0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_2_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_ce0;
    end else begin
        FiltCoeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_2_we0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_2_we0;
    end else begin
        FiltCoeff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_3_address0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_3_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_address0;
    end else begin
        FiltCoeff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_3_ce0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_3_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_ce0;
    end else begin
        FiltCoeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_3_we0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_3_we0;
    end else begin
        FiltCoeff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_4_address0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_4_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_address0;
    end else begin
        FiltCoeff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_4_ce0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_4_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_ce0;
    end else begin
        FiltCoeff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_4_we0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_4_we0;
    end else begin
        FiltCoeff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_5_address0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_5_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_address0;
    end else begin
        FiltCoeff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_5_ce0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_5_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_ce0;
    end else begin
        FiltCoeff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_5_we0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_5_we0;
    end else begin
        FiltCoeff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_address0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_address0;
    end else begin
        FiltCoeff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        FiltCoeff_ce0 = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_FiltCoeff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_ce0;
    end else begin
        FiltCoeff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        FiltCoeff_we0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_FiltCoeff_we0;
    end else begin
        FiltCoeff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightIn_blk_n = HeightIn_empty_n;
    end else begin
        HeightIn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightIn_read = 1'b1;
    end else begin
        HeightIn_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_blk_n = HeightOut_empty_n;
    end else begin
        HeightOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_read = 1'b1;
    end else begin
        HeightOut_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_HeightOut_c_blk_n = HwReg_HeightOut_c_full_n;
    end else begin
        HwReg_HeightOut_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_HeightOut_c_write = 1'b1;
    end else begin
        HwReg_HeightOut_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_Width_c_blk_n = HwReg_Width_c_full_n;
    end else begin
        HwReg_Width_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_Width_c_write = 1'b1;
    end else begin
        HwReg_Width_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        LineRate_blk_n = LineRate_empty_n;
    end else begin
        LineRate_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        LineRate_read = 1'b1;
    end else begin
        LineRate_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        OutYUV_write = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_OutYUV_write;
    end else begin
        OutYUV_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        SrcYUV_read = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_SrcYUV_read;
    end else begin
        SrcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_blk_n = Width_empty_n;
    end else begin
        Width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_read = 1'b1;
    end else begin
        Width_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln214_fu_323_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln214_fu_323_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln214_fu_323_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GetNewLine_1_fu_369_p2 = ((tmp_fu_359_p4 != 16'd0) ? 1'b1 : 1'b0);

assign GetNewLine_2_fu_426_p3 = ((icmp_ln222_fu_343_p2[0:0] == 1'b1) ? GetNewLine_1_fu_369_p2 : GetNewLine_reg_218);

assign HwReg_HeightOut_c_din = HeightOut_dout;

assign HwReg_Width_c_din = Width_dout;

assign OutYUV_din = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_OutYUV_din;

assign OutputWriteEn_1_fu_536_p2 = (icmp_ln222_reg_644 & OutputWriteEn_reg_695);

assign OutputWriteEn_fu_466_p2 = (icmp_ln241_fu_461_p2 & icmp_ln241_1_reg_668);

assign PhaseV_1_fu_529_p3 = ((icmp_ln222_reg_644[0:0] == 1'b1) ? zext_ln196_fu_526_p1 : PhaseV_fu_118);

assign PixArrayLoc_1_fu_375_p2 = (PixArrayLoc_fu_122 + 16'd1);

assign PixArrayLoc_2_cast_fu_506_p1 = PixArrayLoc_3_reg_673;

assign PixArrayLoc_2_fu_395_p3 = ((GetNewLine_1_fu_369_p2[0:0] == 1'b1) ? PixArrayLoc_1_fu_375_p2 : PixArrayLoc_fu_122);

assign PixArrayLoc_3_fu_418_p3 = ((icmp_ln222_fu_343_p2[0:0] == 1'b1) ? PixArrayLoc_2_fu_395_p3 : PixArrayLoc_fu_122);

assign TotalLines_fu_308_p3 = ((icmp_ln180_fu_304_p2[0:0] == 1'b1) ? OutLines_reg_596 : InLines_reg_608);

assign WriteLocNext_1_fu_480_p3 = ((OutputWriteEn_fu_466_p2[0:0] == 1'b1) ? WriteLocNext_fu_475_p2 : WriteLoc_fu_110);

assign WriteLocNext_2_fu_494_p3 = ((icmp_ln222_reg_644[0:0] == 1'b1) ? WriteLocNext_1_fu_480_p3 : WriteLoc_fu_110);

assign WriteLocNext_fu_475_p2 = (WriteLoc_fu_110 + 32'd1);

assign YLoopSize_fu_314_p2 = (TotalLines_fu_308_p3 + 11'd3);

assign add117_fu_509_p2 = (PixArrayLoc_2_cast_fu_506_p1 + 17'd3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call44 = ((1'b0 == HwReg_HeightOut_c_full_n) | (1'b0 == HwReg_Width_c_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign brmerge_fu_515_p2 = (icmp124_reg_685 | GetNewLine_2_reg_679);

assign cmp119_fu_544_p2 = ((zext_ln180_reg_625 > add117_reg_710) ? 1'b1 : 1'b0);

assign cmp159_fu_450_p2 = ((y_fu_126 == 11'd0) ? 1'b1 : 1'b0);

assign empty_fu_540_p1 = PhaseV_1_fu_529_p3[5:0];

assign grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_ap_start_reg;

assign grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start = grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247_ap_start_reg;

assign icmp124_fu_444_p2 = ((tmp_7_fu_434_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_304_p2 = ((OutLines_reg_596 > InLines_reg_608) ? 1'b1 : 1'b0);

assign icmp_ln214_fu_323_p2 = ((y_fu_126 < YLoopSize_reg_630) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_343_p2 = ((y_fu_126 > 11'd2) ? 1'b1 : 1'b0);

assign icmp_ln241_1_fu_413_p2 = ((WriteLoc_fu_110 < zext_ln177_reg_620) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_461_p2 = ((tmp_6_reg_663 == 16'd0) ? 1'b1 : 1'b0);

assign offset_1_fu_381_p2 = ($signed(offset_fu_114) + $signed(32'd4294901760));

assign offset_2_fu_387_p3 = ((GetNewLine_1_fu_369_p2[0:0] == 1'b1) ? offset_1_fu_381_p2 : offset_fu_114);

assign offset_3_fu_471_p2 = (offset_2_reg_657 + Rate_reg_615);

assign offset_4_fu_487_p3 = ((OutputWriteEn_fu_466_p2[0:0] == 1'b1) ? offset_3_fu_471_p2 : offset_2_reg_657);

assign offset_5_fu_500_p3 = ((icmp_ln222_reg_644[0:0] == 1'b1) ? offset_4_fu_487_p3 : offset_fu_114);

assign tmp_7_fu_434_p4 = {{y_fu_126[10:2]}};

assign tmp_fu_359_p4 = {{offset_fu_114[31:16]}};

assign vfltCoeff_address0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_vfltCoeff_address0;

assign vfltCoeff_ce0 = grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229_vfltCoeff_ce0;

assign y_2_fu_328_p2 = (y_fu_126 + 11'd1);

assign zext_ln177_fu_298_p1 = OutLines_reg_596;

assign zext_ln180_fu_301_p1 = InLines_reg_608;

assign zext_ln196_fu_526_p1 = trunc_ln_reg_652;

always @ (posedge ap_clk) begin
    zext_ln177_reg_620[31:11] <= 21'b000000000000000000000;
    zext_ln180_reg_625[16:11] <= 6'b000000;
end

endmodule //bd_3a92_vsc_0_vscale_core_polyphase
