$date
	Thu Oct 19 19:23:59 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_universal_TB $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 2 " ctrl [1:0] $end
$var wire 8 # d [7:0] $end
$var wire 8 $ q [7:0] $end
$var wire 1 % reset $end
$var reg 8 & r_next [7:0] $end
$var reg 8 ' r_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
b10101110 #
bx "
1!
$end
#2
0!
#4
1!
0%
#6
0!
#7
b0 "
#8
1!
#10
0!
#12
b10101110 &
1!
b11 "
#14
0!
#16
b10101110 $
b10101110 '
1!
#18
0!
#20
1!
#22
0!
#24
1!
#26
0!
#28
1!
#30
0!
#32
b1011100 &
1!
b1 "
#34
0!
#36
b1011100 $
b1011100 '
1!
#38
0!
#40
b10111000 &
1!
#42
0!
#44
b10111000 $
b10111000 '
1!
#46
0!
#48
b1110000 &
1!
#50
0!
#52
b1110000 $
b1110000 '
1!
#54
0!
#56
b11100000 &
1!
#58
0!
#60
b11100000 $
b11100000 '
1!
#62
0!
#64
b11000000 &
1!
#66
0!
#68
b11000000 $
b11000000 '
1!
#70
0!
#72
b10000000 &
1!
#74
0!
#76
b10000000 $
b10000000 '
1!
#78
0!
#80
b0 &
1!
#82
0!
#84
b0 $
b0 '
1!
#86
0!
#88
1!
#90
0!
#92
1!
#94
0!
#96
1!
#98
0!
#100
1!
#102
0!
#104
1!
#106
0!
#108
1!
#110
0!
#112
1!
#114
0!
#116
1!
#118
0!
#120
1!
#122
0!
#124
1!
#126
0!
#128
1!
#130
0!
#132
1!
#134
0!
#136
1!
#138
0!
#140
1!
#142
0!
#144
1!
#146
0!
#148
1!
#150
0!
#152
1!
#154
0!
#156
1!
#158
0!
#160
1!
#162
0!
#164
1!
#166
0!
#168
1!
#170
0!
#172
1!
#174
0!
#176
1!
#178
0!
#180
1!
#182
0!
#184
1!
#186
0!
#188
1!
#190
0!
#192
1!
#194
0!
#196
1!
#198
0!
#200
1!
