Start time: 16:56:42 on Nov 18,2025
qverilog enume.sv 
-- Compiling module enume

Top level modules:
	enume
# vsim -lib work work.enume -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.enume(fast)
# run -all
# ===================================SHASHI MARKS==================================
# Subject=English|Marks=85
# Subject=Maths|Marks=75
# Subject=Science|Marks=65
# Subject=Kannada|Marks=95
# Subject=Social|Marks=80
# ===================================Basu MARKS==================================
# Subject=English|Marks=85
# Subject=Maths|Marks=75
# Subject=Science|Marks=65
# Subject=Kannada|Marks=95
# Subject=Social|Marks=80
# ===================================YASHWANTH MARKS==================================
# Subject=English|Marks=85
# Subject=Maths|Marks=75
# Subject=Science|Marks=65
# Subject=Kannada|Marks=95
# Subject=Social|Marks=80
# ===================================SAI MEGHANA MARKS==================================
# Subject=English|Marks=85
# Subject=Maths|Marks=75
# Subject=Science|Marks=65
# Subject=Kannada|Marks=95
# Subject=Social|Marks=80
#  quit -f
# End time: 16:56:45 on Nov 18,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
