
ACC_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006238  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08006344  08006344  00016344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063c8  080063c8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080063c8  080063c8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080063c8  080063c8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063c8  080063c8  000163c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063cc  080063cc  000163cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080063d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000074  08006444  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08006444  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010aaf  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002615  00000000  00000000  00030b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  00033168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d28  00000000  00000000  00033f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001883b  00000000  00000000  00034c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107a6  00000000  00000000  0004d4c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a17c  00000000  00000000  0005dc69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e7de5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e0c  00000000  00000000  000e7e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	0800632c 	.word	0x0800632c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	0800632c 	.word	0x0800632c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <update_ACC_data>:

ACC_SETTING	ACC_set = ACC_SETTING_DEFAULT;
OUT_DATA	OUT 	= OUT_DATA_XYZ_DEFAULT;
extern RS_DATA_STRUCT	rs;

void update_ACC_data(I2C_HandleTypeDef *i2c){
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af04      	add	r7, sp, #16
 8000162:	6078      	str	r0, [r7, #4]

	uint8_t		command[1];

	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_STATUS_REG, 1, &command[0], 1, 10);		//Обнвляем статус регистров
 8000164:	230a      	movs	r3, #10
 8000166:	9302      	str	r3, [sp, #8]
 8000168:	2301      	movs	r3, #1
 800016a:	9301      	str	r3, [sp, #4]
 800016c:	f107 030c 	add.w	r3, r7, #12
 8000170:	9300      	str	r3, [sp, #0]
 8000172:	2301      	movs	r3, #1
 8000174:	2227      	movs	r2, #39	; 0x27
 8000176:	2130      	movs	r1, #48	; 0x30
 8000178:	6878      	ldr	r0, [r7, #4]
 800017a:	f003 f81d 	bl	80031b8 <HAL_I2C_Mem_Read>
	ACC_set.STATUS_REG.all = command[0];
 800017e:	7b3a      	ldrb	r2, [r7, #12]
 8000180:	4b0c      	ldr	r3, [pc, #48]	; (80001b4 <update_ACC_data+0x58>)
 8000182:	70da      	strb	r2, [r3, #3]

	if(rs.RS_DataSended && ACC_set.STATUS_REG.bit.ZYXDA){
 8000184:	4b0c      	ldr	r3, [pc, #48]	; (80001b8 <update_ACC_data+0x5c>)
 8000186:	685b      	ldr	r3, [r3, #4]
 8000188:	2b00      	cmp	r3, #0
 800018a:	d00f      	beq.n	80001ac <update_ACC_data+0x50>
 800018c:	4b09      	ldr	r3, [pc, #36]	; (80001b4 <update_ACC_data+0x58>)
 800018e:	78db      	ldrb	r3, [r3, #3]
 8000190:	f003 0308 	and.w	r3, r3, #8
 8000194:	b2db      	uxtb	r3, r3
 8000196:	2b00      	cmp	r3, #0
 8000198:	d008      	beq.n	80001ac <update_ACC_data+0x50>
		read_x_axis(i2c);
 800019a:	6878      	ldr	r0, [r7, #4]
 800019c:	f000 f8c8 	bl	8000330 <read_x_axis>
		read_y_axis(i2c);
 80001a0:	6878      	ldr	r0, [r7, #4]
 80001a2:	f000 f905 	bl	80003b0 <read_y_axis>
		read_z_axis(i2c);
 80001a6:	6878      	ldr	r0, [r7, #4]
 80001a8:	f000 f942 	bl	8000430 <read_z_axis>
	}
}
 80001ac:	bf00      	nop
 80001ae:	3710      	adds	r7, #16
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	20000000 	.word	0x20000000
 80001b8:	200000ac 	.word	0x200000ac

080001bc <ACC_init>:

void ACC_init(I2C_HandleTypeDef *i2c){
 80001bc:	b580      	push	{r7, lr}
 80001be:	b082      	sub	sp, #8
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	6078      	str	r0, [r7, #4]

    ACC_init_addr(ACC_ADDR, i2c);
 80001c4:	6879      	ldr	r1, [r7, #4]
 80001c6:	2030      	movs	r0, #48	; 0x30
 80001c8:	f000 f80e 	bl	80001e8 <ACC_init_addr>
    ACC_setting(ACC_ADDR, i2c);
 80001cc:	6879      	ldr	r1, [r7, #4]
 80001ce:	2030      	movs	r0, #48	; 0x30
 80001d0:	f000 f84a 	bl	8000268 <ACC_setting>

    rs.RS_DataSended = 1;
 80001d4:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <ACC_init+0x28>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	605a      	str	r2, [r3, #4]
}
 80001da:	bf00      	nop
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	200000ac 	.word	0x200000ac

080001e8 <ACC_init_addr>:

void ACC_init_addr (uint8_t address, I2C_HandleTypeDef *i2c){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b086      	sub	sp, #24
 80001ec:	af02      	add	r7, sp, #8
 80001ee:	4603      	mov	r3, r0
 80001f0:	6039      	str	r1, [r7, #0]
 80001f2:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef result;

    for(;;){
	result = HAL_I2C_IsDeviceReady(i2c, address, 1, 150);
 80001f4:	79fb      	ldrb	r3, [r7, #7]
 80001f6:	b299      	uxth	r1, r3
 80001f8:	2396      	movs	r3, #150	; 0x96
 80001fa:	2201      	movs	r2, #1
 80001fc:	6838      	ldr	r0, [r7, #0]
 80001fe:	f003 fa43 	bl	8003688 <HAL_I2C_IsDeviceReady>
 8000202:	4603      	mov	r3, r0
 8000204:	73fb      	strb	r3, [r7, #15]
	    if(result == HAL_OK)
 8000206:	7bfb      	ldrb	r3, [r7, #15]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d000      	beq.n	800020e <ACC_init_addr+0x26>
	result = HAL_I2C_IsDeviceReady(i2c, address, 1, 150);
 800020c:	e7f2      	b.n	80001f4 <ACC_init_addr+0xc>
	    	break;
 800020e:	bf00      	nop
	}

    uint8_t command_arr[1];
    uint8_t receive_arr[1];

    command_arr[0] = 0xF;
 8000210:	230f      	movs	r3, #15
 8000212:	733b      	strb	r3, [r7, #12]
    //WHO_AM_I
    HAL_I2C_Master_Transmit(i2c, address, command_arr, sizeof(command_arr), 10);
 8000214:	79fb      	ldrb	r3, [r7, #7]
 8000216:	b299      	uxth	r1, r3
 8000218:	f107 020c 	add.w	r2, r7, #12
 800021c:	230a      	movs	r3, #10
 800021e:	9300      	str	r3, [sp, #0]
 8000220:	2301      	movs	r3, #1
 8000222:	6838      	ldr	r0, [r7, #0]
 8000224:	f002 fb64 	bl	80028f0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(i2c, address, receive_arr, sizeof(receive_arr), 10);
 8000228:	79fb      	ldrb	r3, [r7, #7]
 800022a:	b299      	uxth	r1, r3
 800022c:	f107 0208 	add.w	r2, r7, #8
 8000230:	230a      	movs	r3, #10
 8000232:	9300      	str	r3, [sp, #0]
 8000234:	2301      	movs	r3, #1
 8000236:	6838      	ldr	r0, [r7, #0]
 8000238:	f002 fc58 	bl	8002aec <HAL_I2C_Master_Receive>

    GPIOC->BSRR |= GPIO_BSRR_BR13;
 800023c:	4b09      	ldr	r3, [pc, #36]	; (8000264 <ACC_init_addr+0x7c>)
 800023e:	691b      	ldr	r3, [r3, #16]
 8000240:	4a08      	ldr	r2, [pc, #32]	; (8000264 <ACC_init_addr+0x7c>)
 8000242:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000246:	6113      	str	r3, [r2, #16]
    HAL_Delay(1000);
 8000248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800024c:	f001 f970 	bl	8001530 <HAL_Delay>
    GPIOC->BSRR |= GPIO_BSRR_BS13;
 8000250:	4b04      	ldr	r3, [pc, #16]	; (8000264 <ACC_init_addr+0x7c>)
 8000252:	691b      	ldr	r3, [r3, #16]
 8000254:	4a03      	ldr	r2, [pc, #12]	; (8000264 <ACC_init_addr+0x7c>)
 8000256:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800025a:	6113      	str	r3, [r2, #16]
}
 800025c:	bf00      	nop
 800025e:	3710      	adds	r7, #16
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40011000 	.word	0x40011000

08000268 <ACC_setting>:

void ACC_setting(uint8_t address, I2C_HandleTypeDef *i2c){
 8000268:	b580      	push	{r7, lr}
 800026a:	b088      	sub	sp, #32
 800026c:	af04      	add	r7, sp, #16
 800026e:	4603      	mov	r3, r0
 8000270:	6039      	str	r1, [r7, #0]
 8000272:	71fb      	strb	r3, [r7, #7]

    uint8_t 			command_arr[3];

    HAL_I2C_Mem_Write(i2c, address, COMMAND_CTRL_REG1, 1, &ACC_set.CTRL_REG1.all, 1, 10);	//Отправка данных структур (настроек) в память.
 8000274:	79fb      	ldrb	r3, [r7, #7]
 8000276:	b299      	uxth	r1, r3
 8000278:	230a      	movs	r3, #10
 800027a:	9302      	str	r3, [sp, #8]
 800027c:	2301      	movs	r3, #1
 800027e:	9301      	str	r3, [sp, #4]
 8000280:	4b28      	ldr	r3, [pc, #160]	; (8000324 <ACC_setting+0xbc>)
 8000282:	9300      	str	r3, [sp, #0]
 8000284:	2301      	movs	r3, #1
 8000286:	2220      	movs	r2, #32
 8000288:	6838      	ldr	r0, [r7, #0]
 800028a:	f002 fe9b 	bl	8002fc4 <HAL_I2C_Mem_Write>
    HAL_I2C_Mem_Write(i2c, address, COMMAND_CTRL_REG2, 1, &ACC_set.CTRL_REG2.all, 1, 10);
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	b299      	uxth	r1, r3
 8000292:	230a      	movs	r3, #10
 8000294:	9302      	str	r3, [sp, #8]
 8000296:	2301      	movs	r3, #1
 8000298:	9301      	str	r3, [sp, #4]
 800029a:	4b23      	ldr	r3, [pc, #140]	; (8000328 <ACC_setting+0xc0>)
 800029c:	9300      	str	r3, [sp, #0]
 800029e:	2301      	movs	r3, #1
 80002a0:	2221      	movs	r2, #33	; 0x21
 80002a2:	6838      	ldr	r0, [r7, #0]
 80002a4:	f002 fe8e 	bl	8002fc4 <HAL_I2C_Mem_Write>
    HAL_I2C_Mem_Write(i2c, address, COMMAND_CTRL_REG4, 1, &ACC_set.CTRL_REG4.all, 1, 10);
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	b299      	uxth	r1, r3
 80002ac:	230a      	movs	r3, #10
 80002ae:	9302      	str	r3, [sp, #8]
 80002b0:	2301      	movs	r3, #1
 80002b2:	9301      	str	r3, [sp, #4]
 80002b4:	4b1d      	ldr	r3, [pc, #116]	; (800032c <ACC_setting+0xc4>)
 80002b6:	9300      	str	r3, [sp, #0]
 80002b8:	2301      	movs	r3, #1
 80002ba:	2223      	movs	r2, #35	; 0x23
 80002bc:	6838      	ldr	r0, [r7, #0]
 80002be:	f002 fe81 	bl	8002fc4 <HAL_I2C_Mem_Write>

    HAL_I2C_Mem_Read(i2c, address, COMMAND_CTRL_REG1, 1, &command_arr[0], 1, 50);			//Для проверки, что данные записались верно
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	b299      	uxth	r1, r3
 80002c6:	2332      	movs	r3, #50	; 0x32
 80002c8:	9302      	str	r3, [sp, #8]
 80002ca:	2301      	movs	r3, #1
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	f107 030c 	add.w	r3, r7, #12
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	2301      	movs	r3, #1
 80002d6:	2220      	movs	r2, #32
 80002d8:	6838      	ldr	r0, [r7, #0]
 80002da:	f002 ff6d 	bl	80031b8 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(i2c, address, COMMAND_CTRL_REG2, 1, &command_arr[1], 1, 50);
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	b299      	uxth	r1, r3
 80002e2:	2332      	movs	r3, #50	; 0x32
 80002e4:	9302      	str	r3, [sp, #8]
 80002e6:	2301      	movs	r3, #1
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	f107 030c 	add.w	r3, r7, #12
 80002ee:	3301      	adds	r3, #1
 80002f0:	9300      	str	r3, [sp, #0]
 80002f2:	2301      	movs	r3, #1
 80002f4:	2221      	movs	r2, #33	; 0x21
 80002f6:	6838      	ldr	r0, [r7, #0]
 80002f8:	f002 ff5e 	bl	80031b8 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(i2c, address, COMMAND_CTRL_REG4, 1, &command_arr[2], 1, 50);
 80002fc:	79fb      	ldrb	r3, [r7, #7]
 80002fe:	b299      	uxth	r1, r3
 8000300:	2332      	movs	r3, #50	; 0x32
 8000302:	9302      	str	r3, [sp, #8]
 8000304:	2301      	movs	r3, #1
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	f107 030c 	add.w	r3, r7, #12
 800030c:	3302      	adds	r3, #2
 800030e:	9300      	str	r3, [sp, #0]
 8000310:	2301      	movs	r3, #1
 8000312:	2223      	movs	r2, #35	; 0x23
 8000314:	6838      	ldr	r0, [r7, #0]
 8000316:	f002 ff4f 	bl	80031b8 <HAL_I2C_Mem_Read>
}
 800031a:	bf00      	nop
 800031c:	3710      	adds	r7, #16
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	20000000 	.word	0x20000000
 8000328:	20000001 	.word	0x20000001
 800032c:	20000002 	.word	0x20000002

08000330 <read_x_axis>:


void read_x_axis(I2C_HandleTypeDef *i2c){
 8000330:	b580      	push	{r7, lr}
 8000332:	b088      	sub	sp, #32
 8000334:	af04      	add	r7, sp, #16
 8000336:	6078      	str	r0, [r7, #4]

    uint8_t data_LO_RX[1], data_HI_RX[1];

    if(ACC_set.STATUS_REG.bit.XOR || ACC_set.STATUS_REG.bit.XDA){
 8000338:	4b1a      	ldr	r3, [pc, #104]	; (80003a4 <read_x_axis+0x74>)
 800033a:	78db      	ldrb	r3, [r3, #3]
 800033c:	f003 0310 	and.w	r3, r3, #16
 8000340:	b2db      	uxtb	r3, r3
 8000342:	2b00      	cmp	r3, #0
 8000344:	d106      	bne.n	8000354 <read_x_axis+0x24>
 8000346:	4b17      	ldr	r3, [pc, #92]	; (80003a4 <read_x_axis+0x74>)
 8000348:	78db      	ldrb	r3, [r3, #3]
 800034a:	f003 0301 	and.w	r3, r3, #1
 800034e:	b2db      	uxtb	r3, r3
 8000350:	2b00      	cmp	r3, #0
 8000352:	d022      	beq.n	800039a <read_x_axis+0x6a>

	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_X_HI, 1, &data_HI_RX[0], 1, 10);		//Считали данные с регистра и записали в структуру
 8000354:	230a      	movs	r3, #10
 8000356:	9302      	str	r3, [sp, #8]
 8000358:	2301      	movs	r3, #1
 800035a:	9301      	str	r3, [sp, #4]
 800035c:	f107 0308 	add.w	r3, r7, #8
 8000360:	9300      	str	r3, [sp, #0]
 8000362:	2301      	movs	r3, #1
 8000364:	2229      	movs	r2, #41	; 0x29
 8000366:	2130      	movs	r1, #48	; 0x30
 8000368:	6878      	ldr	r0, [r7, #4]
 800036a:	f002 ff25 	bl	80031b8 <HAL_I2C_Mem_Read>
	OUT.X.bit.HI = data_HI_RX[0] & 0xff;
 800036e:	7a3a      	ldrb	r2, [r7, #8]
 8000370:	4b0d      	ldr	r3, [pc, #52]	; (80003a8 <read_x_axis+0x78>)
 8000372:	705a      	strb	r2, [r3, #1]


	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_X_LO, 1, &data_LO_RX[0], 1, 10);
 8000374:	230a      	movs	r3, #10
 8000376:	9302      	str	r3, [sp, #8]
 8000378:	2301      	movs	r3, #1
 800037a:	9301      	str	r3, [sp, #4]
 800037c:	f107 030c 	add.w	r3, r7, #12
 8000380:	9300      	str	r3, [sp, #0]
 8000382:	2301      	movs	r3, #1
 8000384:	2228      	movs	r2, #40	; 0x28
 8000386:	2130      	movs	r1, #48	; 0x30
 8000388:	6878      	ldr	r0, [r7, #4]
 800038a:	f002 ff15 	bl	80031b8 <HAL_I2C_Mem_Read>
	OUT.X.bit.LO = data_LO_RX[0] & 0xff;
 800038e:	7b3a      	ldrb	r2, [r7, #12]
 8000390:	4b05      	ldr	r3, [pc, #20]	; (80003a8 <read_x_axis+0x78>)
 8000392:	701a      	strb	r2, [r3, #0]

	rs.RS_X_axis_data = 1;									//Данные готовы к отправке
 8000394:	4b05      	ldr	r3, [pc, #20]	; (80003ac <read_x_axis+0x7c>)
 8000396:	2201      	movs	r2, #1
 8000398:	609a      	str	r2, [r3, #8]
    }
}
 800039a:	bf00      	nop
 800039c:	3710      	adds	r7, #16
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	20000000 	.word	0x20000000
 80003a8:	20000090 	.word	0x20000090
 80003ac:	200000ac 	.word	0x200000ac

080003b0 <read_y_axis>:


void read_y_axis(I2C_HandleTypeDef *i2c){
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b088      	sub	sp, #32
 80003b4:	af04      	add	r7, sp, #16
 80003b6:	6078      	str	r0, [r7, #4]

    uint8_t data_LO_RX[1], data_HI_RX[1];

    if(ACC_set.STATUS_REG.bit.YOR || ACC_set.STATUS_REG.bit.YDA){
 80003b8:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <read_y_axis+0x74>)
 80003ba:	78db      	ldrb	r3, [r3, #3]
 80003bc:	f003 0320 	and.w	r3, r3, #32
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d106      	bne.n	80003d4 <read_y_axis+0x24>
 80003c6:	4b17      	ldr	r3, [pc, #92]	; (8000424 <read_y_axis+0x74>)
 80003c8:	78db      	ldrb	r3, [r3, #3]
 80003ca:	f003 0302 	and.w	r3, r3, #2
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d022      	beq.n	800041a <read_y_axis+0x6a>

	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_Y_HI, 1, &data_HI_RX[0], 1, 10);
 80003d4:	230a      	movs	r3, #10
 80003d6:	9302      	str	r3, [sp, #8]
 80003d8:	2301      	movs	r3, #1
 80003da:	9301      	str	r3, [sp, #4]
 80003dc:	f107 0308 	add.w	r3, r7, #8
 80003e0:	9300      	str	r3, [sp, #0]
 80003e2:	2301      	movs	r3, #1
 80003e4:	222b      	movs	r2, #43	; 0x2b
 80003e6:	2130      	movs	r1, #48	; 0x30
 80003e8:	6878      	ldr	r0, [r7, #4]
 80003ea:	f002 fee5 	bl	80031b8 <HAL_I2C_Mem_Read>
	OUT.Y.bit.HI = data_HI_RX[0] & 0xff;
 80003ee:	7a3a      	ldrb	r2, [r7, #8]
 80003f0:	4b0d      	ldr	r3, [pc, #52]	; (8000428 <read_y_axis+0x78>)
 80003f2:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_Y_LO, 1, &data_LO_RX[0], 1, 10);
 80003f4:	230a      	movs	r3, #10
 80003f6:	9302      	str	r3, [sp, #8]
 80003f8:	2301      	movs	r3, #1
 80003fa:	9301      	str	r3, [sp, #4]
 80003fc:	f107 030c 	add.w	r3, r7, #12
 8000400:	9300      	str	r3, [sp, #0]
 8000402:	2301      	movs	r3, #1
 8000404:	222a      	movs	r2, #42	; 0x2a
 8000406:	2130      	movs	r1, #48	; 0x30
 8000408:	6878      	ldr	r0, [r7, #4]
 800040a:	f002 fed5 	bl	80031b8 <HAL_I2C_Mem_Read>
	OUT.Y.bit.LO = data_LO_RX[0] & 0xff;
 800040e:	7b3a      	ldrb	r2, [r7, #12]
 8000410:	4b05      	ldr	r3, [pc, #20]	; (8000428 <read_y_axis+0x78>)
 8000412:	709a      	strb	r2, [r3, #2]

	rs.RS_Y_axis_data = 1;
 8000414:	4b05      	ldr	r3, [pc, #20]	; (800042c <read_y_axis+0x7c>)
 8000416:	2201      	movs	r2, #1
 8000418:	60da      	str	r2, [r3, #12]
    }

}
 800041a:	bf00      	nop
 800041c:	3710      	adds	r7, #16
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	20000000 	.word	0x20000000
 8000428:	20000090 	.word	0x20000090
 800042c:	200000ac 	.word	0x200000ac

08000430 <read_z_axis>:


void read_z_axis(I2C_HandleTypeDef *i2c){
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af04      	add	r7, sp, #16
 8000436:	6078      	str	r0, [r7, #4]

    uint8_t data_LO_RX[1], data_HI_RX[1];
    if(ACC_set.STATUS_REG.bit.ZOR || ACC_set.STATUS_REG.bit.ZDA){
 8000438:	4b1a      	ldr	r3, [pc, #104]	; (80004a4 <read_z_axis+0x74>)
 800043a:	78db      	ldrb	r3, [r3, #3]
 800043c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000440:	b2db      	uxtb	r3, r3
 8000442:	2b00      	cmp	r3, #0
 8000444:	d106      	bne.n	8000454 <read_z_axis+0x24>
 8000446:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <read_z_axis+0x74>)
 8000448:	78db      	ldrb	r3, [r3, #3]
 800044a:	f003 0304 	and.w	r3, r3, #4
 800044e:	b2db      	uxtb	r3, r3
 8000450:	2b00      	cmp	r3, #0
 8000452:	d022      	beq.n	800049a <read_z_axis+0x6a>

	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_Z_HI, 1, &data_HI_RX[0], 1, 10);
 8000454:	230a      	movs	r3, #10
 8000456:	9302      	str	r3, [sp, #8]
 8000458:	2301      	movs	r3, #1
 800045a:	9301      	str	r3, [sp, #4]
 800045c:	f107 0308 	add.w	r3, r7, #8
 8000460:	9300      	str	r3, [sp, #0]
 8000462:	2301      	movs	r3, #1
 8000464:	222d      	movs	r2, #45	; 0x2d
 8000466:	2130      	movs	r1, #48	; 0x30
 8000468:	6878      	ldr	r0, [r7, #4]
 800046a:	f002 fea5 	bl	80031b8 <HAL_I2C_Mem_Read>
	OUT.Z.bit.HI = data_HI_RX[0] & 0xff;
 800046e:	7a3a      	ldrb	r2, [r7, #8]
 8000470:	4b0d      	ldr	r3, [pc, #52]	; (80004a8 <read_z_axis+0x78>)
 8000472:	715a      	strb	r2, [r3, #5]

	HAL_I2C_Mem_Read(i2c, ACC_ADDR, COMMAND_Z_LO, 1, &data_LO_RX[0], 1, 10);
 8000474:	230a      	movs	r3, #10
 8000476:	9302      	str	r3, [sp, #8]
 8000478:	2301      	movs	r3, #1
 800047a:	9301      	str	r3, [sp, #4]
 800047c:	f107 030c 	add.w	r3, r7, #12
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	222c      	movs	r2, #44	; 0x2c
 8000486:	2130      	movs	r1, #48	; 0x30
 8000488:	6878      	ldr	r0, [r7, #4]
 800048a:	f002 fe95 	bl	80031b8 <HAL_I2C_Mem_Read>
	OUT.Z.bit.LO = data_LO_RX[0] & 0xff;
 800048e:	7b3a      	ldrb	r2, [r7, #12]
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <read_z_axis+0x78>)
 8000492:	711a      	strb	r2, [r3, #4]

	rs.RS_Z_axis_data = 1;
 8000494:	4b05      	ldr	r3, [pc, #20]	; (80004ac <read_z_axis+0x7c>)
 8000496:	2201      	movs	r2, #1
 8000498:	611a      	str	r2, [r3, #16]
    }

//    if(rs.RS_Z_axis_data && rs.RS_X_axis_data && rs.RS_Y_axis_data){
//    	rs.RS_DataReady = 1;
//    }
}
 800049a:	bf00      	nop
 800049c:	3710      	adds	r7, #16
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	20000000 	.word	0x20000000
 80004a8:	20000090 	.word	0x20000090
 80004ac:	200000ac 	.word	0x200000ac

080004b0 <MCP2515_SetNormalMode>:

/* MCP2515 를 Normal모드로 전환 */


bool MCP2515_SetNormalMode(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
  /* CANCTRL Register Normal 모드 설정 */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 80004b6:	2100      	movs	r1, #0
 80004b8:	200f      	movs	r0, #15
 80004ba:	f000 f851 	bl	8000560 <MCP2515_WriteByte>

  uint8_t loop = 10;
 80004be:	230a      	movs	r3, #10
 80004c0:	71fb      	strb	r3, [r7, #7]

  do {
    /* 모드전환 확인 */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 80004c2:	200e      	movs	r0, #14
 80004c4:	f000 f828 	bl	8000518 <MCP2515_ReadByte>
 80004c8:	4603      	mov	r3, r0
 80004ca:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d101      	bne.n	80004d6 <MCP2515_SetNormalMode+0x26>
      return true;
 80004d2:	2301      	movs	r3, #1
 80004d4:	e006      	b.n	80004e4 <MCP2515_SetNormalMode+0x34>

    loop--;
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	3b01      	subs	r3, #1
 80004da:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d1ef      	bne.n	80004c2 <MCP2515_SetNormalMode+0x12>

  return false;
 80004e2:	2300      	movs	r3, #0
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	3708      	adds	r7, #8
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}

080004ec <MCP2515_Reset>:
  return false;
}

/* MCP2515 SPI-Reset */
void MCP2515_Reset(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  MCP2515_CS_LOW();
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004f6:	4807      	ldr	r0, [pc, #28]	; (8000514 <MCP2515_Reset+0x28>)
 80004f8:	f002 f884 	bl	8002604 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_RESET);
 80004fc:	20c0      	movs	r0, #192	; 0xc0
 80004fe:	f000 f8bb 	bl	8000678 <SPI_Tx>

  MCP2515_CS_HIGH();
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000508:	4802      	ldr	r0, [pc, #8]	; (8000514 <MCP2515_Reset+0x28>)
 800050a:	f002 f87b 	bl	8002604 <HAL_GPIO_WritePin>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40010800 	.word	0x40010800

08000518 <MCP2515_ReadByte>:

/* 1바이트 읽기 */
uint8_t MCP2515_ReadByte (uint8_t address)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	71fb      	strb	r3, [r7, #7]
  uint8_t retVal;

  MCP2515_CS_LOW();
 8000522:	2200      	movs	r2, #0
 8000524:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000528:	480c      	ldr	r0, [pc, #48]	; (800055c <MCP2515_ReadByte+0x44>)
 800052a:	f002 f86b 	bl	8002604 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_READ);
 800052e:	2003      	movs	r0, #3
 8000530:	f000 f8a2 	bl	8000678 <SPI_Tx>
  SPI_Tx(address);
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	4618      	mov	r0, r3
 8000538:	f000 f89e 	bl	8000678 <SPI_Tx>
  retVal = SPI_Rx();
 800053c:	f000 f8c2 	bl	80006c4 <SPI_Rx>
 8000540:	4603      	mov	r3, r0
 8000542:	73fb      	strb	r3, [r7, #15]

  MCP2515_CS_HIGH();
 8000544:	2201      	movs	r2, #1
 8000546:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800054a:	4804      	ldr	r0, [pc, #16]	; (800055c <MCP2515_ReadByte+0x44>)
 800054c:	f002 f85a 	bl	8002604 <HAL_GPIO_WritePin>

  return retVal;
 8000550:	7bfb      	ldrb	r3, [r7, #15]
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40010800 	.word	0x40010800

08000560 <MCP2515_WriteByte>:
  MCP2515_CS_HIGH();
}

/* 1바이트 쓰기 */
void MCP2515_WriteByte(uint8_t address, uint8_t data)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	460a      	mov	r2, r1
 800056a:	71fb      	strb	r3, [r7, #7]
 800056c:	4613      	mov	r3, r2
 800056e:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000576:	480c      	ldr	r0, [pc, #48]	; (80005a8 <MCP2515_WriteByte+0x48>)
 8000578:	f002 f844 	bl	8002604 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 800057c:	2002      	movs	r0, #2
 800057e:	f000 f87b 	bl	8000678 <SPI_Tx>
  SPI_Tx(address);
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	4618      	mov	r0, r3
 8000586:	f000 f877 	bl	8000678 <SPI_Tx>
  SPI_Tx(data);
 800058a:	79bb      	ldrb	r3, [r7, #6]
 800058c:	4618      	mov	r0, r3
 800058e:	f000 f873 	bl	8000678 <SPI_Tx>
  MCP2515_CS_HIGH();
 8000592:	2201      	movs	r2, #1
 8000594:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000598:	4803      	ldr	r0, [pc, #12]	; (80005a8 <MCP2515_WriteByte+0x48>)
 800059a:	f002 f833 	bl	8002604 <HAL_GPIO_WritePin>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40010800 	.word	0x40010800

080005ac <MCP2515_WriteByteSequence>:

/* Sequential Bytes 쓰기 */
void MCP2515_WriteByteSequence(uint8_t startAddress, uint8_t endAddress, uint8_t *data)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	603a      	str	r2, [r7, #0]
 80005b6:	71fb      	strb	r3, [r7, #7]
 80005b8:	460b      	mov	r3, r1
 80005ba:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 80005bc:	2200      	movs	r2, #0
 80005be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005c2:	480f      	ldr	r0, [pc, #60]	; (8000600 <MCP2515_WriteByteSequence+0x54>)
 80005c4:	f002 f81e 	bl	8002604 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 80005c8:	2002      	movs	r0, #2
 80005ca:	f000 f855 	bl	8000678 <SPI_Tx>
  SPI_Tx(startAddress);
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	4618      	mov	r0, r3
 80005d2:	f000 f851 	bl	8000678 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 80005d6:	79ba      	ldrb	r2, [r7, #6]
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	3301      	adds	r3, #1
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	4619      	mov	r1, r3
 80005e4:	6838      	ldr	r0, [r7, #0]
 80005e6:	f000 f859 	bl	800069c <SPI_TxBuffer>

  MCP2515_CS_HIGH();
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <MCP2515_WriteByteSequence+0x54>)
 80005f2:	f002 f807 	bl	8002604 <HAL_GPIO_WritePin>
}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40010800 	.word	0x40010800

08000604 <MCP2515_RequestToSend>:
  MCP2515_CS_HIGH();
}

/* RTS 명령을 통해서 TxBuffer 전송 */
void MCP2515_RequestToSend(uint8_t instruction)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
  MCP2515_CS_LOW();
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000614:	4808      	ldr	r0, [pc, #32]	; (8000638 <MCP2515_RequestToSend+0x34>)
 8000616:	f001 fff5 	bl	8002604 <HAL_GPIO_WritePin>

  SPI_Tx(instruction);
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	4618      	mov	r0, r3
 800061e:	f000 f82b 	bl	8000678 <SPI_Tx>

  MCP2515_CS_HIGH();
 8000622:	2201      	movs	r2, #1
 8000624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000628:	4803      	ldr	r0, [pc, #12]	; (8000638 <MCP2515_RequestToSend+0x34>)
 800062a:	f001 ffeb 	bl	8002604 <HAL_GPIO_WritePin>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40010800 	.word	0x40010800

0800063c <MCP2515_ReadStatus>:

/* MCP2515 Status 확인 */
uint8_t MCP2515_ReadStatus(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
  uint8_t retVal;

  MCP2515_CS_LOW();
 8000642:	2200      	movs	r2, #0
 8000644:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000648:	480a      	ldr	r0, [pc, #40]	; (8000674 <MCP2515_ReadStatus+0x38>)
 800064a:	f001 ffdb 	bl	8002604 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_READ_STATUS);
 800064e:	20a0      	movs	r0, #160	; 0xa0
 8000650:	f000 f812 	bl	8000678 <SPI_Tx>
  retVal = SPI_Rx();
 8000654:	f000 f836 	bl	80006c4 <SPI_Rx>
 8000658:	4603      	mov	r3, r0
 800065a:	71fb      	strb	r3, [r7, #7]

  MCP2515_CS_HIGH();
 800065c:	2201      	movs	r2, #1
 800065e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000662:	4804      	ldr	r0, [pc, #16]	; (8000674 <MCP2515_ReadStatus+0x38>)
 8000664:	f001 ffce 	bl	8002604 <HAL_GPIO_WritePin>

  return retVal;
 8000668:	79fb      	ldrb	r3, [r7, #7]
}
 800066a:	4618      	mov	r0, r3
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40010800 	.word	0x40010800

08000678 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* SPI Tx Wrapper 함수 */
static void SPI_Tx(uint8_t data)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);
 8000682:	1df9      	adds	r1, r7, #7
 8000684:	2364      	movs	r3, #100	; 0x64
 8000686:	2201      	movs	r2, #1
 8000688:	4803      	ldr	r0, [pc, #12]	; (8000698 <SPI_Tx+0x20>)
 800068a:	f004 fac3 	bl	8004c14 <HAL_SPI_Transmit>
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000180 	.word	0x20000180

0800069c <SPI_TxBuffer>:

/* SPI Tx Wrapper 함수 */
static void SPI_TxBuffer(uint8_t *buffer, uint8_t length)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);
 80006a8:	78fb      	ldrb	r3, [r7, #3]
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	2364      	movs	r3, #100	; 0x64
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	4803      	ldr	r0, [pc, #12]	; (80006c0 <SPI_TxBuffer+0x24>)
 80006b2:	f004 faaf 	bl	8004c14 <HAL_SPI_Transmit>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000180 	.word	0x20000180

080006c4 <SPI_Rx>:

/* SPI Rx Wrapper 함수 */
static uint8_t SPI_Rx(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 80006ca:	1df9      	adds	r1, r7, #7
 80006cc:	2364      	movs	r3, #100	; 0x64
 80006ce:	2201      	movs	r2, #1
 80006d0:	4803      	ldr	r0, [pc, #12]	; (80006e0 <SPI_Rx+0x1c>)
 80006d2:	f004 fbe2 	bl	8004e9a <HAL_SPI_Receive>
  return retVal;
 80006d6:	79fb      	ldrb	r3, [r7, #7]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20000180 	.word	0x20000180

080006e4 <en_peripheria>:
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length)
{
  HAL_SPI_Receive(SPI_CAN, buffer, length, SPI_TIMEOUT);
}

void en_peripheria(CAN_HandleTypeDef *hcan){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]

	if(HAL_CAN_Start(hcan) != HAL_OK){
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f001 f907 	bl	8001900 <HAL_CAN_Start>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <en_peripheria+0x18>
	  Error_Handler();
 80006f8:	f000 fc80 	bl	8000ffc <Error_Handler>
	}

	if(HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 80006fc:	2102      	movs	r1, #2
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f001 fa63 	bl	8001bca <HAL_CAN_ActivateNotification>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <en_peripheria+0x2a>
	  Error_Handler();
 800070a:	f000 fc77 	bl	8000ffc <Error_Handler>
	}

	if(HAL_CAN_ActivateNotification(hcan, CAN_IT_ERROR) != HAL_OK){
 800070e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f001 fa59 	bl	8001bca <HAL_CAN_ActivateNotification>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <en_peripheria+0x3e>
	  Error_Handler();
 800071e:	f000 fc6d 	bl	8000ffc <Error_Handler>
	}
	/*Setting normal mode*/
	  while(MCP2515_SetNormalMode() != true);
 8000722:	bf00      	nop
 8000724:	f7ff fec4 	bl	80004b0 <MCP2515_SetNormalMode>
 8000728:	4603      	mov	r3, r0
 800072a:	f083 0301 	eor.w	r3, r3, #1
 800072e:	b2db      	uxtb	r3, r3
 8000730:	2b00      	cmp	r3, #0
 8000732:	d1f7      	bne.n	8000724 <en_peripheria+0x40>
}
 8000734:	bf00      	nop
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <setting_CNFx>:
void setting_CNFx(){
 800073e:	b580      	push	{r7, lr}
 8000740:	b088      	sub	sp, #32
 8000742:	af00      	add	r7, sp, #0
 * Tbit = SyncSeg + PropSeg + PhSeg1+ PhSeg2 = 16(18)
 * Tbit = 1tq + (7tq + 7tq) + 2tq = 17 => 88.235%
 * BRP = 1
 * SJW = 00 => 1*Tq */

    MCP2515_WriteByte(MCP2515_CNF1, 0x1);		//Настройка тактирования
 8000744:	2101      	movs	r1, #1
 8000746:	202a      	movs	r0, #42	; 0x2a
 8000748:	f7ff ff0a 	bl	8000560 <MCP2515_WriteByte>
    MCP2515_WriteByte(MCP2515_CNF2, 0xB1);		//FF
 800074c:	21b1      	movs	r1, #177	; 0xb1
 800074e:	2029      	movs	r0, #41	; 0x29
 8000750:	f7ff ff06 	bl	8000560 <MCP2515_WriteByte>
    MCP2515_WriteByte(MCP2515_CNF3, 0x85);		//82
 8000754:	2185      	movs	r1, #133	; 0x85
 8000756:	2028      	movs	r0, #40	; 0x28
 8000758:	f7ff ff02 	bl	8000560 <MCP2515_WriteByte>

    MCP2515_WriteByte(MCP2515_TXB0CTRL, 0x0);		//Настройка состояния, приоритетности поступаемых сообщений в буфер
 800075c:	2100      	movs	r1, #0
 800075e:	2030      	movs	r0, #48	; 0x30
 8000760:	f7ff fefe 	bl	8000560 <MCP2515_WriteByte>
    MCP2515_WriteByte(MCP2515_TXB1CTRL, 0x0);
 8000764:	2100      	movs	r1, #0
 8000766:	2040      	movs	r0, #64	; 0x40
 8000768:	f7ff fefa 	bl	8000560 <MCP2515_WriteByte>
    MCP2515_WriteByte(MCP2515_TXB2CTRL, 0x0);
 800076c:	2100      	movs	r1, #0
 800076e:	2050      	movs	r0, #80	; 0x50
 8000770:	f7ff fef6 	bl	8000560 <MCP2515_WriteByte>

    MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x0);
 8000774:	2100      	movs	r1, #0
 8000776:	2060      	movs	r0, #96	; 0x60
 8000778:	f7ff fef2 	bl	8000560 <MCP2515_WriteByte>
    MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x0);
 800077c:	2100      	movs	r1, #0
 800077e:	2070      	movs	r0, #112	; 0x70
 8000780:	f7ff feee 	bl	8000560 <MCP2515_WriteByte>

    MCP2515_WriteByte(MCP2515_CANINTE, 0x0);
 8000784:	2100      	movs	r1, #0
 8000786:	202b      	movs	r0, #43	; 0x2b
 8000788:	f7ff feea 	bl	8000560 <MCP2515_WriteByte>
    MCP2515_WriteByte(MCP2515_CANINTF, 0x0);
 800078c:	2100      	movs	r1, #0
 800078e:	202c      	movs	r0, #44	; 0x2c
 8000790:	f7ff fee6 	bl	8000560 <MCP2515_WriteByte>
    RXF5 RXF5reg;
    RXM0 RXM0reg;
    RXM1 RXM1reg;

    /* Intialize Rx Mask values */
    RXM0reg.RXM0SIDH = 0x0;
 8000794:	2300      	movs	r3, #0
 8000796:	713b      	strb	r3, [r7, #4]
    RXM0reg.RXM0SIDL = 0x0;
 8000798:	2300      	movs	r3, #0
 800079a:	717b      	strb	r3, [r7, #5]
    RXM0reg.RXM0EID8 = 0x0;
 800079c:	2300      	movs	r3, #0
 800079e:	71bb      	strb	r3, [r7, #6]
    RXM0reg.RXM0EID0 = 0x0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	71fb      	strb	r3, [r7, #7]

    RXM1reg.RXM1SIDH = 0x0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	703b      	strb	r3, [r7, #0]
    RXM1reg.RXM1SIDL = 0x0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	707b      	strb	r3, [r7, #1]
    RXM1reg.RXM1EID8 = 0x0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	70bb      	strb	r3, [r7, #2]
    RXM1reg.RXM1EID0 = 0x0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	70fb      	strb	r3, [r7, #3]

    /* Intialize Rx Filter values */
    RXF0reg.RXF0SIDH = 0x0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	773b      	strb	r3, [r7, #28]
    RXF0reg.RXF0SIDL = 0x0;      //Starndard Filter
 80007b8:	2300      	movs	r3, #0
 80007ba:	777b      	strb	r3, [r7, #29]
    RXF0reg.RXF0EID8 = 0x0;
 80007bc:	2300      	movs	r3, #0
 80007be:	77bb      	strb	r3, [r7, #30]
    RXF0reg.RXF0EID0 = 0x0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	77fb      	strb	r3, [r7, #31]

    RXF1reg.RXF1SIDH = 0x0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	763b      	strb	r3, [r7, #24]
    RXF1reg.RXF1SIDL = 0x0;      //Exntended Filter
 80007c8:	2300      	movs	r3, #0
 80007ca:	767b      	strb	r3, [r7, #25]
    RXF1reg.RXF1EID8 = 0x0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	76bb      	strb	r3, [r7, #26]
    RXF1reg.RXF1EID0 = 0x0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	76fb      	strb	r3, [r7, #27]

    RXF2reg.RXF2SIDH = 0x0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	753b      	strb	r3, [r7, #20]
    RXF2reg.RXF2SIDL = 0x0;
 80007d8:	2300      	movs	r3, #0
 80007da:	757b      	strb	r3, [r7, #21]
    RXF2reg.RXF2EID8 = 0x0;
 80007dc:	2300      	movs	r3, #0
 80007de:	75bb      	strb	r3, [r7, #22]
    RXF2reg.RXF2EID0 = 0x0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	75fb      	strb	r3, [r7, #23]

    RXF3reg.RXF3SIDH = 0x0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	743b      	strb	r3, [r7, #16]
    RXF3reg.RXF3SIDL = 0x0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	747b      	strb	r3, [r7, #17]
    RXF3reg.RXF3EID8 = 0x0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	74bb      	strb	r3, [r7, #18]
    RXF3reg.RXF3EID0 = 0x0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	74fb      	strb	r3, [r7, #19]

    RXF4reg.RXF4SIDH = 0x0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	733b      	strb	r3, [r7, #12]
    RXF4reg.RXF4SIDL = 0x0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	737b      	strb	r3, [r7, #13]
    RXF4reg.RXF4EID8 = 0x0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	73bb      	strb	r3, [r7, #14]
    RXF4reg.RXF4EID0 = 0x0;
 8000800:	2300      	movs	r3, #0
 8000802:	73fb      	strb	r3, [r7, #15]

    RXF5reg.RXF5SIDH = 0x0;
 8000804:	2300      	movs	r3, #0
 8000806:	723b      	strb	r3, [r7, #8]
    RXF5reg.RXF5SIDL = 0x0;		//08
 8000808:	2300      	movs	r3, #0
 800080a:	727b      	strb	r3, [r7, #9]
    RXF5reg.RXF5EID8 = 0x0;
 800080c:	2300      	movs	r3, #0
 800080e:	72bb      	strb	r3, [r7, #10]
    RXF5reg.RXF5EID0 = 0x0;
 8000810:	2300      	movs	r3, #0
 8000812:	72fb      	strb	r3, [r7, #11]

    MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	461a      	mov	r2, r3
 8000818:	2123      	movs	r1, #35	; 0x23
 800081a:	2020      	movs	r0, #32
 800081c:	f7ff fec6 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 8000820:	463b      	mov	r3, r7
 8000822:	461a      	mov	r2, r3
 8000824:	2127      	movs	r1, #39	; 0x27
 8000826:	2024      	movs	r0, #36	; 0x24
 8000828:	f7ff fec0 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 800082c:	f107 031c 	add.w	r3, r7, #28
 8000830:	461a      	mov	r2, r3
 8000832:	2103      	movs	r1, #3
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff feb9 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 800083a:	f107 0318 	add.w	r3, r7, #24
 800083e:	461a      	mov	r2, r3
 8000840:	2107      	movs	r1, #7
 8000842:	2004      	movs	r0, #4
 8000844:	f7ff feb2 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	461a      	mov	r2, r3
 800084e:	210b      	movs	r1, #11
 8000850:	2008      	movs	r0, #8
 8000852:	f7ff feab 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	461a      	mov	r2, r3
 800085c:	2113      	movs	r1, #19
 800085e:	2010      	movs	r0, #16
 8000860:	f7ff fea4 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	461a      	mov	r2, r3
 800086a:	2117      	movs	r1, #23
 800086c:	2014      	movs	r0, #20
 800086e:	f7ff fe9d 	bl	80005ac <MCP2515_WriteByteSequence>
    MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 8000872:	f107 0308 	add.w	r3, r7, #8
 8000876:	461a      	mov	r2, r3
 8000878:	211b      	movs	r1, #27
 800087a:	2018      	movs	r0, #24
 800087c:	f7ff fe96 	bl	80005ac <MCP2515_WriteByteSequence>
}
 8000880:	bf00      	nop
 8000882:	3720      	adds	r7, #32
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}

08000888 <MCP_settings>:

void MCP_settings(){
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0

    HAL_SPI_StateTypeDef	result;

    result = HAL_SPI_GetState(&hspi1);
 800088e:	4809      	ldr	r0, [pc, #36]	; (80008b4 <MCP_settings+0x2c>)
 8000890:	f004 fdcb 	bl	800542a <HAL_SPI_GetState>
 8000894:	4603      	mov	r3, r0
 8000896:	71fb      	strb	r3, [r7, #7]
     if(result == HAL_SPI_STATE_READY)
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b01      	cmp	r3, #1
 800089c:	d101      	bne.n	80008a2 <MCP_settings+0x1a>
    	 MCP2515_Reset();
 800089e:	f7ff fe25 	bl	80004ec <MCP2515_Reset>
     HAL_Delay(3);
 80008a2:	2003      	movs	r0, #3
 80008a4:	f000 fe44 	bl	8001530 <HAL_Delay>

    setting_CNFx();
 80008a8:	f7ff ff49 	bl	800073e <setting_CNFx>
}
 80008ac:	bf00      	nop
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000180 	.word	0x20000180

080008b8 <SPI_Send>:


void SPI_Send(CAN_TxHeaderTypeDef *TxBuff){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
    uint8_t	res;

    ctrl_status.ctrl_status = MCP2515_ReadStatus();
 80008c0:	f7ff febc 	bl	800063c <MCP2515_ReadStatus>
 80008c4:	4603      	mov	r3, r0
 80008c6:	461a      	mov	r2, r3
 80008c8:	4b29      	ldr	r3, [pc, #164]	; (8000970 <SPI_Send+0xb8>)
 80008ca:	701a      	strb	r2, [r3, #0]

    if(ctrl_status.TXB0REQ != 1){
 80008cc:	4b28      	ldr	r3, [pc, #160]	; (8000970 <SPI_Send+0xb8>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	f003 0304 	and.w	r3, r3, #4
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d146      	bne.n	8000968 <SPI_Send+0xb0>

		res = HAL_SPI_GetState(&hspi1);
 80008da:	4826      	ldr	r0, [pc, #152]	; (8000974 <SPI_Send+0xbc>)
 80008dc:	f004 fda5 	bl	800542a <HAL_SPI_GetState>
 80008e0:	4603      	mov	r3, r0
 80008e2:	73fb      	strb	r3, [r7, #15]
		if(res == HAL_SPI_STATE_READY){
 80008e4:	7bfb      	ldrb	r3, [r7, #15]
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d13e      	bne.n	8000968 <SPI_Send+0xb0>

			uint8_t	axis_x_data[6];

			axis_x_data[0] = OUT.X.bit.LO;
 80008ea:	4b23      	ldr	r3, [pc, #140]	; (8000978 <SPI_Send+0xc0>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	723b      	strb	r3, [r7, #8]
			axis_x_data[1] = OUT.X.bit.HI;
 80008f0:	4b21      	ldr	r3, [pc, #132]	; (8000978 <SPI_Send+0xc0>)
 80008f2:	785b      	ldrb	r3, [r3, #1]
 80008f4:	727b      	strb	r3, [r7, #9]
			axis_x_data[2] = OUT.Y.bit.LO;
 80008f6:	4b20      	ldr	r3, [pc, #128]	; (8000978 <SPI_Send+0xc0>)
 80008f8:	789b      	ldrb	r3, [r3, #2]
 80008fa:	72bb      	strb	r3, [r7, #10]
			axis_x_data[3] = OUT.Y.bit.HI;
 80008fc:	4b1e      	ldr	r3, [pc, #120]	; (8000978 <SPI_Send+0xc0>)
 80008fe:	78db      	ldrb	r3, [r3, #3]
 8000900:	72fb      	strb	r3, [r7, #11]
			axis_x_data[4] = OUT.Z.bit.LO;
 8000902:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <SPI_Send+0xc0>)
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	733b      	strb	r3, [r7, #12]
			axis_x_data[5] = OUT.Z.bit.HI;
 8000908:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <SPI_Send+0xc0>)
 800090a:	795b      	ldrb	r3, [r3, #5]
 800090c:	737b      	strb	r3, [r7, #13]


			MCP2515_CS_LOW();
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000914:	4819      	ldr	r0, [pc, #100]	; (800097c <SPI_Send+0xc4>)
 8000916:	f001 fe75 	bl	8002604 <HAL_GPIO_WritePin>
			SPI_Tx(MCP2515_LOAD_TXB0SIDH);
 800091a:	2040      	movs	r0, #64	; 0x40
 800091c:	f7ff feac 	bl	8000678 <SPI_Tx>
		    SPI_TxBuffer( (uint8_t*)(TxBuff->StdId), 4);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2104      	movs	r1, #4
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff feb8 	bl	800069c <SPI_TxBuffer>
			SPI_Tx((uint8_t)TxBuff->DLC);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	691b      	ldr	r3, [r3, #16]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fea0 	bl	8000678 <SPI_Tx>
			SPI_TxBuffer(axis_x_data, (uint8_t)TxBuff->DLC);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	691b      	ldr	r3, [r3, #16]
 800093c:	b2da      	uxtb	r2, r3
 800093e:	f107 0308 	add.w	r3, r7, #8
 8000942:	4611      	mov	r1, r2
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff fea9 	bl	800069c <SPI_TxBuffer>
			SPI_TxBuffer(axis_x_data, 2);
 800094a:	f107 0308 	add.w	r3, r7, #8
 800094e:	2102      	movs	r1, #2
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fea3 	bl	800069c <SPI_TxBuffer>
			MCP2515_CS_HIGH();
 8000956:	2201      	movs	r2, #1
 8000958:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800095c:	4807      	ldr	r0, [pc, #28]	; (800097c <SPI_Send+0xc4>)
 800095e:	f001 fe51 	bl	8002604 <HAL_GPIO_WritePin>

			MCP2515_RequestToSend(MCP2515_RTS_TX0);
 8000962:	2081      	movs	r0, #129	; 0x81
 8000964:	f7ff fe4e 	bl	8000604 <MCP2515_RequestToSend>
//			MCP2515_CS_HIGH();
//
//			MCP2515_RequestToSend(MCP2515_RTS_TX2);
//		}
//    }
}
 8000968:	bf00      	nop
 800096a:	3710      	adds	r7, #16
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000098 	.word	0x20000098
 8000974:	20000180 	.word	0x20000180
 8000978:	20000090 	.word	0x20000090
 800097c:	40010800 	.word	0x40010800

08000980 <check_errors>:

void check_errors(CAN_HandleTypeDef *hcan){
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	static uint8_t buss_err = 0x0,
			TX_err_pass = 0x0,
			RX_err_pass = 0x0;
	HAL_CAN_StateTypeDef	res;

	CTRL.REG_ERRORS.error_flag_reg = MCP2515_ReadByte(MCP2515_EFLG);
 8000988:	202d      	movs	r0, #45	; 0x2d
 800098a:	f7ff fdc5 	bl	8000518 <MCP2515_ReadByte>
 800098e:	4603      	mov	r3, r0
 8000990:	461a      	mov	r2, r3
 8000992:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <check_errors+0x78>)
 8000994:	721a      	strb	r2, [r3, #8]

	buss_err = CANSPI_isBussOff();
 8000996:	f000 f837 	bl	8000a08 <CANSPI_isBussOff>
 800099a:	4603      	mov	r3, r0
 800099c:	461a      	mov	r2, r3
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <check_errors+0x7c>)
 80009a0:	701a      	strb	r2, [r3, #0]
	TX_err_pass = CANSPI_isTxErrorPassive();
 80009a2:	f000 f84d 	bl	8000a40 <CANSPI_isTxErrorPassive>
 80009a6:	4603      	mov	r3, r0
 80009a8:	461a      	mov	r2, r3
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <check_errors+0x80>)
 80009ac:	701a      	strb	r2, [r3, #0]
	RX_err_pass = CANSPI_isRxErrorPassive();
 80009ae:	f000 f863 	bl	8000a78 <CANSPI_isRxErrorPassive>
 80009b2:	4603      	mov	r3, r0
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <check_errors+0x84>)
 80009b8:	701a      	strb	r2, [r3, #0]
	res = HAL_CAN_GetState(hcan);
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f001 fb4d 	bl	800205a <HAL_CAN_GetState>
 80009c0:	4603      	mov	r3, r0
 80009c2:	73fb      	strb	r3, [r7, #15]

	if(TX_err_pass){
 80009c4:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <check_errors+0x80>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d006      	beq.n	80009da <check_errors+0x5a>
		CTRL.CNT_ERRORS.bit.TX_err = MCP2515_ReadByte(MCP2515_TEC);
 80009cc:	201c      	movs	r0, #28
 80009ce:	f7ff fda3 	bl	8000518 <MCP2515_ReadByte>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <check_errors+0x78>)
 80009d8:	70da      	strb	r2, [r3, #3]
	}
	if(RX_err_pass){
 80009da:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <check_errors+0x84>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d006      	beq.n	80009f0 <check_errors+0x70>
		CTRL.CNT_ERRORS.bit.TX_err = MCP2515_ReadByte(MCP2515_REC);
 80009e2:	201d      	movs	r0, #29
 80009e4:	f7ff fd98 	bl	8000518 <MCP2515_ReadByte>
 80009e8:	4603      	mov	r3, r0
 80009ea:	461a      	mov	r2, r3
 80009ec:	4b02      	ldr	r3, [pc, #8]	; (80009f8 <check_errors+0x78>)
 80009ee:	70da      	strb	r2, [r3, #3]
	}
}
 80009f0:	bf00      	nop
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000009c 	.word	0x2000009c
 80009fc:	200000a8 	.word	0x200000a8
 8000a00:	200000a9 	.word	0x200000a9
 8000a04:	200000aa 	.word	0x200000aa

08000a08 <CANSPI_isBussOff>:

/* check BUS off */
uint8_t CANSPI_isBussOff(void){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
  uint8_t returnValue = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	71fb      	strb	r3, [r7, #7]

  CTRL.REG_ERRORS.error_flag_reg = MCP2515_ReadByte(MCP2515_EFLG);
 8000a12:	202d      	movs	r0, #45	; 0x2d
 8000a14:	f7ff fd80 	bl	8000518 <MCP2515_ReadByte>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <CANSPI_isBussOff+0x34>)
 8000a1e:	721a      	strb	r2, [r3, #8]

  if(CTRL.REG_ERRORS.TXBO == 1)
 8000a20:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <CANSPI_isBussOff+0x34>)
 8000a22:	7a1b      	ldrb	r3, [r3, #8]
 8000a24:	f003 0320 	and.w	r3, r3, #32
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <CANSPI_isBussOff+0x2a>
  {
    returnValue = 1;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	71fb      	strb	r3, [r7, #7]
  }

  return (returnValue);
 8000a32:	79fb      	ldrb	r3, [r7, #7]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000009c 	.word	0x2000009c

08000a40 <CANSPI_isTxErrorPassive>:

/* check Tx Passive Error */
uint8_t CANSPI_isTxErrorPassive(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
  uint8_t returnValue = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	71fb      	strb	r3, [r7, #7]

  CTRL.REG_ERRORS.error_flag_reg = MCP2515_ReadByte(MCP2515_EFLG);
 8000a4a:	202d      	movs	r0, #45	; 0x2d
 8000a4c:	f7ff fd64 	bl	8000518 <MCP2515_ReadByte>
 8000a50:	4603      	mov	r3, r0
 8000a52:	461a      	mov	r2, r3
 8000a54:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <CANSPI_isTxErrorPassive+0x34>)
 8000a56:	721a      	strb	r2, [r3, #8]

  if(CTRL.REG_ERRORS.TXEP == 1)
 8000a58:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <CANSPI_isTxErrorPassive+0x34>)
 8000a5a:	7a1b      	ldrb	r3, [r3, #8]
 8000a5c:	f003 0310 	and.w	r3, r3, #16
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <CANSPI_isTxErrorPassive+0x2a>
  {
    returnValue = 1;
 8000a66:	2301      	movs	r3, #1
 8000a68:	71fb      	strb	r3, [r7, #7]
  }

  return (returnValue);
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	2000009c 	.word	0x2000009c

08000a78 <CANSPI_isRxErrorPassive>:

/* check Rx Passive Error */
uint8_t CANSPI_isRxErrorPassive(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
  uint8_t returnValue = 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	71fb      	strb	r3, [r7, #7]

  CTRL.REG_ERRORS.error_flag_reg = MCP2515_ReadByte(MCP2515_EFLG);
 8000a82:	202d      	movs	r0, #45	; 0x2d
 8000a84:	f7ff fd48 	bl	8000518 <MCP2515_ReadByte>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	4b07      	ldr	r3, [pc, #28]	; (8000aac <CANSPI_isRxErrorPassive+0x34>)
 8000a8e:	721a      	strb	r2, [r3, #8]

  if(CTRL.REG_ERRORS.RXEP == 1)
 8000a90:	4b06      	ldr	r3, [pc, #24]	; (8000aac <CANSPI_isRxErrorPassive+0x34>)
 8000a92:	7a1b      	ldrb	r3, [r3, #8]
 8000a94:	f003 0308 	and.w	r3, r3, #8
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <CANSPI_isRxErrorPassive+0x2a>
  {
    returnValue = 1;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	71fb      	strb	r3, [r7, #7]
  }

  return (returnValue);
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	2000009c 	.word	0x2000009c

08000ab0 <CAN_Recieve>:

    }

}

void CAN_Recieve(UART_HandleTypeDef *uart, CAN_RxHeaderTypeDef *RxBuff, uint8_t *rx_ml){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b094      	sub	sp, #80	; 0x50
 8000ab4:	af02      	add	r7, sp, #8
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
	char 			buffer[50];

	HAL_StatusTypeDef	result;

		if(rs.RS_DataReady){
 8000abc:	4b32      	ldr	r3, [pc, #200]	; (8000b88 <CAN_Recieve+0xd8>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d05a      	beq.n	8000b7a <CAN_Recieve+0xca>

			RX_CAN_Data.X.bit.LO = rx_ml[0];// & 0x0f;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	781a      	ldrb	r2, [r3, #0]
 8000ac8:	4b30      	ldr	r3, [pc, #192]	; (8000b8c <CAN_Recieve+0xdc>)
 8000aca:	701a      	strb	r2, [r3, #0]
			RX_CAN_Data.X.bit.HI = rx_ml[1];// & 0x0f;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	785a      	ldrb	r2, [r3, #1]
 8000ad0:	4b2e      	ldr	r3, [pc, #184]	; (8000b8c <CAN_Recieve+0xdc>)
 8000ad2:	705a      	strb	r2, [r3, #1]
			RX_CAN_Data.Y.bit.LO = rx_ml[2];// & 0x0f;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	789a      	ldrb	r2, [r3, #2]
 8000ad8:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <CAN_Recieve+0xdc>)
 8000ada:	709a      	strb	r2, [r3, #2]
			RX_CAN_Data.Y.bit.HI = rx_ml[3];// & 0x0f;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	78da      	ldrb	r2, [r3, #3]
 8000ae0:	4b2a      	ldr	r3, [pc, #168]	; (8000b8c <CAN_Recieve+0xdc>)
 8000ae2:	70da      	strb	r2, [r3, #3]
			RX_CAN_Data.Z.bit.LO = rx_ml[4];// & 0x0f;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	791a      	ldrb	r2, [r3, #4]
 8000ae8:	4b28      	ldr	r3, [pc, #160]	; (8000b8c <CAN_Recieve+0xdc>)
 8000aea:	711a      	strb	r2, [r3, #4]
			RX_CAN_Data.Z.bit.HI = rx_ml[5];// & 0x0f;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	795a      	ldrb	r2, [r3, #5]
 8000af0:	4b26      	ldr	r3, [pc, #152]	; (8000b8c <CAN_Recieve+0xdc>)
 8000af2:	715a      	strb	r2, [r3, #5]

			sprintf(buffer, "X_axis: %d\tY_axis: %d\tZ_axis: %d\r\n", (int16_t)RX_CAN_Data.X.all, (int16_t)RX_CAN_Data.Y.all, (int16_t)RX_CAN_Data.Z.all);
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <CAN_Recieve+0xdc>)
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	b21b      	sxth	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	4b23      	ldr	r3, [pc, #140]	; (8000b8c <CAN_Recieve+0xdc>)
 8000afe:	885b      	ldrh	r3, [r3, #2]
 8000b00:	b21b      	sxth	r3, r3
 8000b02:	4619      	mov	r1, r3
 8000b04:	4b21      	ldr	r3, [pc, #132]	; (8000b8c <CAN_Recieve+0xdc>)
 8000b06:	889b      	ldrh	r3, [r3, #4]
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	f107 0014 	add.w	r0, r7, #20
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	460b      	mov	r3, r1
 8000b12:	491f      	ldr	r1, [pc, #124]	; (8000b90 <CAN_Recieve+0xe0>)
 8000b14:	f004 ff90 	bl	8005a38 <siprintf>
			HAL_UART_Transmit(uart, (uint8_t*)buffer, strlen(buffer), 10);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fb15 	bl	800014c <strlen>
 8000b22:	4603      	mov	r3, r0
 8000b24:	b29a      	uxth	r2, r3
 8000b26:	f107 0114 	add.w	r1, r7, #20
 8000b2a:	230a      	movs	r3, #10
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f004 fdd1 	bl	80056d4 <HAL_UART_Transmit>

			result = HAL_UART_Transmit(uart, (uint8_t*) buffer, strlen(buffer), 10);
 8000b32:	f107 0314 	add.w	r3, r7, #20
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fb08 	bl	800014c <strlen>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	b29a      	uxth	r2, r3
 8000b40:	f107 0114 	add.w	r1, r7, #20
 8000b44:	230a      	movs	r3, #10
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f004 fdc4 	bl	80056d4 <HAL_UART_Transmit>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			if(result == HAL_OK){
 8000b52:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d112      	bne.n	8000b80 <CAN_Recieve+0xd0>

				rs.RS_X_axis_data = 0;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <CAN_Recieve+0xd8>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
				rs.RS_Y_axis_data = 0;
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <CAN_Recieve+0xd8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	60da      	str	r2, [r3, #12]
				rs.RS_Z_axis_data = 0;
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <CAN_Recieve+0xd8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]

				rs.RS_DataSended = 1;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <CAN_Recieve+0xd8>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	605a      	str	r2, [r3, #4]
				rs.RS_DataReady = 0;
 8000b72:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <CAN_Recieve+0xd8>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
				//break;
				}
		}
			else
				rs.RS_DataSended = 0;
}
 8000b78:	e002      	b.n	8000b80 <CAN_Recieve+0xd0>
				rs.RS_DataSended = 0;
 8000b7a:	4b03      	ldr	r3, [pc, #12]	; (8000b88 <CAN_Recieve+0xd8>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	605a      	str	r2, [r3, #4]
}
 8000b80:	bf00      	nop
 8000b82:	3748      	adds	r7, #72	; 0x48
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	200000ac 	.word	0x200000ac
 8000b8c:	200000c0 	.word	0x200000c0
 8000b90:	08006344 	.word	0x08006344

08000b94 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint8_t RxData[6] = {0};
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_CAN_RxFifo0MsgPendingCallback (CAN_HandleTypeDef * hcan){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
	extern RS_DATA_STRUCT	rs;

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000b9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ba0:	4811      	ldr	r0, [pc, #68]	; (8000be8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000ba2:	f001 fd47 	bl	8002634 <HAL_GPIO_TogglePin>

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &Rx_CAN_Header, RxData) == HAL_OK){
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000ba8:	4a11      	ldr	r2, [pc, #68]	; (8000bf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000baa:	2100      	movs	r1, #0
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f000 feeb 	bl	8001988 <HAL_CAN_GetRxMessage>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d112      	bne.n	8000bde <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
    	if((rs.RS_Z_axis_data && rs.RS_X_axis_data && rs.RS_Y_axis_data) && !(rs.RS_DataSended)){
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000bba:	691b      	ldr	r3, [r3, #16]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d00e      	beq.n	8000bde <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d00a      	beq.n	8000bde <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d006      	beq.n	8000bde <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
    	    	rs.RS_DataReady = 1;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	601a      	str	r2, [r3, #0]
    	    }
    }

}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40011000 	.word	0x40011000
 8000bec:	20000220 	.word	0x20000220
 8000bf0:	200000e0 	.word	0x200000e0
 8000bf4:	200000ac 	.word	0x200000ac

08000bf8 <set_SPI_Header>:


void set_SPI_Header(){
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0

    Tx_SPI_Header.StdId = 	0x37 << 5;
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <set_SPI_Header+0x34>)
 8000bfe:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8000c02:	601a      	str	r2, [r3, #0]
    Tx_SPI_Header.ExtId = 	0x0;
 8000c04:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <set_SPI_Header+0x34>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	605a      	str	r2, [r3, #4]
    Tx_SPI_Header.IDE = 	CAN_ID_STD;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <set_SPI_Header+0x34>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	609a      	str	r2, [r3, #8]
    Tx_SPI_Header.RTR = 	CAN_RTR_DATA;
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <set_SPI_Header+0x34>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	60da      	str	r2, [r3, #12]
    Tx_SPI_Header.DLC = 	6;
 8000c16:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <set_SPI_Header+0x34>)
 8000c18:	2206      	movs	r2, #6
 8000c1a:	611a      	str	r2, [r3, #16]
    Tx_SPI_Header.TransmitGlobalTime = DISABLE;
 8000c1c:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <set_SPI_Header+0x34>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	751a      	strb	r2, [r3, #20]
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	200000c8 	.word	0x200000c8

08000c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c34:	f000 fc1a 	bl	800146c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c38:	f000 f830 	bl	8000c9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c3c:	f000 f970 	bl	8000f20 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c40:	f000 f8e0 	bl	8000e04 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000c44:	f000 f942 	bl	8000ecc <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000c48:	f000 f8c8 	bl	8000ddc <MX_CRC_Init>
  MX_CAN_Init();
 8000c4c:	f000 f86c 	bl	8000d28 <MX_CAN_Init>
  MX_SPI1_Init();
 8000c50:	f000 f906 	bl	8000e60 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ACC_init(&hi2c1);
 8000c54:	480b      	ldr	r0, [pc, #44]	; (8000c84 <main+0x54>)
 8000c56:	f7ff fab1 	bl	80001bc <ACC_init>
  MCP_settings();
 8000c5a:	f7ff fe15 	bl	8000888 <MCP_settings>
  en_peripheria(&hcan);
 8000c5e:	480a      	ldr	r0, [pc, #40]	; (8000c88 <main+0x58>)
 8000c60:	f7ff fd40 	bl	80006e4 <en_peripheria>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    update_ACC_data(&hi2c1);
 8000c64:	4807      	ldr	r0, [pc, #28]	; (8000c84 <main+0x54>)
 8000c66:	f7ff fa79 	bl	800015c <update_ACC_data>
    SPI_Send(&Tx_SPI_Header);
 8000c6a:	4808      	ldr	r0, [pc, #32]	; (8000c8c <main+0x5c>)
 8000c6c:	f7ff fe24 	bl	80008b8 <SPI_Send>
    CAN_Recieve(&huart1, &Rx_CAN_Header, RxData);
 8000c70:	4a07      	ldr	r2, [pc, #28]	; (8000c90 <main+0x60>)
 8000c72:	4908      	ldr	r1, [pc, #32]	; (8000c94 <main+0x64>)
 8000c74:	4808      	ldr	r0, [pc, #32]	; (8000c98 <main+0x68>)
 8000c76:	f7ff ff1b 	bl	8000ab0 <CAN_Recieve>

    check_errors(&hcan);
 8000c7a:	4803      	ldr	r0, [pc, #12]	; (8000c88 <main+0x58>)
 8000c7c:	f7ff fe80 	bl	8000980 <check_errors>
    update_ACC_data(&hi2c1);
 8000c80:	e7f0      	b.n	8000c64 <main+0x34>
 8000c82:	bf00      	nop
 8000c84:	2000012c 	.word	0x2000012c
 8000c88:	200000fc 	.word	0x200000fc
 8000c8c:	200000c8 	.word	0x200000c8
 8000c90:	20000220 	.word	0x20000220
 8000c94:	200000e0 	.word	0x200000e0
 8000c98:	200001d8 	.word	0x200001d8

08000c9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b090      	sub	sp, #64	; 0x40
 8000ca0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ca2:	f107 0318 	add.w	r3, r7, #24
 8000ca6:	2228      	movs	r2, #40	; 0x28
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f004 febc 	bl	8005a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
 8000cbc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cc6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000cda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000cde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce0:	f107 0318 	add.w	r3, r7, #24
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f003 fb01 	bl	80042ec <HAL_RCC_OscConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000cf0:	f000 f984 	bl	8000ffc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf4:	230f      	movs	r3, #15
 8000cf6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f003 fd6e 	bl	80047f0 <HAL_RCC_ClockConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d1a:	f000 f96f 	bl	8000ffc <Error_Handler>
  }
}
 8000d1e:	bf00      	nop
 8000d20:	3740      	adds	r7, #64	; 0x40
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	; 0x28
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000d2e:	4b28      	ldr	r3, [pc, #160]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d30:	4a28      	ldr	r2, [pc, #160]	; (8000dd4 <MX_CAN_Init+0xac>)
 8000d32:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 12;
 8000d34:	4b26      	ldr	r3, [pc, #152]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d36:	220c      	movs	r2, #12
 8000d38:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000d3a:	4b25      	ldr	r3, [pc, #148]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d40:	4b23      	ldr	r3, [pc, #140]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000d46:	4b22      	ldr	r3, [pc, #136]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d48:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000d4c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000d4e:	4b20      	ldr	r3, [pc, #128]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d50:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d54:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d56:	4b1e      	ldr	r3, [pc, #120]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d5c:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d62:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d68:	4b19      	ldr	r3, [pc, #100]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d74:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d7a:	4815      	ldr	r0, [pc, #84]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000d7c:	f000 fbfc 	bl	8001578 <HAL_CAN_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000d86:	f000 f939 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  sFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	623b      	str	r3, [r7, #32]
  sFilterConfig.FilterBank = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000da6:	2300      	movs	r3, #0
 8000da8:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
  //sFilterConfig.SlaveStartFilterBank = 10;
  if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK){
 8000dae:	463b      	mov	r3, r7
 8000db0:	4619      	mov	r1, r3
 8000db2:	4807      	ldr	r0, [pc, #28]	; (8000dd0 <MX_CAN_Init+0xa8>)
 8000db4:	f000 fcdb 	bl	800176e <HAL_CAN_ConfigFilter>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_CAN_Init+0x9a>
      Error_Handler();
 8000dbe:	f000 f91d 	bl	8000ffc <Error_Handler>
  }

  set_SPI_Header(&Tx_SPI_Header);
 8000dc2:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <MX_CAN_Init+0xb0>)
 8000dc4:	f7ff ff18 	bl	8000bf8 <set_SPI_Header>

  /* USER CODE END CAN_Init 2 */

}
 8000dc8:	bf00      	nop
 8000dca:	3728      	adds	r7, #40	; 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	200000fc 	.word	0x200000fc
 8000dd4:	40006400 	.word	0x40006400
 8000dd8:	200000c8 	.word	0x200000c8

08000ddc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000de0:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <MX_CRC_Init+0x20>)
 8000de2:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <MX_CRC_Init+0x24>)
 8000de4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000de6:	4805      	ldr	r0, [pc, #20]	; (8000dfc <MX_CRC_Init+0x20>)
 8000de8:	f001 fa6b 	bl	80022c2 <HAL_CRC_Init>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000df2:	f000 f903 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000124 	.word	0x20000124
 8000e00:	40023000 	.word	0x40023000

08000e04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e08:	4b12      	ldr	r3, [pc, #72]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e0a:	4a13      	ldr	r2, [pc, #76]	; (8000e58 <MX_I2C1_Init+0x54>)
 8000e0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e10:	4a12      	ldr	r2, [pc, #72]	; (8000e5c <MX_I2C1_Init+0x58>)
 8000e12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e14:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 36;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e1c:	2224      	movs	r2, #36	; 0x24
 8000e1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e34:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e3a:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e40:	4804      	ldr	r0, [pc, #16]	; (8000e54 <MX_I2C1_Init+0x50>)
 8000e42:	f001 fc11 	bl	8002668 <HAL_I2C_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e4c:	f000 f8d6 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	2000012c 	.word	0x2000012c
 8000e58:	40005400 	.word	0x40005400
 8000e5c:	000186a0 	.word	0x000186a0

08000e60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e64:	4b17      	ldr	r3, [pc, #92]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e66:	4a18      	ldr	r2, [pc, #96]	; (8000ec8 <MX_SPI1_Init+0x68>)
 8000e68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e72:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e78:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e7e:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e90:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000e92:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e94:	2208      	movs	r2, #8
 8000e96:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e98:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e9e:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000eac:	220a      	movs	r2, #10
 8000eae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000eb0:	4804      	ldr	r0, [pc, #16]	; (8000ec4 <MX_SPI1_Init+0x64>)
 8000eb2:	f003 fe2b 	bl	8004b0c <HAL_SPI_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ebc:	f000 f89e 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000180 	.word	0x20000180
 8000ec8:	40013000 	.word	0x40013000

08000ecc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ed0:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ed2:	4a12      	ldr	r2, [pc, #72]	; (8000f1c <MX_USART1_UART_Init+0x50>)
 8000ed4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ed6:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ed8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000edc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eea:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f02:	4805      	ldr	r0, [pc, #20]	; (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000f04:	f004 fb96 	bl	8005634 <HAL_UART_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f0e:	f000 f875 	bl	8000ffc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200001d8 	.word	0x200001d8
 8000f1c:	40013800 	.word	0x40013800

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 0310 	add.w	r3, r7, #16
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f34:	4b2e      	ldr	r3, [pc, #184]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	4a2d      	ldr	r2, [pc, #180]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f3a:	f043 0310 	orr.w	r3, r3, #16
 8000f3e:	6193      	str	r3, [r2, #24]
 8000f40:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	f003 0310 	and.w	r3, r3, #16
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4c:	4b28      	ldr	r3, [pc, #160]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	4a27      	ldr	r2, [pc, #156]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f52:	f043 0320 	orr.w	r3, r3, #32
 8000f56:	6193      	str	r3, [r2, #24]
 8000f58:	4b25      	ldr	r3, [pc, #148]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	f003 0320 	and.w	r3, r3, #32
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f64:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	4a21      	ldr	r2, [pc, #132]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f6a:	f043 0304 	orr.w	r3, r3, #4
 8000f6e:	6193      	str	r3, [r2, #24]
 8000f70:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	f003 0304 	and.w	r3, r3, #4
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	4a1b      	ldr	r2, [pc, #108]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f82:	f043 0308 	orr.w	r3, r3, #8
 8000f86:	6193      	str	r3, [r2, #24]
 8000f88:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <MX_GPIO_Init+0xd0>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	f003 0308 	and.w	r3, r3, #8
 8000f90:	603b      	str	r3, [r7, #0]
 8000f92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9a:	4816      	ldr	r0, [pc, #88]	; (8000ff4 <MX_GPIO_Init+0xd4>)
 8000f9c:	f001 fb32 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa6:	4814      	ldr	r0, [pc, #80]	; (8000ff8 <MX_GPIO_Init+0xd8>)
 8000fa8:	f001 fb2c 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <MX_GPIO_Init+0xd4>)
 8000fc6:	f001 f999 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000fca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000fdc:	f107 0310 	add.w	r3, r7, #16
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <MX_GPIO_Init+0xd8>)
 8000fe4:	f001 f98a 	bl	80022fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fe8:	bf00      	nop
 8000fea:	3720      	adds	r7, #32
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	40011000 	.word	0x40011000
 8000ff8:	40010800 	.word	0x40010800

08000ffc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001000:	b672      	cpsid	i
}
 8001002:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001004:	e7fe      	b.n	8001004 <Error_Handler+0x8>
	...

08001008 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <HAL_MspInit+0x5c>)
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	4a14      	ldr	r2, [pc, #80]	; (8001064 <HAL_MspInit+0x5c>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6193      	str	r3, [r2, #24]
 800101a:	4b12      	ldr	r3, [pc, #72]	; (8001064 <HAL_MspInit+0x5c>)
 800101c:	699b      	ldr	r3, [r3, #24]
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001026:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <HAL_MspInit+0x5c>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	4a0e      	ldr	r2, [pc, #56]	; (8001064 <HAL_MspInit+0x5c>)
 800102c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001030:	61d3      	str	r3, [r2, #28]
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HAL_MspInit+0x5c>)
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800103e:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <HAL_MspInit+0x60>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	4a04      	ldr	r2, [pc, #16]	; (8001068 <HAL_MspInit+0x60>)
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105a:	bf00      	nop
 800105c:	3714      	adds	r7, #20
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr
 8001064:	40021000 	.word	0x40021000
 8001068:	40010000 	.word	0x40010000

0800106c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	; 0x28
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a2d      	ldr	r2, [pc, #180]	; (800113c <HAL_CAN_MspInit+0xd0>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d153      	bne.n	8001134 <HAL_CAN_MspInit+0xc8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800108c:	4b2c      	ldr	r3, [pc, #176]	; (8001140 <HAL_CAN_MspInit+0xd4>)
 800108e:	69db      	ldr	r3, [r3, #28]
 8001090:	4a2b      	ldr	r2, [pc, #172]	; (8001140 <HAL_CAN_MspInit+0xd4>)
 8001092:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001096:	61d3      	str	r3, [r2, #28]
 8001098:	4b29      	ldr	r3, [pc, #164]	; (8001140 <HAL_CAN_MspInit+0xd4>)
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a4:	4b26      	ldr	r3, [pc, #152]	; (8001140 <HAL_CAN_MspInit+0xd4>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a25      	ldr	r2, [pc, #148]	; (8001140 <HAL_CAN_MspInit+0xd4>)
 80010aa:	f043 0308 	orr.w	r3, r3, #8
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b23      	ldr	r3, [pc, #140]	; (8001140 <HAL_CAN_MspInit+0xd4>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0308 	and.w	r3, r3, #8
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80010bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4619      	mov	r1, r3
 80010d0:	481c      	ldr	r0, [pc, #112]	; (8001144 <HAL_CAN_MspInit+0xd8>)
 80010d2:	f001 f913 	bl	80022fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80010d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	2302      	movs	r3, #2
 80010de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010e0:	2303      	movs	r3, #3
 80010e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	4816      	ldr	r0, [pc, #88]	; (8001144 <HAL_CAN_MspInit+0xd8>)
 80010ec:	f001 f906 	bl	80022fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <HAL_CAN_MspInit+0xdc>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
 80010fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001100:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001104:	627b      	str	r3, [r7, #36]	; 0x24
 8001106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
 800110e:	4a0e      	ldr	r2, [pc, #56]	; (8001148 <HAL_CAN_MspInit+0xdc>)
 8001110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001112:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 2, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2102      	movs	r1, #2
 8001118:	2014      	movs	r0, #20
 800111a:	f001 f89c 	bl	8002256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800111e:	2014      	movs	r0, #20
 8001120:	f001 f8b5 	bl	800228e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 3, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2103      	movs	r1, #3
 8001128:	2016      	movs	r0, #22
 800112a:	f001 f894 	bl	8002256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800112e:	2016      	movs	r0, #22
 8001130:	f001 f8ad 	bl	800228e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001134:	bf00      	nop
 8001136:	3728      	adds	r7, #40	; 0x28
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40006400 	.word	0x40006400
 8001140:	40021000 	.word	0x40021000
 8001144:	40010c00 	.word	0x40010c00
 8001148:	40010000 	.word	0x40010000

0800114c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a09      	ldr	r2, [pc, #36]	; (8001180 <HAL_CRC_MspInit+0x34>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d10b      	bne.n	8001176 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_CRC_MspInit+0x38>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	4a08      	ldr	r2, [pc, #32]	; (8001184 <HAL_CRC_MspInit+0x38>)
 8001164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001168:	6153      	str	r3, [r2, #20]
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_CRC_MspInit+0x38>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001176:	bf00      	nop
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr
 8001180:	40023000 	.word	0x40023000
 8001184:	40021000 	.word	0x40021000

08001188 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a15      	ldr	r2, [pc, #84]	; (80011f8 <HAL_I2C_MspInit+0x70>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d123      	bne.n	80011f0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <HAL_I2C_MspInit+0x74>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	4a13      	ldr	r2, [pc, #76]	; (80011fc <HAL_I2C_MspInit+0x74>)
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	6193      	str	r3, [r2, #24]
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <HAL_I2C_MspInit+0x74>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	f003 0308 	and.w	r3, r3, #8
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011c0:	23c0      	movs	r3, #192	; 0xc0
 80011c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011c4:	2312      	movs	r3, #18
 80011c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c8:	2303      	movs	r3, #3
 80011ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	4619      	mov	r1, r3
 80011d2:	480b      	ldr	r0, [pc, #44]	; (8001200 <HAL_I2C_MspInit+0x78>)
 80011d4:	f001 f892 	bl	80022fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011d8:	4b08      	ldr	r3, [pc, #32]	; (80011fc <HAL_I2C_MspInit+0x74>)
 80011da:	69db      	ldr	r3, [r3, #28]
 80011dc:	4a07      	ldr	r2, [pc, #28]	; (80011fc <HAL_I2C_MspInit+0x74>)
 80011de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011e2:	61d3      	str	r3, [r2, #28]
 80011e4:	4b05      	ldr	r3, [pc, #20]	; (80011fc <HAL_I2C_MspInit+0x74>)
 80011e6:	69db      	ldr	r3, [r3, #28]
 80011e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011f0:	bf00      	nop
 80011f2:	3720      	adds	r7, #32
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40005400 	.word	0x40005400
 80011fc:	40021000 	.word	0x40021000
 8001200:	40010c00 	.word	0x40010c00

08001204 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b088      	sub	sp, #32
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a1b      	ldr	r2, [pc, #108]	; (800128c <HAL_SPI_MspInit+0x88>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d12f      	bne.n	8001284 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <HAL_SPI_MspInit+0x8c>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a19      	ldr	r2, [pc, #100]	; (8001290 <HAL_SPI_MspInit+0x8c>)
 800122a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b17      	ldr	r3, [pc, #92]	; (8001290 <HAL_SPI_MspInit+0x8c>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <HAL_SPI_MspInit+0x8c>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a13      	ldr	r2, [pc, #76]	; (8001290 <HAL_SPI_MspInit+0x8c>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_SPI_MspInit+0x8c>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001254:	23a0      	movs	r3, #160	; 0xa0
 8001256:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800125c:	2303      	movs	r3, #3
 800125e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	4619      	mov	r1, r3
 8001266:	480b      	ldr	r0, [pc, #44]	; (8001294 <HAL_SPI_MspInit+0x90>)
 8001268:	f001 f848 	bl	80022fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800126c:	2340      	movs	r3, #64	; 0x40
 800126e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <HAL_SPI_MspInit+0x90>)
 8001280:	f001 f83c 	bl	80022fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40013000 	.word	0x40013000
 8001290:	40021000 	.word	0x40021000
 8001294:	40010800 	.word	0x40010800

08001298 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a1c      	ldr	r2, [pc, #112]	; (8001324 <HAL_UART_MspInit+0x8c>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d131      	bne.n	800131c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <HAL_UART_MspInit+0x90>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a1a      	ldr	r2, [pc, #104]	; (8001328 <HAL_UART_MspInit+0x90>)
 80012be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <HAL_UART_MspInit+0x90>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_UART_MspInit+0x90>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	4a14      	ldr	r2, [pc, #80]	; (8001328 <HAL_UART_MspInit+0x90>)
 80012d6:	f043 0304 	orr.w	r3, r3, #4
 80012da:	6193      	str	r3, [r2, #24]
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_UART_MspInit+0x90>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f6:	f107 0310 	add.w	r3, r7, #16
 80012fa:	4619      	mov	r1, r3
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <HAL_UART_MspInit+0x94>)
 80012fe:	f000 fffd 	bl	80022fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001306:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	4619      	mov	r1, r3
 8001316:	4805      	ldr	r0, [pc, #20]	; (800132c <HAL_UART_MspInit+0x94>)
 8001318:	f000 fff0 	bl	80022fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800131c:	bf00      	nop
 800131e:	3720      	adds	r7, #32
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40013800 	.word	0x40013800
 8001328:	40021000 	.word	0x40021000
 800132c:	40010800 	.word	0x40010800

08001330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <NMI_Handler+0x4>

08001336 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <HardFault_Handler+0x4>

0800133c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <MemManage_Handler+0x4>

08001342 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <BusFault_Handler+0x4>

08001348 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800134c:	e7fe      	b.n	800134c <UsageFault_Handler+0x4>

0800134e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr

0800135a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr

08001366 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001366:	b480      	push	{r7}
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr

08001372 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001376:	f000 f8bf 	bl	80014f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001384:	4802      	ldr	r0, [pc, #8]	; (8001390 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001386:	f000 fc45 	bl	8001c14 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200000fc 	.word	0x200000fc

08001394 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001398:	4802      	ldr	r0, [pc, #8]	; (80013a4 <CAN1_SCE_IRQHandler+0x10>)
 800139a:	f000 fc3b 	bl	8001c14 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200000fc 	.word	0x200000fc

080013a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b0:	4a14      	ldr	r2, [pc, #80]	; (8001404 <_sbrk+0x5c>)
 80013b2:	4b15      	ldr	r3, [pc, #84]	; (8001408 <_sbrk+0x60>)
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013bc:	4b13      	ldr	r3, [pc, #76]	; (800140c <_sbrk+0x64>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d102      	bne.n	80013ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c4:	4b11      	ldr	r3, [pc, #68]	; (800140c <_sbrk+0x64>)
 80013c6:	4a12      	ldr	r2, [pc, #72]	; (8001410 <_sbrk+0x68>)
 80013c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <_sbrk+0x64>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d207      	bcs.n	80013e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013d8:	f004 fafc 	bl	80059d4 <__errno>
 80013dc:	4603      	mov	r3, r0
 80013de:	220c      	movs	r2, #12
 80013e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	e009      	b.n	80013fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <_sbrk+0x64>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ee:	4b07      	ldr	r3, [pc, #28]	; (800140c <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	4a05      	ldr	r2, [pc, #20]	; (800140c <_sbrk+0x64>)
 80013f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013fa:	68fb      	ldr	r3, [r7, #12]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20005000 	.word	0x20005000
 8001408:	00000400 	.word	0x00000400
 800140c:	20000228 	.word	0x20000228
 8001410:	20000240 	.word	0x20000240

08001414 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001420:	f7ff fff8 	bl	8001414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001424:	480b      	ldr	r0, [pc, #44]	; (8001454 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001426:	490c      	ldr	r1, [pc, #48]	; (8001458 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001428:	4a0c      	ldr	r2, [pc, #48]	; (800145c <LoopFillZerobss+0x16>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800142c:	e002      	b.n	8001434 <LoopCopyDataInit>

0800142e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800142e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001432:	3304      	adds	r3, #4

08001434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001438:	d3f9      	bcc.n	800142e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800143a:	4a09      	ldr	r2, [pc, #36]	; (8001460 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800143c:	4c09      	ldr	r4, [pc, #36]	; (8001464 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800143e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001440:	e001      	b.n	8001446 <LoopFillZerobss>

08001442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001444:	3204      	adds	r2, #4

08001446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001448:	d3fb      	bcc.n	8001442 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800144a:	f004 fac9 	bl	80059e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800144e:	f7ff fbef 	bl	8000c30 <main>
  bx lr
 8001452:	4770      	bx	lr
  ldr r0, =_sdata
 8001454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001458:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800145c:	080063d0 	.word	0x080063d0
  ldr r2, =_sbss
 8001460:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001464:	20000240 	.word	0x20000240

08001468 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001468:	e7fe      	b.n	8001468 <ADC1_2_IRQHandler>
	...

0800146c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <HAL_Init+0x28>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a07      	ldr	r2, [pc, #28]	; (8001494 <HAL_Init+0x28>)
 8001476:	f043 0310 	orr.w	r3, r3, #16
 800147a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800147c:	2003      	movs	r0, #3
 800147e:	f000 fedf 	bl	8002240 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001482:	200f      	movs	r0, #15
 8001484:	f000 f808 	bl	8001498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001488:	f7ff fdbe 	bl	8001008 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40022000 	.word	0x40022000

08001498 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <HAL_InitTick+0x54>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <HAL_InitTick+0x58>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fef7 	bl	80022aa <HAL_SYSTICK_Config>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e00e      	b.n	80014e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b0f      	cmp	r3, #15
 80014ca:	d80a      	bhi.n	80014e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295
 80014d4:	f000 febf 	bl	8002256 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d8:	4a06      	ldr	r2, [pc, #24]	; (80014f4 <HAL_InitTick+0x5c>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	e000      	b.n	80014e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000004 	.word	0x20000004
 80014f0:	2000000c 	.word	0x2000000c
 80014f4:	20000008 	.word	0x20000008

080014f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014fc:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_IncTick+0x1c>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b05      	ldr	r3, [pc, #20]	; (8001518 <HAL_IncTick+0x20>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4413      	add	r3, r2
 8001508:	4a03      	ldr	r2, [pc, #12]	; (8001518 <HAL_IncTick+0x20>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	2000000c 	.word	0x2000000c
 8001518:	2000022c 	.word	0x2000022c

0800151c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return uwTick;
 8001520:	4b02      	ldr	r3, [pc, #8]	; (800152c <HAL_GetTick+0x10>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	2000022c 	.word	0x2000022c

08001530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001538:	f7ff fff0 	bl	800151c <HAL_GetTick>
 800153c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001548:	d005      	beq.n	8001556 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800154a:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <HAL_Delay+0x44>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4413      	add	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001556:	bf00      	nop
 8001558:	f7ff ffe0 	bl	800151c <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	68fa      	ldr	r2, [r7, #12]
 8001564:	429a      	cmp	r2, r3
 8001566:	d8f7      	bhi.n	8001558 <HAL_Delay+0x28>
  {
  }
}
 8001568:	bf00      	nop
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	2000000c 	.word	0x2000000c

08001578 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e0ed      	b.n	8001766 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d102      	bne.n	800159c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff fd68 	bl	800106c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f042 0201 	orr.w	r2, r2, #1
 80015aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015ac:	f7ff ffb6 	bl	800151c <HAL_GetTick>
 80015b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015b2:	e012      	b.n	80015da <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015b4:	f7ff ffb2 	bl	800151c <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b0a      	cmp	r3, #10
 80015c0:	d90b      	bls.n	80015da <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2205      	movs	r2, #5
 80015d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e0c5      	b.n	8001766 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0e5      	beq.n	80015b4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f022 0202 	bic.w	r2, r2, #2
 80015f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015f8:	f7ff ff90 	bl	800151c <HAL_GetTick>
 80015fc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015fe:	e012      	b.n	8001626 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001600:	f7ff ff8c 	bl	800151c <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b0a      	cmp	r3, #10
 800160c:	d90b      	bls.n	8001626 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001612:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2205      	movs	r2, #5
 800161e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e09f      	b.n	8001766 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1e5      	bne.n	8001600 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	7e1b      	ldrb	r3, [r3, #24]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d108      	bne.n	800164e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	e007      	b.n	800165e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800165c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7e5b      	ldrb	r3, [r3, #25]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d108      	bne.n	8001678 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	e007      	b.n	8001688 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001686:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7e9b      	ldrb	r3, [r3, #26]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d108      	bne.n	80016a2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f042 0220 	orr.w	r2, r2, #32
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	e007      	b.n	80016b2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f022 0220 	bic.w	r2, r2, #32
 80016b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	7edb      	ldrb	r3, [r3, #27]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d108      	bne.n	80016cc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 0210 	bic.w	r2, r2, #16
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	e007      	b.n	80016dc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f042 0210 	orr.w	r2, r2, #16
 80016da:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	7f1b      	ldrb	r3, [r3, #28]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d108      	bne.n	80016f6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 0208 	orr.w	r2, r2, #8
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	e007      	b.n	8001706 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0208 	bic.w	r2, r2, #8
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	7f5b      	ldrb	r3, [r3, #29]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d108      	bne.n	8001720 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f042 0204 	orr.w	r2, r2, #4
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e007      	b.n	8001730 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f022 0204 	bic.w	r2, r2, #4
 800172e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	431a      	orrs	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	ea42 0103 	orr.w	r1, r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	1e5a      	subs	r2, r3, #1
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800176e:	b480      	push	{r7}
 8001770:	b087      	sub	sp, #28
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001784:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001786:	7cfb      	ldrb	r3, [r7, #19]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d003      	beq.n	8001794 <HAL_CAN_ConfigFilter+0x26>
 800178c:	7cfb      	ldrb	r3, [r7, #19]
 800178e:	2b02      	cmp	r3, #2
 8001790:	f040 80aa 	bne.w	80018e8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800179a:	f043 0201 	orr.w	r2, r3, #1
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	695b      	ldr	r3, [r3, #20]
 80017a8:	f003 031f 	and.w	r3, r3, #31
 80017ac:	2201      	movs	r2, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	43db      	mvns	r3, r3
 80017be:	401a      	ands	r2, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d123      	bne.n	8001816 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	43db      	mvns	r3, r3
 80017d8:	401a      	ands	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017f0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	3248      	adds	r2, #72	; 0x48
 80017f6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800180a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800180c:	6979      	ldr	r1, [r7, #20]
 800180e:	3348      	adds	r3, #72	; 0x48
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	440b      	add	r3, r1
 8001814:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d122      	bne.n	8001864 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	431a      	orrs	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800183e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	3248      	adds	r2, #72	; 0x48
 8001844:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001858:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800185a:	6979      	ldr	r1, [r7, #20]
 800185c:	3348      	adds	r3, #72	; 0x48
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	440b      	add	r3, r1
 8001862:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d109      	bne.n	8001880 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	43db      	mvns	r3, r3
 8001876:	401a      	ands	r2, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800187e:	e007      	b.n	8001890 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	431a      	orrs	r2, r3
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d109      	bne.n	80018ac <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	43db      	mvns	r3, r3
 80018a2:	401a      	ands	r2, r3
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80018aa:	e007      	b.n	80018bc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	431a      	orrs	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d107      	bne.n	80018d4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	431a      	orrs	r2, r3
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80018da:	f023 0201 	bic.w	r2, r3, #1
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80018e4:	2300      	movs	r3, #0
 80018e6:	e006      	b.n	80018f6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
  }
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	371c      	adds	r7, #28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b01      	cmp	r3, #1
 8001912:	d12e      	bne.n	8001972 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2202      	movs	r2, #2
 8001918:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0201 	bic.w	r2, r2, #1
 800192a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800192c:	f7ff fdf6 	bl	800151c <HAL_GetTick>
 8001930:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001932:	e012      	b.n	800195a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001934:	f7ff fdf2 	bl	800151c <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b0a      	cmp	r3, #10
 8001940:	d90b      	bls.n	800195a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001946:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2205      	movs	r2, #5
 8001952:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e012      	b.n	8001980 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1e5      	bne.n	8001934 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	e006      	b.n	8001980 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
  }
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001988:	b480      	push	{r7}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
 8001994:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f893 3020 	ldrb.w	r3, [r3, #32]
 800199c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800199e:	7dfb      	ldrb	r3, [r7, #23]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d003      	beq.n	80019ac <HAL_CAN_GetRxMessage+0x24>
 80019a4:	7dfb      	ldrb	r3, [r7, #23]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	f040 8103 	bne.w	8001bb2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10e      	bne.n	80019d0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d116      	bne.n	80019ee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e0f7      	b.n	8001bc0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d107      	bne.n	80019ee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e0e8      	b.n	8001bc0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	331b      	adds	r3, #27
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0204 	and.w	r2, r3, #4
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d10c      	bne.n	8001a26 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	331b      	adds	r3, #27
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	4413      	add	r3, r2
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	0d5b      	lsrs	r3, r3, #21
 8001a1c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	e00b      	b.n	8001a3e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	331b      	adds	r3, #27
 8001a2e:	011b      	lsls	r3, r3, #4
 8001a30:	4413      	add	r3, r2
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	08db      	lsrs	r3, r3, #3
 8001a36:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	331b      	adds	r3, #27
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	4413      	add	r3, r2
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0202 	and.w	r2, r3, #2
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	331b      	adds	r3, #27
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	4413      	add	r3, r2
 8001a60:	3304      	adds	r3, #4
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2208      	movs	r2, #8
 8001a70:	611a      	str	r2, [r3, #16]
 8001a72:	e00b      	b.n	8001a8c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	331b      	adds	r3, #27
 8001a7c:	011b      	lsls	r3, r3, #4
 8001a7e:	4413      	add	r3, r2
 8001a80:	3304      	adds	r3, #4
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 020f 	and.w	r2, r3, #15
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	331b      	adds	r3, #27
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	4413      	add	r3, r2
 8001a98:	3304      	adds	r3, #4
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	331b      	adds	r3, #27
 8001aac:	011b      	lsls	r3, r3, #4
 8001aae:	4413      	add	r3, r2
 8001ab0:	3304      	adds	r3, #4
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	0c1b      	lsrs	r3, r3, #16
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	4413      	add	r3, r2
 8001ac6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	4413      	add	r3, r2
 8001adc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	0a1a      	lsrs	r2, r3, #8
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	b2d2      	uxtb	r2, r2
 8001aea:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	4413      	add	r3, r2
 8001af6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0c1a      	lsrs	r2, r3, #16
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	3302      	adds	r3, #2
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	011b      	lsls	r3, r3, #4
 8001b0e:	4413      	add	r3, r2
 8001b10:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	0e1a      	lsrs	r2, r3, #24
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	3303      	adds	r3, #3
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	011b      	lsls	r3, r3, #4
 8001b28:	4413      	add	r3, r2
 8001b2a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	3304      	adds	r3, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	4413      	add	r3, r2
 8001b42:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	0a1a      	lsrs	r2, r3, #8
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	3305      	adds	r3, #5
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	4413      	add	r3, r2
 8001b5c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	0c1a      	lsrs	r2, r3, #16
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	3306      	adds	r3, #6
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	4413      	add	r3, r2
 8001b76:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	0e1a      	lsrs	r2, r3, #24
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	3307      	adds	r3, #7
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d108      	bne.n	8001b9e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68da      	ldr	r2, [r3, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f042 0220 	orr.w	r2, r2, #32
 8001b9a:	60da      	str	r2, [r3, #12]
 8001b9c:	e007      	b.n	8001bae <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	691a      	ldr	r2, [r3, #16]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f042 0220 	orr.w	r2, r2, #32
 8001bac:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	e006      	b.n	8001bc0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
  }
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	371c      	adds	r7, #28
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bda:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d002      	beq.n	8001be8 <HAL_CAN_ActivateNotification+0x1e>
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d109      	bne.n	8001bfc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6959      	ldr	r1, [r3, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	e006      	b.n	8001c0a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
  }
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr

08001c14 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	691b      	ldr	r3, [r3, #16]
 8001c46:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001c50:	6a3b      	ldr	r3, [r7, #32]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d07c      	beq.n	8001d54 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d023      	beq.n	8001cac <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f000 f983 	bl	8001f82 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c7c:	e016      	b.n	8001cac <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d004      	beq.n	8001c92 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c90:	e00c      	b.n	8001cac <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	f003 0308 	and.w	r3, r3, #8
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d004      	beq.n	8001ca6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca4:	e002      	b.n	8001cac <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f986 	bl	8001fb8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d024      	beq.n	8001d00 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cbe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 f962 	bl	8001f94 <HAL_CAN_TxMailbox1CompleteCallback>
 8001cd0:	e016      	b.n	8001d00 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d004      	beq.n	8001ce6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cde:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce4:	e00c      	b.n	8001d00 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d004      	beq.n	8001cfa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf8:	e002      	b.n	8001d00 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f965 	bl	8001fca <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d024      	beq.n	8001d54 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d12:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f941 	bl	8001fa6 <HAL_CAN_TxMailbox2CompleteCallback>
 8001d24:	e016      	b.n	8001d54 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d004      	beq.n	8001d3a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
 8001d38:	e00c      	b.n	8001d54 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d004      	beq.n	8001d4e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d4c:	e002      	b.n	8001d54 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f944 	bl	8001fdc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001d54:	6a3b      	ldr	r3, [r7, #32]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00c      	beq.n	8001d78 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d007      	beq.n	8001d78 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2210      	movs	r2, #16
 8001d76:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d78:	6a3b      	ldr	r3, [r7, #32]
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00b      	beq.n	8001d9a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	f003 0308 	and.w	r3, r3, #8
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d006      	beq.n	8001d9a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2208      	movs	r2, #8
 8001d92:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f92a 	bl	8001fee <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d9a:	6a3b      	ldr	r3, [r7, #32]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d009      	beq.n	8001db8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f003 0303 	and.w	r3, r3, #3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d002      	beq.n	8001db8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7fe feee 	bl	8000b94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001db8:	6a3b      	ldr	r3, [r7, #32]
 8001dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d00c      	beq.n	8001ddc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2210      	movs	r2, #16
 8001dda:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	f003 0320 	and.w	r3, r3, #32
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00b      	beq.n	8001dfe <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	f003 0308 	and.w	r3, r3, #8
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d006      	beq.n	8001dfe <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2208      	movs	r2, #8
 8001df6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f90a 	bl	8002012 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001dfe:	6a3b      	ldr	r3, [r7, #32]
 8001e00:	f003 0310 	and.w	r3, r3, #16
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d009      	beq.n	8001e1c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d002      	beq.n	8001e1c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f8f2 	bl	8002000 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00b      	beq.n	8001e3e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f003 0310 	and.w	r3, r3, #16
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d006      	beq.n	8001e3e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2210      	movs	r2, #16
 8001e36:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f000 f8f3 	bl	8002024 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001e3e:	6a3b      	ldr	r3, [r7, #32]
 8001e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d00b      	beq.n	8001e60 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f003 0308 	and.w	r3, r3, #8
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d006      	beq.n	8001e60 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2208      	movs	r2, #8
 8001e58:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f8eb 	bl	8002036 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001e60:	6a3b      	ldr	r3, [r7, #32]
 8001e62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d07b      	beq.n	8001f62 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	f003 0304 	and.w	r3, r3, #4
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d072      	beq.n	8001f5a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e74:	6a3b      	ldr	r3, [r7, #32]
 8001e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d008      	beq.n	8001e90 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d008      	beq.n	8001eac <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	f043 0302 	orr.w	r3, r3, #2
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001eac:	6a3b      	ldr	r3, [r7, #32]
 8001eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d008      	beq.n	8001ec8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec2:	f043 0304 	orr.w	r3, r3, #4
 8001ec6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ec8:	6a3b      	ldr	r3, [r7, #32]
 8001eca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d043      	beq.n	8001f5a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d03e      	beq.n	8001f5a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001ee2:	2b60      	cmp	r3, #96	; 0x60
 8001ee4:	d02b      	beq.n	8001f3e <HAL_CAN_IRQHandler+0x32a>
 8001ee6:	2b60      	cmp	r3, #96	; 0x60
 8001ee8:	d82e      	bhi.n	8001f48 <HAL_CAN_IRQHandler+0x334>
 8001eea:	2b50      	cmp	r3, #80	; 0x50
 8001eec:	d022      	beq.n	8001f34 <HAL_CAN_IRQHandler+0x320>
 8001eee:	2b50      	cmp	r3, #80	; 0x50
 8001ef0:	d82a      	bhi.n	8001f48 <HAL_CAN_IRQHandler+0x334>
 8001ef2:	2b40      	cmp	r3, #64	; 0x40
 8001ef4:	d019      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x316>
 8001ef6:	2b40      	cmp	r3, #64	; 0x40
 8001ef8:	d826      	bhi.n	8001f48 <HAL_CAN_IRQHandler+0x334>
 8001efa:	2b30      	cmp	r3, #48	; 0x30
 8001efc:	d010      	beq.n	8001f20 <HAL_CAN_IRQHandler+0x30c>
 8001efe:	2b30      	cmp	r3, #48	; 0x30
 8001f00:	d822      	bhi.n	8001f48 <HAL_CAN_IRQHandler+0x334>
 8001f02:	2b10      	cmp	r3, #16
 8001f04:	d002      	beq.n	8001f0c <HAL_CAN_IRQHandler+0x2f8>
 8001f06:	2b20      	cmp	r3, #32
 8001f08:	d005      	beq.n	8001f16 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001f0a:	e01d      	b.n	8001f48 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0e:	f043 0308 	orr.w	r3, r3, #8
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f14:	e019      	b.n	8001f4a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f18:	f043 0310 	orr.w	r3, r3, #16
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f1e:	e014      	b.n	8001f4a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	f043 0320 	orr.w	r3, r3, #32
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f28:	e00f      	b.n	8001f4a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f32:	e00a      	b.n	8001f4a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f3c:	e005      	b.n	8001f4a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f46:	e000      	b.n	8001f4a <HAL_CAN_IRQHandler+0x336>
            break;
 8001f48:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	699a      	ldr	r2, [r3, #24]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001f58:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2204      	movs	r2, #4
 8001f60:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d008      	beq.n	8001f7a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 f867 	bl	8002048 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	; 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b083      	sub	sp, #12
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr

08001fca <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bc80      	pop	{r7}
 8001ffe:	4770      	bx	lr

08002000 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr

08002012 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	bc80      	pop	{r7}
 8002034:	4770      	bx	lr

08002036 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr

0800205a <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
 800205a:	b480      	push	{r7}
 800205c:	b085      	sub	sp, #20
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002068:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 800206a:	7bfb      	ldrb	r3, [r7, #15]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d002      	beq.n	8002076 <HAL_CAN_GetState+0x1c>
 8002070:	7bfb      	ldrb	r3, [r7, #15]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d112      	bne.n	800209c <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8002084:	2304      	movs	r3, #4
 8002086:	73fb      	strb	r3, [r7, #15]
 8002088:	e008      	b.n	800209c <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8002098:	2303      	movs	r3, #3
 800209a:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 800209c:	7bfb      	ldrb	r3, [r7, #15]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b8:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <__NVIC_SetPriorityGrouping+0x44>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c4:	4013      	ands	r3, r2
 80020c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020da:	4a04      	ldr	r2, [pc, #16]	; (80020ec <__NVIC_SetPriorityGrouping+0x44>)
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	60d3      	str	r3, [r2, #12]
}
 80020e0:	bf00      	nop
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bc80      	pop	{r7}
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f4:	4b04      	ldr	r3, [pc, #16]	; (8002108 <__NVIC_GetPriorityGrouping+0x18>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	0a1b      	lsrs	r3, r3, #8
 80020fa:	f003 0307 	and.w	r3, r3, #7
}
 80020fe:	4618      	mov	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	2b00      	cmp	r3, #0
 800211c:	db0b      	blt.n	8002136 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	f003 021f 	and.w	r2, r3, #31
 8002124:	4906      	ldr	r1, [pc, #24]	; (8002140 <__NVIC_EnableIRQ+0x34>)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	095b      	lsrs	r3, r3, #5
 800212c:	2001      	movs	r0, #1
 800212e:	fa00 f202 	lsl.w	r2, r0, r2
 8002132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr
 8002140:	e000e100 	.word	0xe000e100

08002144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db0a      	blt.n	800216e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	b2da      	uxtb	r2, r3
 800215c:	490c      	ldr	r1, [pc, #48]	; (8002190 <__NVIC_SetPriority+0x4c>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	0112      	lsls	r2, r2, #4
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	440b      	add	r3, r1
 8002168:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800216c:	e00a      	b.n	8002184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4908      	ldr	r1, [pc, #32]	; (8002194 <__NVIC_SetPriority+0x50>)
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	3b04      	subs	r3, #4
 800217c:	0112      	lsls	r2, r2, #4
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	440b      	add	r3, r1
 8002182:	761a      	strb	r2, [r3, #24]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	e000e100 	.word	0xe000e100
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002198:	b480      	push	{r7}
 800219a:	b089      	sub	sp, #36	; 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f1c3 0307 	rsb	r3, r3, #7
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	bf28      	it	cs
 80021b6:	2304      	movcs	r3, #4
 80021b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3304      	adds	r3, #4
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d902      	bls.n	80021c8 <NVIC_EncodePriority+0x30>
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3b03      	subs	r3, #3
 80021c6:	e000      	b.n	80021ca <NVIC_EncodePriority+0x32>
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	f04f 32ff 	mov.w	r2, #4294967295
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	43da      	mvns	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	401a      	ands	r2, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e0:	f04f 31ff 	mov.w	r1, #4294967295
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	43d9      	mvns	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f0:	4313      	orrs	r3, r2
         );
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3724      	adds	r7, #36	; 0x24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3b01      	subs	r3, #1
 8002208:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800220c:	d301      	bcc.n	8002212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220e:	2301      	movs	r3, #1
 8002210:	e00f      	b.n	8002232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002212:	4a0a      	ldr	r2, [pc, #40]	; (800223c <SysTick_Config+0x40>)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3b01      	subs	r3, #1
 8002218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800221a:	210f      	movs	r1, #15
 800221c:	f04f 30ff 	mov.w	r0, #4294967295
 8002220:	f7ff ff90 	bl	8002144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <SysTick_Config+0x40>)
 8002226:	2200      	movs	r2, #0
 8002228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800222a:	4b04      	ldr	r3, [pc, #16]	; (800223c <SysTick_Config+0x40>)
 800222c:	2207      	movs	r2, #7
 800222e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	e000e010 	.word	0xe000e010

08002240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f7ff ff2d 	bl	80020a8 <__NVIC_SetPriorityGrouping>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	4603      	mov	r3, r0
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
 8002262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002268:	f7ff ff42 	bl	80020f0 <__NVIC_GetPriorityGrouping>
 800226c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	68b9      	ldr	r1, [r7, #8]
 8002272:	6978      	ldr	r0, [r7, #20]
 8002274:	f7ff ff90 	bl	8002198 <NVIC_EncodePriority>
 8002278:	4602      	mov	r2, r0
 800227a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227e:	4611      	mov	r1, r2
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff ff5f 	bl	8002144 <__NVIC_SetPriority>
}
 8002286:	bf00      	nop
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800228e:	b580      	push	{r7, lr}
 8002290:	b082      	sub	sp, #8
 8002292:	af00      	add	r7, sp, #0
 8002294:	4603      	mov	r3, r0
 8002296:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff35 	bl	800210c <__NVIC_EnableIRQ>
}
 80022a2:	bf00      	nop
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff ffa2 	bl	80021fc <SysTick_Config>
 80022b8:	4603      	mov	r3, r0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e00e      	b.n	80022f2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	795b      	ldrb	r3, [r3, #5]
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d105      	bne.n	80022ea <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7fe ff31 	bl	800114c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b08b      	sub	sp, #44	; 0x2c
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002306:	2300      	movs	r3, #0
 8002308:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800230a:	2300      	movs	r3, #0
 800230c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230e:	e169      	b.n	80025e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002310:	2201      	movs	r2, #1
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	69fa      	ldr	r2, [r7, #28]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	429a      	cmp	r2, r3
 800232a:	f040 8158 	bne.w	80025de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	4a9a      	ldr	r2, [pc, #616]	; (800259c <HAL_GPIO_Init+0x2a0>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d05e      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002338:	4a98      	ldr	r2, [pc, #608]	; (800259c <HAL_GPIO_Init+0x2a0>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d875      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 800233e:	4a98      	ldr	r2, [pc, #608]	; (80025a0 <HAL_GPIO_Init+0x2a4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d058      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002344:	4a96      	ldr	r2, [pc, #600]	; (80025a0 <HAL_GPIO_Init+0x2a4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d86f      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 800234a:	4a96      	ldr	r2, [pc, #600]	; (80025a4 <HAL_GPIO_Init+0x2a8>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d052      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002350:	4a94      	ldr	r2, [pc, #592]	; (80025a4 <HAL_GPIO_Init+0x2a8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d869      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 8002356:	4a94      	ldr	r2, [pc, #592]	; (80025a8 <HAL_GPIO_Init+0x2ac>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d04c      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 800235c:	4a92      	ldr	r2, [pc, #584]	; (80025a8 <HAL_GPIO_Init+0x2ac>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d863      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 8002362:	4a92      	ldr	r2, [pc, #584]	; (80025ac <HAL_GPIO_Init+0x2b0>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d046      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002368:	4a90      	ldr	r2, [pc, #576]	; (80025ac <HAL_GPIO_Init+0x2b0>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d85d      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 800236e:	2b12      	cmp	r3, #18
 8002370:	d82a      	bhi.n	80023c8 <HAL_GPIO_Init+0xcc>
 8002372:	2b12      	cmp	r3, #18
 8002374:	d859      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 8002376:	a201      	add	r2, pc, #4	; (adr r2, 800237c <HAL_GPIO_Init+0x80>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	080023f7 	.word	0x080023f7
 8002380:	080023d1 	.word	0x080023d1
 8002384:	080023e3 	.word	0x080023e3
 8002388:	08002425 	.word	0x08002425
 800238c:	0800242b 	.word	0x0800242b
 8002390:	0800242b 	.word	0x0800242b
 8002394:	0800242b 	.word	0x0800242b
 8002398:	0800242b 	.word	0x0800242b
 800239c:	0800242b 	.word	0x0800242b
 80023a0:	0800242b 	.word	0x0800242b
 80023a4:	0800242b 	.word	0x0800242b
 80023a8:	0800242b 	.word	0x0800242b
 80023ac:	0800242b 	.word	0x0800242b
 80023b0:	0800242b 	.word	0x0800242b
 80023b4:	0800242b 	.word	0x0800242b
 80023b8:	0800242b 	.word	0x0800242b
 80023bc:	0800242b 	.word	0x0800242b
 80023c0:	080023d9 	.word	0x080023d9
 80023c4:	080023ed 	.word	0x080023ed
 80023c8:	4a79      	ldr	r2, [pc, #484]	; (80025b0 <HAL_GPIO_Init+0x2b4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023ce:	e02c      	b.n	800242a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	623b      	str	r3, [r7, #32]
          break;
 80023d6:	e029      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	3304      	adds	r3, #4
 80023de:	623b      	str	r3, [r7, #32]
          break;
 80023e0:	e024      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	3308      	adds	r3, #8
 80023e8:	623b      	str	r3, [r7, #32]
          break;
 80023ea:	e01f      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	330c      	adds	r3, #12
 80023f2:	623b      	str	r3, [r7, #32]
          break;
 80023f4:	e01a      	b.n	800242c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d102      	bne.n	8002404 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023fe:	2304      	movs	r3, #4
 8002400:	623b      	str	r3, [r7, #32]
          break;
 8002402:	e013      	b.n	800242c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d105      	bne.n	8002418 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800240c:	2308      	movs	r3, #8
 800240e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	69fa      	ldr	r2, [r7, #28]
 8002414:	611a      	str	r2, [r3, #16]
          break;
 8002416:	e009      	b.n	800242c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002418:	2308      	movs	r3, #8
 800241a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69fa      	ldr	r2, [r7, #28]
 8002420:	615a      	str	r2, [r3, #20]
          break;
 8002422:	e003      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002424:	2300      	movs	r3, #0
 8002426:	623b      	str	r3, [r7, #32]
          break;
 8002428:	e000      	b.n	800242c <HAL_GPIO_Init+0x130>
          break;
 800242a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	2bff      	cmp	r3, #255	; 0xff
 8002430:	d801      	bhi.n	8002436 <HAL_GPIO_Init+0x13a>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	e001      	b.n	800243a <HAL_GPIO_Init+0x13e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	2bff      	cmp	r3, #255	; 0xff
 8002440:	d802      	bhi.n	8002448 <HAL_GPIO_Init+0x14c>
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	e002      	b.n	800244e <HAL_GPIO_Init+0x152>
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	3b08      	subs	r3, #8
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	210f      	movs	r1, #15
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	fa01 f303 	lsl.w	r3, r1, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	401a      	ands	r2, r3
 8002460:	6a39      	ldr	r1, [r7, #32]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	fa01 f303 	lsl.w	r3, r1, r3
 8002468:	431a      	orrs	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 80b1 	beq.w	80025de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800247c:	4b4d      	ldr	r3, [pc, #308]	; (80025b4 <HAL_GPIO_Init+0x2b8>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	4a4c      	ldr	r2, [pc, #304]	; (80025b4 <HAL_GPIO_Init+0x2b8>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6193      	str	r3, [r2, #24]
 8002488:	4b4a      	ldr	r3, [pc, #296]	; (80025b4 <HAL_GPIO_Init+0x2b8>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002494:	4a48      	ldr	r2, [pc, #288]	; (80025b8 <HAL_GPIO_Init+0x2bc>)
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	089b      	lsrs	r3, r3, #2
 800249a:	3302      	adds	r3, #2
 800249c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	220f      	movs	r2, #15
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	4013      	ands	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a40      	ldr	r2, [pc, #256]	; (80025bc <HAL_GPIO_Init+0x2c0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d013      	beq.n	80024e8 <HAL_GPIO_Init+0x1ec>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a3f      	ldr	r2, [pc, #252]	; (80025c0 <HAL_GPIO_Init+0x2c4>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00d      	beq.n	80024e4 <HAL_GPIO_Init+0x1e8>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a3e      	ldr	r2, [pc, #248]	; (80025c4 <HAL_GPIO_Init+0x2c8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d007      	beq.n	80024e0 <HAL_GPIO_Init+0x1e4>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a3d      	ldr	r2, [pc, #244]	; (80025c8 <HAL_GPIO_Init+0x2cc>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d101      	bne.n	80024dc <HAL_GPIO_Init+0x1e0>
 80024d8:	2303      	movs	r3, #3
 80024da:	e006      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024dc:	2304      	movs	r3, #4
 80024de:	e004      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024e0:	2302      	movs	r3, #2
 80024e2:	e002      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024e4:	2301      	movs	r3, #1
 80024e6:	e000      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024e8:	2300      	movs	r3, #0
 80024ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ec:	f002 0203 	and.w	r2, r2, #3
 80024f0:	0092      	lsls	r2, r2, #2
 80024f2:	4093      	lsls	r3, r2
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024fa:	492f      	ldr	r1, [pc, #188]	; (80025b8 <HAL_GPIO_Init+0x2bc>)
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	089b      	lsrs	r3, r3, #2
 8002500:	3302      	adds	r3, #2
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d006      	beq.n	8002522 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002514:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	492c      	ldr	r1, [pc, #176]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	4313      	orrs	r3, r2
 800251e:	608b      	str	r3, [r1, #8]
 8002520:	e006      	b.n	8002530 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002522:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	43db      	mvns	r3, r3
 800252a:	4928      	ldr	r1, [pc, #160]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800252c:	4013      	ands	r3, r2
 800252e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800253c:	4b23      	ldr	r3, [pc, #140]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800253e:	68da      	ldr	r2, [r3, #12]
 8002540:	4922      	ldr	r1, [pc, #136]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	60cb      	str	r3, [r1, #12]
 8002548:	e006      	b.n	8002558 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800254a:	4b20      	ldr	r3, [pc, #128]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	43db      	mvns	r3, r3
 8002552:	491e      	ldr	r1, [pc, #120]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002554:	4013      	ands	r3, r2
 8002556:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d006      	beq.n	8002572 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	4918      	ldr	r1, [pc, #96]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	604b      	str	r3, [r1, #4]
 8002570:	e006      	b.n	8002580 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002572:	4b16      	ldr	r3, [pc, #88]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	43db      	mvns	r3, r3
 800257a:	4914      	ldr	r1, [pc, #80]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800257c:	4013      	ands	r3, r2
 800257e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d021      	beq.n	80025d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	490e      	ldr	r1, [pc, #56]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	4313      	orrs	r3, r2
 8002596:	600b      	str	r3, [r1, #0]
 8002598:	e021      	b.n	80025de <HAL_GPIO_Init+0x2e2>
 800259a:	bf00      	nop
 800259c:	10320000 	.word	0x10320000
 80025a0:	10310000 	.word	0x10310000
 80025a4:	10220000 	.word	0x10220000
 80025a8:	10210000 	.word	0x10210000
 80025ac:	10120000 	.word	0x10120000
 80025b0:	10110000 	.word	0x10110000
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010000 	.word	0x40010000
 80025bc:	40010800 	.word	0x40010800
 80025c0:	40010c00 	.word	0x40010c00
 80025c4:	40011000 	.word	0x40011000
 80025c8:	40011400 	.word	0x40011400
 80025cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025d0:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <HAL_GPIO_Init+0x304>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	4909      	ldr	r1, [pc, #36]	; (8002600 <HAL_GPIO_Init+0x304>)
 80025da:	4013      	ands	r3, r2
 80025dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	3301      	adds	r3, #1
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	fa22 f303 	lsr.w	r3, r2, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f47f ae8e 	bne.w	8002310 <HAL_GPIO_Init+0x14>
  }
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	372c      	adds	r7, #44	; 0x2c
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	40010400 	.word	0x40010400

08002604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
 8002610:	4613      	mov	r3, r2
 8002612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002614:	787b      	ldrb	r3, [r7, #1]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261a:	887a      	ldrh	r2, [r7, #2]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002620:	e003      	b.n	800262a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	041a      	lsls	r2, r3, #16
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	611a      	str	r2, [r3, #16]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002646:	887a      	ldrh	r2, [r7, #2]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4013      	ands	r3, r2
 800264c:	041a      	lsls	r2, r3, #16
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	43d9      	mvns	r1, r3
 8002652:	887b      	ldrh	r3, [r7, #2]
 8002654:	400b      	ands	r3, r1
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	611a      	str	r2, [r3, #16]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
	...

08002668 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e12b      	b.n	80028d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d106      	bne.n	8002694 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7fe fd7a 	bl	8001188 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2224      	movs	r2, #36	; 0x24
 8002698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0201 	bic.w	r2, r2, #1
 80026aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026cc:	f002 f9d8 	bl	8004a80 <HAL_RCC_GetPCLK1Freq>
 80026d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4a81      	ldr	r2, [pc, #516]	; (80028dc <HAL_I2C_Init+0x274>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d807      	bhi.n	80026ec <HAL_I2C_Init+0x84>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4a80      	ldr	r2, [pc, #512]	; (80028e0 <HAL_I2C_Init+0x278>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	bf94      	ite	ls
 80026e4:	2301      	movls	r3, #1
 80026e6:	2300      	movhi	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	e006      	b.n	80026fa <HAL_I2C_Init+0x92>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4a7d      	ldr	r2, [pc, #500]	; (80028e4 <HAL_I2C_Init+0x27c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	bf94      	ite	ls
 80026f4:	2301      	movls	r3, #1
 80026f6:	2300      	movhi	r3, #0
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e0e7      	b.n	80028d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4a78      	ldr	r2, [pc, #480]	; (80028e8 <HAL_I2C_Init+0x280>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	0c9b      	lsrs	r3, r3, #18
 800270c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	4a6a      	ldr	r2, [pc, #424]	; (80028dc <HAL_I2C_Init+0x274>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d802      	bhi.n	800273c <HAL_I2C_Init+0xd4>
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	3301      	adds	r3, #1
 800273a:	e009      	b.n	8002750 <HAL_I2C_Init+0xe8>
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	4a69      	ldr	r2, [pc, #420]	; (80028ec <HAL_I2C_Init+0x284>)
 8002748:	fba2 2303 	umull	r2, r3, r2, r3
 800274c:	099b      	lsrs	r3, r3, #6
 800274e:	3301      	adds	r3, #1
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	430b      	orrs	r3, r1
 8002756:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002762:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	495c      	ldr	r1, [pc, #368]	; (80028dc <HAL_I2C_Init+0x274>)
 800276c:	428b      	cmp	r3, r1
 800276e:	d819      	bhi.n	80027a4 <HAL_I2C_Init+0x13c>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1e59      	subs	r1, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	fbb1 f3f3 	udiv	r3, r1, r3
 800277e:	1c59      	adds	r1, r3, #1
 8002780:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002784:	400b      	ands	r3, r1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00a      	beq.n	80027a0 <HAL_I2C_Init+0x138>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	1e59      	subs	r1, r3, #1
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fbb1 f3f3 	udiv	r3, r1, r3
 8002798:	3301      	adds	r3, #1
 800279a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800279e:	e051      	b.n	8002844 <HAL_I2C_Init+0x1dc>
 80027a0:	2304      	movs	r3, #4
 80027a2:	e04f      	b.n	8002844 <HAL_I2C_Init+0x1dc>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d111      	bne.n	80027d0 <HAL_I2C_Init+0x168>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	1e58      	subs	r0, r3, #1
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6859      	ldr	r1, [r3, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	440b      	add	r3, r1
 80027ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80027be:	3301      	adds	r3, #1
 80027c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bf0c      	ite	eq
 80027c8:	2301      	moveq	r3, #1
 80027ca:	2300      	movne	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	e012      	b.n	80027f6 <HAL_I2C_Init+0x18e>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1e58      	subs	r0, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6859      	ldr	r1, [r3, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	0099      	lsls	r1, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e6:	3301      	adds	r3, #1
 80027e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	bf0c      	ite	eq
 80027f0:	2301      	moveq	r3, #1
 80027f2:	2300      	movne	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_I2C_Init+0x196>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e022      	b.n	8002844 <HAL_I2C_Init+0x1dc>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10e      	bne.n	8002824 <HAL_I2C_Init+0x1bc>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1e58      	subs	r0, r3, #1
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6859      	ldr	r1, [r3, #4]
 800280e:	460b      	mov	r3, r1
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	440b      	add	r3, r1
 8002814:	fbb0 f3f3 	udiv	r3, r0, r3
 8002818:	3301      	adds	r3, #1
 800281a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800281e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002822:	e00f      	b.n	8002844 <HAL_I2C_Init+0x1dc>
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	1e58      	subs	r0, r3, #1
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6859      	ldr	r1, [r3, #4]
 800282c:	460b      	mov	r3, r1
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	0099      	lsls	r1, r3, #2
 8002834:	440b      	add	r3, r1
 8002836:	fbb0 f3f3 	udiv	r3, r0, r3
 800283a:	3301      	adds	r3, #1
 800283c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002840:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	6809      	ldr	r1, [r1, #0]
 8002848:	4313      	orrs	r3, r2
 800284a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69da      	ldr	r2, [r3, #28]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002872:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6911      	ldr	r1, [r2, #16]
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	68d2      	ldr	r2, [r2, #12]
 800287e:	4311      	orrs	r1, r2
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6812      	ldr	r2, [r2, #0]
 8002884:	430b      	orrs	r3, r1
 8002886:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	695a      	ldr	r2, [r3, #20]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0201 	orr.w	r2, r2, #1
 80028b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2220      	movs	r2, #32
 80028be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	000186a0 	.word	0x000186a0
 80028e0:	001e847f 	.word	0x001e847f
 80028e4:	003d08ff 	.word	0x003d08ff
 80028e8:	431bde83 	.word	0x431bde83
 80028ec:	10624dd3 	.word	0x10624dd3

080028f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b088      	sub	sp, #32
 80028f4:	af02      	add	r7, sp, #8
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	461a      	mov	r2, r3
 80028fc:	460b      	mov	r3, r1
 80028fe:	817b      	strh	r3, [r7, #10]
 8002900:	4613      	mov	r3, r2
 8002902:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002904:	f7fe fe0a 	bl	800151c <HAL_GetTick>
 8002908:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b20      	cmp	r3, #32
 8002914:	f040 80e0 	bne.w	8002ad8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	2319      	movs	r3, #25
 800291e:	2201      	movs	r2, #1
 8002920:	4970      	ldr	r1, [pc, #448]	; (8002ae4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f001 faac 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800292e:	2302      	movs	r3, #2
 8002930:	e0d3      	b.n	8002ada <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_I2C_Master_Transmit+0x50>
 800293c:	2302      	movs	r3, #2
 800293e:	e0cc      	b.n	8002ada <HAL_I2C_Master_Transmit+0x1ea>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b01      	cmp	r3, #1
 8002954:	d007      	beq.n	8002966 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f042 0201 	orr.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002974:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2221      	movs	r2, #33	; 0x21
 800297a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2210      	movs	r2, #16
 8002982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	893a      	ldrh	r2, [r7, #8]
 8002996:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	4a50      	ldr	r2, [pc, #320]	; (8002ae8 <HAL_I2C_Master_Transmit+0x1f8>)
 80029a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80029a8:	8979      	ldrh	r1, [r7, #10]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	6a3a      	ldr	r2, [r7, #32]
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 ff98 	bl	80038e4 <I2C_MasterRequestWrite>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e08d      	b.n	8002ada <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029be:	2300      	movs	r3, #0
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80029d4:	e066      	b.n	8002aa4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	6a39      	ldr	r1, [r7, #32]
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f001 fb6a 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00d      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d107      	bne.n	80029fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e06b      	b.n	8002ada <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	781a      	ldrb	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d11b      	bne.n	8002a78 <HAL_I2C_Master_Transmit+0x188>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d017      	beq.n	8002a78 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4c:	781a      	ldrb	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	1c5a      	adds	r2, r3, #1
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	3b01      	subs	r3, #1
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	6a39      	ldr	r1, [r7, #32]
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f001 fb61 	bl	8004144 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00d      	beq.n	8002aa4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	2b04      	cmp	r3, #4
 8002a8e:	d107      	bne.n	8002aa0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a9e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e01a      	b.n	8002ada <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d194      	bne.n	80029d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e000      	b.n	8002ada <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ad8:	2302      	movs	r3, #2
  }
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	00100002 	.word	0x00100002
 8002ae8:	ffff0000 	.word	0xffff0000

08002aec <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08c      	sub	sp, #48	; 0x30
 8002af0:	af02      	add	r7, sp, #8
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	607a      	str	r2, [r7, #4]
 8002af6:	461a      	mov	r2, r3
 8002af8:	460b      	mov	r3, r1
 8002afa:	817b      	strh	r3, [r7, #10]
 8002afc:	4613      	mov	r3, r2
 8002afe:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b04:	f7fe fd0a 	bl	800151c <HAL_GetTick>
 8002b08:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b20      	cmp	r3, #32
 8002b14:	f040 824b 	bne.w	8002fae <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	2319      	movs	r3, #25
 8002b1e:	2201      	movs	r2, #1
 8002b20:	497f      	ldr	r1, [pc, #508]	; (8002d20 <HAL_I2C_Master_Receive+0x234>)
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f001 f9ac 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e23e      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d101      	bne.n	8002b40 <HAL_I2C_Master_Receive+0x54>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	e237      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d007      	beq.n	8002b66 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f042 0201 	orr.w	r2, r2, #1
 8002b64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2222      	movs	r2, #34	; 0x22
 8002b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2210      	movs	r2, #16
 8002b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	893a      	ldrh	r2, [r7, #8]
 8002b96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	4a5f      	ldr	r2, [pc, #380]	; (8002d24 <HAL_I2C_Master_Receive+0x238>)
 8002ba6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ba8:	8979      	ldrh	r1, [r7, #10]
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f000 ff1a 	bl	80039e8 <I2C_MasterRequestRead>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e1f8      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d113      	bne.n	8002bee <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61fb      	str	r3, [r7, #28]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	61fb      	str	r3, [r7, #28]
 8002bda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	e1cc      	b.n	8002f88 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d11e      	bne.n	8002c34 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c04:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c06:	b672      	cpsid	i
}
 8002c08:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61bb      	str	r3, [r7, #24]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	61bb      	str	r3, [r7, #24]
 8002c1e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c30:	b662      	cpsie	i
}
 8002c32:	e035      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d11e      	bne.n	8002c7a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c4a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c4c:	b672      	cpsid	i
}
 8002c4e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	617b      	str	r3, [r7, #20]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c74:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c76:	b662      	cpsie	i
}
 8002c78:	e012      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002ca0:	e172      	b.n	8002f88 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca6:	2b03      	cmp	r3, #3
 8002ca8:	f200 811f 	bhi.w	8002eea <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d123      	bne.n	8002cfc <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f001 fa8b 	bl	80041d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e173      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691a      	ldr	r2, [r3, #16]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cfa:	e145      	b.n	8002f88 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d152      	bne.n	8002daa <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	4906      	ldr	r1, [pc, #24]	; (8002d28 <HAL_I2C_Master_Receive+0x23c>)
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f001 f8b6 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d008      	beq.n	8002d2c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e148      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
 8002d1e:	bf00      	nop
 8002d20:	00100002 	.word	0x00100002
 8002d24:	ffff0000 	.word	0xffff0000
 8002d28:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002d2c:	b672      	cpsid	i
}
 8002d2e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	691a      	ldr	r2, [r3, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002d72:	b662      	cpsie	i
}
 8002d74:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d92:	3b01      	subs	r3, #1
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	3b01      	subs	r3, #1
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002da8:	e0ee      	b.n	8002f88 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db0:	2200      	movs	r2, #0
 8002db2:	4981      	ldr	r1, [pc, #516]	; (8002fb8 <HAL_I2C_Master_Receive+0x4cc>)
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f001 f863 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e0f5      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dd2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd4:	b672      	cpsid	i
}
 8002dd6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	691a      	ldr	r2, [r3, #16]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002e0a:	4b6c      	ldr	r3, [pc, #432]	; (8002fbc <HAL_I2C_Master_Receive+0x4d0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	08db      	lsrs	r3, r3, #3
 8002e10:	4a6b      	ldr	r2, [pc, #428]	; (8002fc0 <HAL_I2C_Master_Receive+0x4d4>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	0a1a      	lsrs	r2, r3, #8
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	00da      	lsls	r2, r3, #3
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002e24:	6a3b      	ldr	r3, [r7, #32]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d118      	bne.n	8002e62 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	f043 0220 	orr.w	r2, r3, #32
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002e52:	b662      	cpsie	i
}
 8002e54:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e0a6      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d1d9      	bne.n	8002e24 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	691a      	ldr	r2, [r3, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	1c5a      	adds	r2, r3, #1
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002eb2:	b662      	cpsie	i
}
 8002eb4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ee8:	e04e      	b.n	8002f88 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f001 f970 	bl	80041d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e058      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	b2d2      	uxtb	r2, r2
 8002f0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	f003 0304 	and.w	r3, r3, #4
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	d124      	bne.n	8002f88 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d107      	bne.n	8002f56 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f54:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	691a      	ldr	r2, [r3, #16]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	1c5a      	adds	r2, r3, #1
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f47f ae88 	bne.w	8002ca2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2220      	movs	r2, #32
 8002f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e000      	b.n	8002fb0 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002fae:	2302      	movs	r3, #2
  }
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3728      	adds	r7, #40	; 0x28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	00010004 	.word	0x00010004
 8002fbc:	20000004 	.word	0x20000004
 8002fc0:	14f8b589 	.word	0x14f8b589

08002fc4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	4608      	mov	r0, r1
 8002fce:	4611      	mov	r1, r2
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	817b      	strh	r3, [r7, #10]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	813b      	strh	r3, [r7, #8]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fde:	f7fe fa9d 	bl	800151c <HAL_GetTick>
 8002fe2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b20      	cmp	r3, #32
 8002fee:	f040 80d9 	bne.w	80031a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	2319      	movs	r3, #25
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	496d      	ldr	r1, [pc, #436]	; (80031b0 <HAL_I2C_Mem_Write+0x1ec>)
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 ff3f 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003008:	2302      	movs	r3, #2
 800300a:	e0cc      	b.n	80031a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003012:	2b01      	cmp	r3, #1
 8003014:	d101      	bne.n	800301a <HAL_I2C_Mem_Write+0x56>
 8003016:	2302      	movs	r3, #2
 8003018:	e0c5      	b.n	80031a6 <HAL_I2C_Mem_Write+0x1e2>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	2b01      	cmp	r3, #1
 800302e:	d007      	beq.n	8003040 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800304e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2221      	movs	r2, #33	; 0x21
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2240      	movs	r2, #64	; 0x40
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6a3a      	ldr	r2, [r7, #32]
 800306a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003070:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003076:	b29a      	uxth	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4a4d      	ldr	r2, [pc, #308]	; (80031b4 <HAL_I2C_Mem_Write+0x1f0>)
 8003080:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003082:	88f8      	ldrh	r0, [r7, #6]
 8003084:	893a      	ldrh	r2, [r7, #8]
 8003086:	8979      	ldrh	r1, [r7, #10]
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	9301      	str	r3, [sp, #4]
 800308c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	4603      	mov	r3, r0
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 fd76 	bl	8003b84 <I2C_RequestMemoryWrite>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d052      	beq.n	8003144 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e081      	b.n	80031a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f001 f804 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00d      	beq.n	80030ce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d107      	bne.n	80030ca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e06b      	b.n	80031a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	781a      	ldrb	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b04      	cmp	r3, #4
 800310a:	d11b      	bne.n	8003144 <HAL_I2C_Mem_Write+0x180>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003110:	2b00      	cmp	r3, #0
 8003112:	d017      	beq.n	8003144 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003118:	781a      	ldrb	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003124:	1c5a      	adds	r2, r3, #1
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1aa      	bne.n	80030a2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f000 fff7 	bl	8004144 <I2C_WaitOnBTFFlagUntilTimeout>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00d      	beq.n	8003178 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	2b04      	cmp	r3, #4
 8003162:	d107      	bne.n	8003174 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003172:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e016      	b.n	80031a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003186:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2220      	movs	r2, #32
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031a0:	2300      	movs	r3, #0
 80031a2:	e000      	b.n	80031a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80031a4:	2302      	movs	r3, #2
  }
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	00100002 	.word	0x00100002
 80031b4:	ffff0000 	.word	0xffff0000

080031b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08c      	sub	sp, #48	; 0x30
 80031bc:	af02      	add	r7, sp, #8
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	4608      	mov	r0, r1
 80031c2:	4611      	mov	r1, r2
 80031c4:	461a      	mov	r2, r3
 80031c6:	4603      	mov	r3, r0
 80031c8:	817b      	strh	r3, [r7, #10]
 80031ca:	460b      	mov	r3, r1
 80031cc:	813b      	strh	r3, [r7, #8]
 80031ce:	4613      	mov	r3, r2
 80031d0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031d6:	f7fe f9a1 	bl	800151c <HAL_GetTick>
 80031da:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b20      	cmp	r3, #32
 80031e6:	f040 8244 	bne.w	8003672 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	2319      	movs	r3, #25
 80031f0:	2201      	movs	r2, #1
 80031f2:	4982      	ldr	r1, [pc, #520]	; (80033fc <HAL_I2C_Mem_Read+0x244>)
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 fe43 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	e237      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800320a:	2b01      	cmp	r3, #1
 800320c:	d101      	bne.n	8003212 <HAL_I2C_Mem_Read+0x5a>
 800320e:	2302      	movs	r3, #2
 8003210:	e230      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b01      	cmp	r3, #1
 8003226:	d007      	beq.n	8003238 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003246:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2222      	movs	r2, #34	; 0x22
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2240      	movs	r2, #64	; 0x40
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003262:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003268:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4a62      	ldr	r2, [pc, #392]	; (8003400 <HAL_I2C_Mem_Read+0x248>)
 8003278:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800327a:	88f8      	ldrh	r0, [r7, #6]
 800327c:	893a      	ldrh	r2, [r7, #8]
 800327e:	8979      	ldrh	r1, [r7, #10]
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	9301      	str	r3, [sp, #4]
 8003284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	4603      	mov	r3, r0
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 fd10 	bl	8003cb0 <I2C_RequestMemoryRead>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e1ec      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d113      	bne.n	80032ca <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	61fb      	str	r3, [r7, #28]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	e1c0      	b.n	800364c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d11e      	bne.n	8003310 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032e2:	b672      	cpsid	i
}
 80032e4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e6:	2300      	movs	r3, #0
 80032e8:	61bb      	str	r3, [r7, #24]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	61bb      	str	r3, [r7, #24]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	61bb      	str	r3, [r7, #24]
 80032fa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800330a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800330c:	b662      	cpsie	i
}
 800330e:	e035      	b.n	800337c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003314:	2b02      	cmp	r3, #2
 8003316:	d11e      	bne.n	8003356 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003326:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003328:	b672      	cpsid	i
}
 800332a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	617b      	str	r3, [r7, #20]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003350:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003352:	b662      	cpsie	i
}
 8003354:	e012      	b.n	800337c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003364:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003366:	2300      	movs	r3, #0
 8003368:	613b      	str	r3, [r7, #16]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	613b      	str	r3, [r7, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800337c:	e166      	b.n	800364c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	2b03      	cmp	r3, #3
 8003384:	f200 811f 	bhi.w	80035c6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800338c:	2b01      	cmp	r3, #1
 800338e:	d123      	bne.n	80033d8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003392:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 ff1d 	bl	80041d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e167      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691a      	ldr	r2, [r3, #16]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	1c5a      	adds	r2, r3, #1
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033d6:	e139      	b.n	800364c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d152      	bne.n	8003486 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033e6:	2200      	movs	r2, #0
 80033e8:	4906      	ldr	r1, [pc, #24]	; (8003404 <HAL_I2C_Mem_Read+0x24c>)
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fd48 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d008      	beq.n	8003408 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e13c      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
 80033fa:	bf00      	nop
 80033fc:	00100002 	.word	0x00100002
 8003400:	ffff0000 	.word	0xffff0000
 8003404:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003408:	b672      	cpsid	i
}
 800340a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800341a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	691a      	ldr	r2, [r3, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	b2d2      	uxtb	r2, r2
 8003428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342e:	1c5a      	adds	r2, r3, #1
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003444:	b29b      	uxth	r3, r3
 8003446:	3b01      	subs	r3, #1
 8003448:	b29a      	uxth	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800344e:	b662      	cpsie	i
}
 8003450:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345c:	b2d2      	uxtb	r2, r2
 800345e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800347a:	b29b      	uxth	r3, r3
 800347c:	3b01      	subs	r3, #1
 800347e:	b29a      	uxth	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003484:	e0e2      	b.n	800364c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800348c:	2200      	movs	r2, #0
 800348e:	497b      	ldr	r1, [pc, #492]	; (800367c <HAL_I2C_Mem_Read+0x4c4>)
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 fcf5 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e0e9      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034b0:	b672      	cpsid	i
}
 80034b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034dc:	b29b      	uxth	r3, r3
 80034de:	3b01      	subs	r3, #1
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80034e6:	4b66      	ldr	r3, [pc, #408]	; (8003680 <HAL_I2C_Mem_Read+0x4c8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	08db      	lsrs	r3, r3, #3
 80034ec:	4a65      	ldr	r2, [pc, #404]	; (8003684 <HAL_I2C_Mem_Read+0x4cc>)
 80034ee:	fba2 2303 	umull	r2, r3, r2, r3
 80034f2:	0a1a      	lsrs	r2, r3, #8
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	00da      	lsls	r2, r3, #3
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	3b01      	subs	r3, #1
 8003504:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d118      	bne.n	800353e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f043 0220 	orr.w	r2, r3, #32
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800352e:	b662      	cpsie	i
}
 8003530:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e09a      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b04      	cmp	r3, #4
 800354a:	d1d9      	bne.n	8003500 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800355a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800358e:	b662      	cpsie	i
}
 8003590:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	b2d2      	uxtb	r2, r2
 800359e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ae:	3b01      	subs	r3, #1
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	3b01      	subs	r3, #1
 80035be:	b29a      	uxth	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035c4:	e042      	b.n	800364c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 fe02 	bl	80041d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e04c      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f6:	3b01      	subs	r3, #1
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	f003 0304 	and.w	r3, r3, #4
 8003616:	2b04      	cmp	r3, #4
 8003618:	d118      	bne.n	800364c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	691a      	ldr	r2, [r3, #16]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	b2d2      	uxtb	r2, r2
 8003626:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003650:	2b00      	cmp	r3, #0
 8003652:	f47f ae94 	bne.w	800337e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2220      	movs	r2, #32
 800365a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	e000      	b.n	8003674 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003672:	2302      	movs	r3, #2
  }
}
 8003674:	4618      	mov	r0, r3
 8003676:	3728      	adds	r7, #40	; 0x28
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	00010004 	.word	0x00010004
 8003680:	20000004 	.word	0x20000004
 8003684:	14f8b589 	.word	0x14f8b589

08003688 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	; 0x28
 800368c:	af02      	add	r7, sp, #8
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	607a      	str	r2, [r7, #4]
 8003692:	603b      	str	r3, [r7, #0]
 8003694:	460b      	mov	r3, r1
 8003696:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003698:	f7fd ff40 	bl	800151c <HAL_GetTick>
 800369c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800369e:	2300      	movs	r3, #0
 80036a0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b20      	cmp	r3, #32
 80036ac:	f040 8111 	bne.w	80038d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	2319      	movs	r3, #25
 80036b6:	2201      	movs	r2, #1
 80036b8:	4988      	ldr	r1, [pc, #544]	; (80038dc <HAL_I2C_IsDeviceReady+0x254>)
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 fbe0 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80036c6:	2302      	movs	r3, #2
 80036c8:	e104      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d101      	bne.n	80036d8 <HAL_I2C_IsDeviceReady+0x50>
 80036d4:	2302      	movs	r3, #2
 80036d6:	e0fd      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d007      	beq.n	80036fe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f042 0201 	orr.w	r2, r2, #1
 80036fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800370c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2224      	movs	r2, #36	; 0x24
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4a70      	ldr	r2, [pc, #448]	; (80038e0 <HAL_I2C_IsDeviceReady+0x258>)
 8003720:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003730:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2200      	movs	r2, #0
 800373a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 fb9e 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00d      	beq.n	8003766 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003754:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003758:	d103      	bne.n	8003762 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003760:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e0b6      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003766:	897b      	ldrh	r3, [r7, #10]
 8003768:	b2db      	uxtb	r3, r3
 800376a:	461a      	mov	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003774:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003776:	f7fd fed1 	bl	800151c <HAL_GetTick>
 800377a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b02      	cmp	r3, #2
 8003788:	bf0c      	ite	eq
 800378a:	2301      	moveq	r3, #1
 800378c:	2300      	movne	r3, #0
 800378e:	b2db      	uxtb	r3, r3
 8003790:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800379c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a0:	bf0c      	ite	eq
 80037a2:	2301      	moveq	r3, #1
 80037a4:	2300      	movne	r3, #0
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037aa:	e025      	b.n	80037f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80037ac:	f7fd feb6 	bl	800151c <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d302      	bcc.n	80037c2 <HAL_I2C_IsDeviceReady+0x13a>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d103      	bne.n	80037ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	22a0      	movs	r2, #160	; 0xa0
 80037c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	bf0c      	ite	eq
 80037d8:	2301      	moveq	r3, #1
 80037da:	2300      	movne	r3, #0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ee:	bf0c      	ite	eq
 80037f0:	2301      	moveq	r3, #1
 80037f2:	2300      	movne	r3, #0
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2ba0      	cmp	r3, #160	; 0xa0
 8003802:	d005      	beq.n	8003810 <HAL_I2C_IsDeviceReady+0x188>
 8003804:	7dfb      	ldrb	r3, [r7, #23]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d102      	bne.n	8003810 <HAL_I2C_IsDeviceReady+0x188>
 800380a:	7dbb      	ldrb	r3, [r7, #22]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0cd      	beq.n	80037ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2220      	movs	r2, #32
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b02      	cmp	r3, #2
 8003824:	d129      	bne.n	800387a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003834:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	2319      	movs	r3, #25
 8003852:	2201      	movs	r2, #1
 8003854:	4921      	ldr	r1, [pc, #132]	; (80038dc <HAL_I2C_IsDeviceReady+0x254>)
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fb12 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e036      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2220      	movs	r2, #32
 800386a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003876:	2300      	movs	r3, #0
 8003878:	e02c      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003888:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003892:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	2319      	movs	r3, #25
 800389a:	2201      	movs	r2, #1
 800389c:	490f      	ldr	r1, [pc, #60]	; (80038dc <HAL_I2C_IsDeviceReady+0x254>)
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 faee 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e012      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	3301      	adds	r3, #1
 80038b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	f4ff af32 	bcc.w	8003722 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80038d2:	2302      	movs	r3, #2
  }
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3720      	adds	r7, #32
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	00100002 	.word	0x00100002
 80038e0:	ffff0000 	.word	0xffff0000

080038e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b088      	sub	sp, #32
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	607a      	str	r2, [r7, #4]
 80038ee:	603b      	str	r3, [r7, #0]
 80038f0:	460b      	mov	r3, r1
 80038f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d006      	beq.n	800390e <I2C_MasterRequestWrite+0x2a>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d003      	beq.n	800390e <I2C_MasterRequestWrite+0x2a>
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800390c:	d108      	bne.n	8003920 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	e00b      	b.n	8003938 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003924:	2b12      	cmp	r3, #18
 8003926:	d107      	bne.n	8003938 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003936:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 fa9b 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00d      	beq.n	800396c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800395a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800395e:	d103      	bne.n	8003968 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003966:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e035      	b.n	80039d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003974:	d108      	bne.n	8003988 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003976:	897b      	ldrh	r3, [r7, #10]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003984:	611a      	str	r2, [r3, #16]
 8003986:	e01b      	b.n	80039c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003988:	897b      	ldrh	r3, [r7, #10]
 800398a:	11db      	asrs	r3, r3, #7
 800398c:	b2db      	uxtb	r3, r3
 800398e:	f003 0306 	and.w	r3, r3, #6
 8003992:	b2db      	uxtb	r3, r3
 8003994:	f063 030f 	orn	r3, r3, #15
 8003998:	b2da      	uxtb	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	490e      	ldr	r1, [pc, #56]	; (80039e0 <I2C_MasterRequestWrite+0xfc>)
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 fae4 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e010      	b.n	80039d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039b6:	897b      	ldrh	r3, [r7, #10]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	4907      	ldr	r1, [pc, #28]	; (80039e4 <I2C_MasterRequestWrite+0x100>)
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 fad4 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	00010008 	.word	0x00010008
 80039e4:	00010002 	.word	0x00010002

080039e8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	607a      	str	r2, [r7, #4]
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	460b      	mov	r3, r1
 80039f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a0c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d006      	beq.n	8003a22 <I2C_MasterRequestRead+0x3a>
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d003      	beq.n	8003a22 <I2C_MasterRequestRead+0x3a>
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a20:	d108      	bne.n	8003a34 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	e00b      	b.n	8003a4c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a38:	2b11      	cmp	r3, #17
 8003a3a:	d107      	bne.n	8003a4c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f000 fa11 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00d      	beq.n	8003a80 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a72:	d103      	bne.n	8003a7c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e079      	b.n	8003b74 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a88:	d108      	bne.n	8003a9c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a8a:	897b      	ldrh	r3, [r7, #10]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	f043 0301 	orr.w	r3, r3, #1
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	611a      	str	r2, [r3, #16]
 8003a9a:	e05f      	b.n	8003b5c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a9c:	897b      	ldrh	r3, [r7, #10]
 8003a9e:	11db      	asrs	r3, r3, #7
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	f003 0306 	and.w	r3, r3, #6
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	f063 030f 	orn	r3, r3, #15
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	4930      	ldr	r1, [pc, #192]	; (8003b7c <I2C_MasterRequestRead+0x194>)
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fa5a 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e054      	b.n	8003b74 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003aca:	897b      	ldrh	r3, [r7, #10]
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	4929      	ldr	r1, [pc, #164]	; (8003b80 <I2C_MasterRequestRead+0x198>)
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 fa4a 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e044      	b.n	8003b74 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aea:	2300      	movs	r3, #0
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	613b      	str	r3, [r7, #16]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	613b      	str	r3, [r7, #16]
 8003afe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b0e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f000 f9af 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00d      	beq.n	8003b44 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b36:	d103      	bne.n	8003b40 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b3e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e017      	b.n	8003b74 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003b44:	897b      	ldrh	r3, [r7, #10]
 8003b46:	11db      	asrs	r3, r3, #7
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	f003 0306 	and.w	r3, r3, #6
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	f063 030e 	orn	r3, r3, #14
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	4907      	ldr	r1, [pc, #28]	; (8003b80 <I2C_MasterRequestRead+0x198>)
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 fa06 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e000      	b.n	8003b74 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	00010008 	.word	0x00010008
 8003b80:	00010002 	.word	0x00010002

08003b84 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af02      	add	r7, sp, #8
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	4608      	mov	r0, r1
 8003b8e:	4611      	mov	r1, r2
 8003b90:	461a      	mov	r2, r3
 8003b92:	4603      	mov	r3, r0
 8003b94:	817b      	strh	r3, [r7, #10]
 8003b96:	460b      	mov	r3, r1
 8003b98:	813b      	strh	r3, [r7, #8]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f960 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00d      	beq.n	8003be2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bd4:	d103      	bne.n	8003bde <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bdc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e05f      	b.n	8003ca2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003be2:	897b      	ldrh	r3, [r7, #10]
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	461a      	mov	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bf0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf4:	6a3a      	ldr	r2, [r7, #32]
 8003bf6:	492d      	ldr	r1, [pc, #180]	; (8003cac <I2C_RequestMemoryWrite+0x128>)
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f000 f9bb 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e04c      	b.n	8003ca2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c20:	6a39      	ldr	r1, [r7, #32]
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 fa46 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00d      	beq.n	8003c4a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d107      	bne.n	8003c46 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e02b      	b.n	8003ca2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c4a:	88fb      	ldrh	r3, [r7, #6]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d105      	bne.n	8003c5c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c50:	893b      	ldrh	r3, [r7, #8]
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	611a      	str	r2, [r3, #16]
 8003c5a:	e021      	b.n	8003ca0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c5c:	893b      	ldrh	r3, [r7, #8]
 8003c5e:	0a1b      	lsrs	r3, r3, #8
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	b2da      	uxtb	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6c:	6a39      	ldr	r1, [r7, #32]
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 fa20 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00d      	beq.n	8003c96 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d107      	bne.n	8003c92 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e005      	b.n	8003ca2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c96:	893b      	ldrh	r3, [r7, #8]
 8003c98:	b2da      	uxtb	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3718      	adds	r7, #24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	00010002 	.word	0x00010002

08003cb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	4608      	mov	r0, r1
 8003cba:	4611      	mov	r1, r2
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	817b      	strh	r3, [r7, #10]
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	813b      	strh	r3, [r7, #8]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cd8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ce8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	6a3b      	ldr	r3, [r7, #32]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 f8c2 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00d      	beq.n	8003d1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d10:	d103      	bne.n	8003d1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e0aa      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d1e:	897b      	ldrh	r3, [r7, #10]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	461a      	mov	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	6a3a      	ldr	r2, [r7, #32]
 8003d32:	4952      	ldr	r1, [pc, #328]	; (8003e7c <I2C_RequestMemoryRead+0x1cc>)
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f91d 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e097      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d44:	2300      	movs	r3, #0
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d5c:	6a39      	ldr	r1, [r7, #32]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f9a8 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d107      	bne.n	8003d82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e076      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d86:	88fb      	ldrh	r3, [r7, #6]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d105      	bne.n	8003d98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d8c:	893b      	ldrh	r3, [r7, #8]
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	611a      	str	r2, [r3, #16]
 8003d96:	e021      	b.n	8003ddc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d98:	893b      	ldrh	r3, [r7, #8]
 8003d9a:	0a1b      	lsrs	r3, r3, #8
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da8:	6a39      	ldr	r1, [r7, #32]
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f982 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d107      	bne.n	8003dce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e050      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd2:	893b      	ldrh	r3, [r7, #8]
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dde:	6a39      	ldr	r1, [r7, #32]
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 f967 	bl	80040b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00d      	beq.n	8003e08 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d107      	bne.n	8003e04 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e035      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e16:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f000 f82b 	bl	8003e80 <I2C_WaitOnFlagUntilTimeout>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00d      	beq.n	8003e4c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e3e:	d103      	bne.n	8003e48 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e013      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e4c:	897b      	ldrh	r3, [r7, #10]
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	6a3a      	ldr	r2, [r7, #32]
 8003e60:	4906      	ldr	r1, [pc, #24]	; (8003e7c <I2C_RequestMemoryRead+0x1cc>)
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f886 	bl	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	00010002 	.word	0x00010002

08003e80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e90:	e048      	b.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d044      	beq.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9a:	f7fd fb3f 	bl	800151c <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d302      	bcc.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d139      	bne.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	0c1b      	lsrs	r3, r3, #16
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d10d      	bne.n	8003ed6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	43da      	mvns	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	e00c      	b.n	8003ef0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	43da      	mvns	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d116      	bne.n	8003f24 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f10:	f043 0220 	orr.w	r2, r3, #32
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e023      	b.n	8003f6c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	0c1b      	lsrs	r3, r3, #16
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d10d      	bne.n	8003f4a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	43da      	mvns	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	bf0c      	ite	eq
 8003f40:	2301      	moveq	r3, #1
 8003f42:	2300      	movne	r3, #0
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	461a      	mov	r2, r3
 8003f48:	e00c      	b.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	43da      	mvns	r2, r3
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	4013      	ands	r3, r2
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	bf0c      	ite	eq
 8003f5c:	2301      	moveq	r3, #1
 8003f5e:	2300      	movne	r3, #0
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	461a      	mov	r2, r3
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d093      	beq.n	8003e92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
 8003f80:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f82:	e071      	b.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f92:	d123      	bne.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e067      	b.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe2:	d041      	beq.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe4:	f7fd fa9a 	bl	800151c <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d302      	bcc.n	8003ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d136      	bne.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	0c1b      	lsrs	r3, r3, #16
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b01      	cmp	r3, #1
 8004002:	d10c      	bne.n	800401e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	43da      	mvns	r2, r3
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	4013      	ands	r3, r2
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	bf14      	ite	ne
 8004016:	2301      	movne	r3, #1
 8004018:	2300      	moveq	r3, #0
 800401a:	b2db      	uxtb	r3, r3
 800401c:	e00b      	b.n	8004036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	43da      	mvns	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4013      	ands	r3, r2
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	bf14      	ite	ne
 8004030:	2301      	movne	r3, #1
 8004032:	2300      	moveq	r3, #0
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d016      	beq.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	f043 0220 	orr.w	r2, r3, #32
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e021      	b.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	0c1b      	lsrs	r3, r3, #16
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b01      	cmp	r3, #1
 8004070:	d10c      	bne.n	800408c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	43da      	mvns	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	4013      	ands	r3, r2
 800407e:	b29b      	uxth	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	bf14      	ite	ne
 8004084:	2301      	movne	r3, #1
 8004086:	2300      	moveq	r3, #0
 8004088:	b2db      	uxtb	r3, r3
 800408a:	e00b      	b.n	80040a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	43da      	mvns	r2, r3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	4013      	ands	r3, r2
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	bf14      	ite	ne
 800409e:	2301      	movne	r3, #1
 80040a0:	2300      	moveq	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f47f af6d 	bne.w	8003f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040c0:	e034      	b.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 f8e3 	bl	800428e <I2C_IsAcknowledgeFailed>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e034      	b.n	800413c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d8:	d028      	beq.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040da:	f7fd fa1f 	bl	800151c <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d302      	bcc.n	80040f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d11d      	bne.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040fa:	2b80      	cmp	r3, #128	; 0x80
 80040fc:	d016      	beq.n	800412c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004118:	f043 0220 	orr.w	r2, r3, #32
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e007      	b.n	800413c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004136:	2b80      	cmp	r3, #128	; 0x80
 8004138:	d1c3      	bne.n	80040c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004150:	e034      	b.n	80041bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f000 f89b 	bl	800428e <I2C_IsAcknowledgeFailed>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e034      	b.n	80041cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004168:	d028      	beq.n	80041bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800416a:	f7fd f9d7 	bl	800151c <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	429a      	cmp	r2, r3
 8004178:	d302      	bcc.n	8004180 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d11d      	bne.n	80041bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	f003 0304 	and.w	r3, r3, #4
 800418a:	2b04      	cmp	r3, #4
 800418c:	d016      	beq.n	80041bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2220      	movs	r2, #32
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a8:	f043 0220 	orr.w	r2, r3, #32
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e007      	b.n	80041cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	f003 0304 	and.w	r3, r3, #4
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d1c3      	bne.n	8004152 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041e0:	e049      	b.n	8004276 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	f003 0310 	and.w	r3, r3, #16
 80041ec:	2b10      	cmp	r3, #16
 80041ee:	d119      	bne.n	8004224 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f06f 0210 	mvn.w	r2, #16
 80041f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e030      	b.n	8004286 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004224:	f7fd f97a 	bl	800151c <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	68ba      	ldr	r2, [r7, #8]
 8004230:	429a      	cmp	r2, r3
 8004232:	d302      	bcc.n	800423a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d11d      	bne.n	8004276 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004244:	2b40      	cmp	r3, #64	; 0x40
 8004246:	d016      	beq.n	8004276 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	f043 0220 	orr.w	r2, r3, #32
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e007      	b.n	8004286 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004280:	2b40      	cmp	r3, #64	; 0x40
 8004282:	d1ae      	bne.n	80041e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3710      	adds	r7, #16
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042a4:	d11b      	bne.n	80042de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	f043 0204 	orr.w	r2, r3, #4
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bc80      	pop	{r7}
 80042e8:	4770      	bx	lr
	...

080042ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e272      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 8087 	beq.w	800441a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800430c:	4b92      	ldr	r3, [pc, #584]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f003 030c 	and.w	r3, r3, #12
 8004314:	2b04      	cmp	r3, #4
 8004316:	d00c      	beq.n	8004332 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004318:	4b8f      	ldr	r3, [pc, #572]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f003 030c 	and.w	r3, r3, #12
 8004320:	2b08      	cmp	r3, #8
 8004322:	d112      	bne.n	800434a <HAL_RCC_OscConfig+0x5e>
 8004324:	4b8c      	ldr	r3, [pc, #560]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800432c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004330:	d10b      	bne.n	800434a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004332:	4b89      	ldr	r3, [pc, #548]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d06c      	beq.n	8004418 <HAL_RCC_OscConfig+0x12c>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d168      	bne.n	8004418 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e24c      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004352:	d106      	bne.n	8004362 <HAL_RCC_OscConfig+0x76>
 8004354:	4b80      	ldr	r3, [pc, #512]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a7f      	ldr	r2, [pc, #508]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800435a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800435e:	6013      	str	r3, [r2, #0]
 8004360:	e02e      	b.n	80043c0 <HAL_RCC_OscConfig+0xd4>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10c      	bne.n	8004384 <HAL_RCC_OscConfig+0x98>
 800436a:	4b7b      	ldr	r3, [pc, #492]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a7a      	ldr	r2, [pc, #488]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004370:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	4b78      	ldr	r3, [pc, #480]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a77      	ldr	r2, [pc, #476]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800437c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	e01d      	b.n	80043c0 <HAL_RCC_OscConfig+0xd4>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800438c:	d10c      	bne.n	80043a8 <HAL_RCC_OscConfig+0xbc>
 800438e:	4b72      	ldr	r3, [pc, #456]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a71      	ldr	r2, [pc, #452]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004398:	6013      	str	r3, [r2, #0]
 800439a:	4b6f      	ldr	r3, [pc, #444]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a6e      	ldr	r2, [pc, #440]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80043a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	e00b      	b.n	80043c0 <HAL_RCC_OscConfig+0xd4>
 80043a8:	4b6b      	ldr	r3, [pc, #428]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a6a      	ldr	r2, [pc, #424]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80043ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043b2:	6013      	str	r3, [r2, #0]
 80043b4:	4b68      	ldr	r3, [pc, #416]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a67      	ldr	r2, [pc, #412]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80043ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d013      	beq.n	80043f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c8:	f7fd f8a8 	bl	800151c <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ce:	e008      	b.n	80043e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043d0:	f7fd f8a4 	bl	800151c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b64      	cmp	r3, #100	; 0x64
 80043dc:	d901      	bls.n	80043e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e200      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043e2:	4b5d      	ldr	r3, [pc, #372]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d0f0      	beq.n	80043d0 <HAL_RCC_OscConfig+0xe4>
 80043ee:	e014      	b.n	800441a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f0:	f7fd f894 	bl	800151c <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f8:	f7fd f890 	bl	800151c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b64      	cmp	r3, #100	; 0x64
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e1ec      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800440a:	4b53      	ldr	r3, [pc, #332]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1f0      	bne.n	80043f8 <HAL_RCC_OscConfig+0x10c>
 8004416:	e000      	b.n	800441a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004418:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d063      	beq.n	80044ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004426:	4b4c      	ldr	r3, [pc, #304]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f003 030c 	and.w	r3, r3, #12
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00b      	beq.n	800444a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004432:	4b49      	ldr	r3, [pc, #292]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f003 030c 	and.w	r3, r3, #12
 800443a:	2b08      	cmp	r3, #8
 800443c:	d11c      	bne.n	8004478 <HAL_RCC_OscConfig+0x18c>
 800443e:	4b46      	ldr	r3, [pc, #280]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d116      	bne.n	8004478 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800444a:	4b43      	ldr	r3, [pc, #268]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d005      	beq.n	8004462 <HAL_RCC_OscConfig+0x176>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d001      	beq.n	8004462 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e1c0      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004462:	4b3d      	ldr	r3, [pc, #244]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	4939      	ldr	r1, [pc, #228]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004472:	4313      	orrs	r3, r2
 8004474:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004476:	e03a      	b.n	80044ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d020      	beq.n	80044c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004480:	4b36      	ldr	r3, [pc, #216]	; (800455c <HAL_RCC_OscConfig+0x270>)
 8004482:	2201      	movs	r2, #1
 8004484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004486:	f7fd f849 	bl	800151c <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448e:	f7fd f845 	bl	800151c <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e1a1      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044a0:	4b2d      	ldr	r3, [pc, #180]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ac:	4b2a      	ldr	r3, [pc, #168]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	4927      	ldr	r1, [pc, #156]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	600b      	str	r3, [r1, #0]
 80044c0:	e015      	b.n	80044ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044c2:	4b26      	ldr	r3, [pc, #152]	; (800455c <HAL_RCC_OscConfig+0x270>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c8:	f7fd f828 	bl	800151c <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d0:	f7fd f824 	bl	800151c <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e180      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044e2:	4b1d      	ldr	r3, [pc, #116]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f0      	bne.n	80044d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d03a      	beq.n	8004570 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d019      	beq.n	8004536 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004502:	4b17      	ldr	r3, [pc, #92]	; (8004560 <HAL_RCC_OscConfig+0x274>)
 8004504:	2201      	movs	r2, #1
 8004506:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004508:	f7fd f808 	bl	800151c <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004510:	f7fd f804 	bl	800151c <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e160      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004522:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <HAL_RCC_OscConfig+0x26c>)
 8004524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800452e:	2001      	movs	r0, #1
 8004530:	f000 face 	bl	8004ad0 <RCC_Delay>
 8004534:	e01c      	b.n	8004570 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004536:	4b0a      	ldr	r3, [pc, #40]	; (8004560 <HAL_RCC_OscConfig+0x274>)
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800453c:	f7fc ffee 	bl	800151c <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004542:	e00f      	b.n	8004564 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004544:	f7fc ffea 	bl	800151c <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d908      	bls.n	8004564 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e146      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
 8004556:	bf00      	nop
 8004558:	40021000 	.word	0x40021000
 800455c:	42420000 	.word	0x42420000
 8004560:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004564:	4b92      	ldr	r3, [pc, #584]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1e9      	bne.n	8004544 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 80a6 	beq.w	80046ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800457e:	2300      	movs	r3, #0
 8004580:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004582:	4b8b      	ldr	r3, [pc, #556]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10d      	bne.n	80045aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800458e:	4b88      	ldr	r3, [pc, #544]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	4a87      	ldr	r2, [pc, #540]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004598:	61d3      	str	r3, [r2, #28]
 800459a:	4b85      	ldr	r3, [pc, #532]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a2:	60bb      	str	r3, [r7, #8]
 80045a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045a6:	2301      	movs	r3, #1
 80045a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045aa:	4b82      	ldr	r3, [pc, #520]	; (80047b4 <HAL_RCC_OscConfig+0x4c8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d118      	bne.n	80045e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045b6:	4b7f      	ldr	r3, [pc, #508]	; (80047b4 <HAL_RCC_OscConfig+0x4c8>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a7e      	ldr	r2, [pc, #504]	; (80047b4 <HAL_RCC_OscConfig+0x4c8>)
 80045bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045c2:	f7fc ffab 	bl	800151c <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ca:	f7fc ffa7 	bl	800151c <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b64      	cmp	r3, #100	; 0x64
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e103      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045dc:	4b75      	ldr	r3, [pc, #468]	; (80047b4 <HAL_RCC_OscConfig+0x4c8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0f0      	beq.n	80045ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d106      	bne.n	80045fe <HAL_RCC_OscConfig+0x312>
 80045f0:	4b6f      	ldr	r3, [pc, #444]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	4a6e      	ldr	r2, [pc, #440]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 80045f6:	f043 0301 	orr.w	r3, r3, #1
 80045fa:	6213      	str	r3, [r2, #32]
 80045fc:	e02d      	b.n	800465a <HAL_RCC_OscConfig+0x36e>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10c      	bne.n	8004620 <HAL_RCC_OscConfig+0x334>
 8004606:	4b6a      	ldr	r3, [pc, #424]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	4a69      	ldr	r2, [pc, #420]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800460c:	f023 0301 	bic.w	r3, r3, #1
 8004610:	6213      	str	r3, [r2, #32]
 8004612:	4b67      	ldr	r3, [pc, #412]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	4a66      	ldr	r2, [pc, #408]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004618:	f023 0304 	bic.w	r3, r3, #4
 800461c:	6213      	str	r3, [r2, #32]
 800461e:	e01c      	b.n	800465a <HAL_RCC_OscConfig+0x36e>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	2b05      	cmp	r3, #5
 8004626:	d10c      	bne.n	8004642 <HAL_RCC_OscConfig+0x356>
 8004628:	4b61      	ldr	r3, [pc, #388]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	4a60      	ldr	r2, [pc, #384]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800462e:	f043 0304 	orr.w	r3, r3, #4
 8004632:	6213      	str	r3, [r2, #32]
 8004634:	4b5e      	ldr	r3, [pc, #376]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	4a5d      	ldr	r2, [pc, #372]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800463a:	f043 0301 	orr.w	r3, r3, #1
 800463e:	6213      	str	r3, [r2, #32]
 8004640:	e00b      	b.n	800465a <HAL_RCC_OscConfig+0x36e>
 8004642:	4b5b      	ldr	r3, [pc, #364]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	4a5a      	ldr	r2, [pc, #360]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004648:	f023 0301 	bic.w	r3, r3, #1
 800464c:	6213      	str	r3, [r2, #32]
 800464e:	4b58      	ldr	r3, [pc, #352]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	4a57      	ldr	r2, [pc, #348]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004654:	f023 0304 	bic.w	r3, r3, #4
 8004658:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d015      	beq.n	800468e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004662:	f7fc ff5b 	bl	800151c <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004668:	e00a      	b.n	8004680 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466a:	f7fc ff57 	bl	800151c <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	f241 3288 	movw	r2, #5000	; 0x1388
 8004678:	4293      	cmp	r3, r2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e0b1      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004680:	4b4b      	ldr	r3, [pc, #300]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	f003 0302 	and.w	r3, r3, #2
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0ee      	beq.n	800466a <HAL_RCC_OscConfig+0x37e>
 800468c:	e014      	b.n	80046b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800468e:	f7fc ff45 	bl	800151c <HAL_GetTick>
 8004692:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004694:	e00a      	b.n	80046ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004696:	f7fc ff41 	bl	800151c <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e09b      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ac:	4b40      	ldr	r3, [pc, #256]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1ee      	bne.n	8004696 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80046b8:	7dfb      	ldrb	r3, [r7, #23]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d105      	bne.n	80046ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046be:	4b3c      	ldr	r3, [pc, #240]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	4a3b      	ldr	r2, [pc, #236]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 80046c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	69db      	ldr	r3, [r3, #28]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 8087 	beq.w	80047e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046d4:	4b36      	ldr	r3, [pc, #216]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 030c 	and.w	r3, r3, #12
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d061      	beq.n	80047a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69db      	ldr	r3, [r3, #28]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d146      	bne.n	8004776 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e8:	4b33      	ldr	r3, [pc, #204]	; (80047b8 <HAL_RCC_OscConfig+0x4cc>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ee:	f7fc ff15 	bl	800151c <HAL_GetTick>
 80046f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f4:	e008      	b.n	8004708 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f6:	f7fc ff11 	bl	800151c <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e06d      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004708:	4b29      	ldr	r3, [pc, #164]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1f0      	bne.n	80046f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a1b      	ldr	r3, [r3, #32]
 8004718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800471c:	d108      	bne.n	8004730 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800471e:	4b24      	ldr	r3, [pc, #144]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	4921      	ldr	r1, [pc, #132]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800472c:	4313      	orrs	r3, r2
 800472e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004730:	4b1f      	ldr	r3, [pc, #124]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a19      	ldr	r1, [r3, #32]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	430b      	orrs	r3, r1
 8004742:	491b      	ldr	r1, [pc, #108]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004748:	4b1b      	ldr	r3, [pc, #108]	; (80047b8 <HAL_RCC_OscConfig+0x4cc>)
 800474a:	2201      	movs	r2, #1
 800474c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800474e:	f7fc fee5 	bl	800151c <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004756:	f7fc fee1 	bl	800151c <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e03d      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004768:	4b11      	ldr	r3, [pc, #68]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0f0      	beq.n	8004756 <HAL_RCC_OscConfig+0x46a>
 8004774:	e035      	b.n	80047e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004776:	4b10      	ldr	r3, [pc, #64]	; (80047b8 <HAL_RCC_OscConfig+0x4cc>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fc fece 	bl	800151c <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004784:	f7fc feca 	bl	800151c <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e026      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004796:	4b06      	ldr	r3, [pc, #24]	; (80047b0 <HAL_RCC_OscConfig+0x4c4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x498>
 80047a2:	e01e      	b.n	80047e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d107      	bne.n	80047bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e019      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
 80047b0:	40021000 	.word	0x40021000
 80047b4:	40007000 	.word	0x40007000
 80047b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047bc:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <HAL_RCC_OscConfig+0x500>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d106      	bne.n	80047de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047da:	429a      	cmp	r2, r3
 80047dc:	d001      	beq.n	80047e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40021000 	.word	0x40021000

080047f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e0d0      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004804:	4b6a      	ldr	r3, [pc, #424]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	429a      	cmp	r2, r3
 8004810:	d910      	bls.n	8004834 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004812:	4b67      	ldr	r3, [pc, #412]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f023 0207 	bic.w	r2, r3, #7
 800481a:	4965      	ldr	r1, [pc, #404]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	4313      	orrs	r3, r2
 8004820:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004822:	4b63      	ldr	r3, [pc, #396]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e0b8      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d020      	beq.n	8004882 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	2b00      	cmp	r3, #0
 800484a:	d005      	beq.n	8004858 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800484c:	4b59      	ldr	r3, [pc, #356]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	4a58      	ldr	r2, [pc, #352]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004852:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004856:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0308 	and.w	r3, r3, #8
 8004860:	2b00      	cmp	r3, #0
 8004862:	d005      	beq.n	8004870 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004864:	4b53      	ldr	r3, [pc, #332]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	4a52      	ldr	r2, [pc, #328]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800486a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800486e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004870:	4b50      	ldr	r3, [pc, #320]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	494d      	ldr	r1, [pc, #308]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800487e:	4313      	orrs	r3, r2
 8004880:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d040      	beq.n	8004910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d107      	bne.n	80048a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004896:	4b47      	ldr	r3, [pc, #284]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d115      	bne.n	80048ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e07f      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d107      	bne.n	80048be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ae:	4b41      	ldr	r3, [pc, #260]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d109      	bne.n	80048ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e073      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048be:	4b3d      	ldr	r3, [pc, #244]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e06b      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ce:	4b39      	ldr	r3, [pc, #228]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f023 0203 	bic.w	r2, r3, #3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	4936      	ldr	r1, [pc, #216]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048e0:	f7fc fe1c 	bl	800151c <HAL_GetTick>
 80048e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048e6:	e00a      	b.n	80048fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e8:	f7fc fe18 	bl	800151c <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e053      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fe:	4b2d      	ldr	r3, [pc, #180]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f003 020c 	and.w	r2, r3, #12
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	429a      	cmp	r2, r3
 800490e:	d1eb      	bne.n	80048e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004910:	4b27      	ldr	r3, [pc, #156]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	429a      	cmp	r2, r3
 800491c:	d210      	bcs.n	8004940 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491e:	4b24      	ldr	r3, [pc, #144]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f023 0207 	bic.w	r2, r3, #7
 8004926:	4922      	ldr	r1, [pc, #136]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	4313      	orrs	r3, r2
 800492c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800492e:	4b20      	ldr	r3, [pc, #128]	; (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0307 	and.w	r3, r3, #7
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	429a      	cmp	r2, r3
 800493a:	d001      	beq.n	8004940 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e032      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b00      	cmp	r3, #0
 800494a:	d008      	beq.n	800495e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800494c:	4b19      	ldr	r3, [pc, #100]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	4916      	ldr	r1, [pc, #88]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800495a:	4313      	orrs	r3, r2
 800495c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d009      	beq.n	800497e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800496a:	4b12      	ldr	r3, [pc, #72]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	490e      	ldr	r1, [pc, #56]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 800497a:	4313      	orrs	r3, r2
 800497c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800497e:	f000 f821 	bl	80049c4 <HAL_RCC_GetSysClockFreq>
 8004982:	4602      	mov	r2, r0
 8004984:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	091b      	lsrs	r3, r3, #4
 800498a:	f003 030f 	and.w	r3, r3, #15
 800498e:	490a      	ldr	r1, [pc, #40]	; (80049b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004990:	5ccb      	ldrb	r3, [r1, r3]
 8004992:	fa22 f303 	lsr.w	r3, r2, r3
 8004996:	4a09      	ldr	r2, [pc, #36]	; (80049bc <HAL_RCC_ClockConfig+0x1cc>)
 8004998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800499a:	4b09      	ldr	r3, [pc, #36]	; (80049c0 <HAL_RCC_ClockConfig+0x1d0>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fc fd7a 	bl	8001498 <HAL_InitTick>

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40022000 	.word	0x40022000
 80049b4:	40021000 	.word	0x40021000
 80049b8:	08006368 	.word	0x08006368
 80049bc:	20000004 	.word	0x20000004
 80049c0:	20000008 	.word	0x20000008

080049c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	2300      	movs	r3, #0
 80049d0:	60bb      	str	r3, [r7, #8]
 80049d2:	2300      	movs	r3, #0
 80049d4:	617b      	str	r3, [r7, #20]
 80049d6:	2300      	movs	r3, #0
 80049d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80049da:	2300      	movs	r3, #0
 80049dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80049de:	4b1e      	ldr	r3, [pc, #120]	; (8004a58 <HAL_RCC_GetSysClockFreq+0x94>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f003 030c 	and.w	r3, r3, #12
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d002      	beq.n	80049f4 <HAL_RCC_GetSysClockFreq+0x30>
 80049ee:	2b08      	cmp	r3, #8
 80049f0:	d003      	beq.n	80049fa <HAL_RCC_GetSysClockFreq+0x36>
 80049f2:	e027      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049f4:	4b19      	ldr	r3, [pc, #100]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x98>)
 80049f6:	613b      	str	r3, [r7, #16]
      break;
 80049f8:	e027      	b.n	8004a4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	0c9b      	lsrs	r3, r3, #18
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	4a17      	ldr	r2, [pc, #92]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a04:	5cd3      	ldrb	r3, [r2, r3]
 8004a06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d010      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a12:	4b11      	ldr	r3, [pc, #68]	; (8004a58 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	0c5b      	lsrs	r3, r3, #17
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	4a11      	ldr	r2, [pc, #68]	; (8004a64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a1e:	5cd3      	ldrb	r3, [r2, r3]
 8004a20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a0d      	ldr	r2, [pc, #52]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x98>)
 8004a26:	fb03 f202 	mul.w	r2, r3, r2
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	e004      	b.n	8004a3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a0c      	ldr	r2, [pc, #48]	; (8004a68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a38:	fb02 f303 	mul.w	r3, r2, r3
 8004a3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	613b      	str	r3, [r7, #16]
      break;
 8004a42:	e002      	b.n	8004a4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a44:	4b05      	ldr	r3, [pc, #20]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x98>)
 8004a46:	613b      	str	r3, [r7, #16]
      break;
 8004a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a4a:	693b      	ldr	r3, [r7, #16]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	371c      	adds	r7, #28
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	007a1200 	.word	0x007a1200
 8004a60:	08006380 	.word	0x08006380
 8004a64:	08006390 	.word	0x08006390
 8004a68:	003d0900 	.word	0x003d0900

08004a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a70:	4b02      	ldr	r3, [pc, #8]	; (8004a7c <HAL_RCC_GetHCLKFreq+0x10>)
 8004a72:	681b      	ldr	r3, [r3, #0]
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bc80      	pop	{r7}
 8004a7a:	4770      	bx	lr
 8004a7c:	20000004 	.word	0x20000004

08004a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a84:	f7ff fff2 	bl	8004a6c <HAL_RCC_GetHCLKFreq>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	0a1b      	lsrs	r3, r3, #8
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	4903      	ldr	r1, [pc, #12]	; (8004aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a96:	5ccb      	ldrb	r3, [r1, r3]
 8004a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	08006378 	.word	0x08006378

08004aa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004aac:	f7ff ffde 	bl	8004a6c <HAL_RCC_GetHCLKFreq>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	4b05      	ldr	r3, [pc, #20]	; (8004ac8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	0adb      	lsrs	r3, r3, #11
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	4903      	ldr	r1, [pc, #12]	; (8004acc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004abe:	5ccb      	ldrb	r3, [r1, r3]
 8004ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	08006378 	.word	0x08006378

08004ad0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ad8:	4b0a      	ldr	r3, [pc, #40]	; (8004b04 <RCC_Delay+0x34>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a0a      	ldr	r2, [pc, #40]	; (8004b08 <RCC_Delay+0x38>)
 8004ade:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae2:	0a5b      	lsrs	r3, r3, #9
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
 8004aea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004aec:	bf00      	nop
  }
  while (Delay --);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	1e5a      	subs	r2, r3, #1
 8004af2:	60fa      	str	r2, [r7, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1f9      	bne.n	8004aec <RCC_Delay+0x1c>
}
 8004af8:	bf00      	nop
 8004afa:	bf00      	nop
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bc80      	pop	{r7}
 8004b02:	4770      	bx	lr
 8004b04:	20000004 	.word	0x20000004
 8004b08:	10624dd3 	.word	0x10624dd3

08004b0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e076      	b.n	8004c0c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d108      	bne.n	8004b38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b2e:	d009      	beq.n	8004b44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	61da      	str	r2, [r3, #28]
 8004b36:	e005      	b.n	8004b44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d106      	bne.n	8004b64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7fc fb50 	bl	8001204 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc8:	ea42 0103 	orr.w	r1, r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	0c1a      	lsrs	r2, r3, #16
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f002 0204 	and.w	r2, r2, #4
 8004bea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69da      	ldr	r2, [r3, #28]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bfa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3708      	adds	r7, #8
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	603b      	str	r3, [r7, #0]
 8004c20:	4613      	mov	r3, r2
 8004c22:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c24:	2300      	movs	r3, #0
 8004c26:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d101      	bne.n	8004c36 <HAL_SPI_Transmit+0x22>
 8004c32:	2302      	movs	r3, #2
 8004c34:	e12d      	b.n	8004e92 <HAL_SPI_Transmit+0x27e>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c3e:	f7fc fc6d 	bl	800151c <HAL_GetTick>
 8004c42:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004c44:	88fb      	ldrh	r3, [r7, #6]
 8004c46:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d002      	beq.n	8004c5a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004c54:	2302      	movs	r3, #2
 8004c56:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c58:	e116      	b.n	8004e88 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <HAL_SPI_Transmit+0x52>
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d102      	bne.n	8004c6c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c6a:	e10d      	b.n	8004e88 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2203      	movs	r2, #3
 8004c70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	88fa      	ldrh	r2, [r7, #6]
 8004c84:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	88fa      	ldrh	r2, [r7, #6]
 8004c8a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb2:	d10f      	bne.n	8004cd4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cc2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cd2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cde:	2b40      	cmp	r3, #64	; 0x40
 8004ce0:	d007      	beq.n	8004cf2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cf0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cfa:	d14f      	bne.n	8004d9c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <HAL_SPI_Transmit+0xf6>
 8004d04:	8afb      	ldrh	r3, [r7, #22]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d142      	bne.n	8004d90 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0e:	881a      	ldrh	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d1a:	1c9a      	adds	r2, r3, #2
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	3b01      	subs	r3, #1
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d2e:	e02f      	b.n	8004d90 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d112      	bne.n	8004d64 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d42:	881a      	ldrh	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	1c9a      	adds	r2, r3, #2
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d62:	e015      	b.n	8004d90 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d64:	f7fc fbda 	bl	800151c <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d803      	bhi.n	8004d7c <HAL_SPI_Transmit+0x168>
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7a:	d102      	bne.n	8004d82 <HAL_SPI_Transmit+0x16e>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004d8e:	e07b      	b.n	8004e88 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1ca      	bne.n	8004d30 <HAL_SPI_Transmit+0x11c>
 8004d9a:	e050      	b.n	8004e3e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <HAL_SPI_Transmit+0x196>
 8004da4:	8afb      	ldrh	r3, [r7, #22]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d144      	bne.n	8004e34 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	330c      	adds	r3, #12
 8004db4:	7812      	ldrb	r2, [r2, #0]
 8004db6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dbc:	1c5a      	adds	r2, r3, #1
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004dd0:	e030      	b.n	8004e34 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	f003 0302 	and.w	r3, r3, #2
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d113      	bne.n	8004e08 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	330c      	adds	r3, #12
 8004dea:	7812      	ldrb	r2, [r2, #0]
 8004dec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e06:	e015      	b.n	8004e34 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e08:	f7fc fb88 	bl	800151c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d803      	bhi.n	8004e20 <HAL_SPI_Transmit+0x20c>
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1e:	d102      	bne.n	8004e26 <HAL_SPI_Transmit+0x212>
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d106      	bne.n	8004e34 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004e32:	e029      	b.n	8004e88 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1c9      	bne.n	8004dd2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	6839      	ldr	r1, [r7, #0]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fbd8 	bl	80055f8 <SPI_EndRxTxTransaction>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d002      	beq.n	8004e54 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2220      	movs	r2, #32
 8004e52:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10a      	bne.n	8004e72 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	613b      	str	r3, [r7, #16]
 8004e70:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d002      	beq.n	8004e80 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	77fb      	strb	r3, [r7, #31]
 8004e7e:	e003      	b.n	8004e88 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e90:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3720      	adds	r7, #32
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}

08004e9a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b088      	sub	sp, #32
 8004e9e:	af02      	add	r7, sp, #8
 8004ea0:	60f8      	str	r0, [r7, #12]
 8004ea2:	60b9      	str	r1, [r7, #8]
 8004ea4:	603b      	str	r3, [r7, #0]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d002      	beq.n	8004ec0 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004eba:	2302      	movs	r3, #2
 8004ebc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ebe:	e0fb      	b.n	80050b8 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ec8:	d112      	bne.n	8004ef0 <HAL_SPI_Receive+0x56>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10e      	bne.n	8004ef0 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2204      	movs	r2, #4
 8004ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004eda:	88fa      	ldrh	r2, [r7, #6]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 f8ef 	bl	80050ca <HAL_SPI_TransmitReceive>
 8004eec:	4603      	mov	r3, r0
 8004eee:	e0e8      	b.n	80050c2 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_SPI_Receive+0x64>
 8004efa:	2302      	movs	r3, #2
 8004efc:	e0e1      	b.n	80050c2 <HAL_SPI_Receive+0x228>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f06:	f7fc fb09 	bl	800151c <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <HAL_SPI_Receive+0x7e>
 8004f12:	88fb      	ldrh	r3, [r7, #6]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d102      	bne.n	8004f1e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f1c:	e0cc      	b.n	80050b8 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2204      	movs	r2, #4
 8004f22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	88fa      	ldrh	r2, [r7, #6]
 8004f36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	88fa      	ldrh	r2, [r7, #6]
 8004f3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f64:	d10f      	bne.n	8004f86 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f84:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f90:	2b40      	cmp	r3, #64	; 0x40
 8004f92:	d007      	beq.n	8004fa4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fa2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d16a      	bne.n	8005082 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004fac:	e032      	b.n	8005014 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 0301 	and.w	r3, r3, #1
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d115      	bne.n	8004fe8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f103 020c 	add.w	r2, r3, #12
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc8:	7812      	ldrb	r2, [r2, #0]
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fe6:	e015      	b.n	8005014 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fe8:	f7fc fa98 	bl	800151c <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d803      	bhi.n	8005000 <HAL_SPI_Receive+0x166>
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ffe:	d102      	bne.n	8005006 <HAL_SPI_Receive+0x16c>
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d106      	bne.n	8005014 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005012:	e051      	b.n	80050b8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005018:	b29b      	uxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1c7      	bne.n	8004fae <HAL_SPI_Receive+0x114>
 800501e:	e035      	b.n	800508c <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b01      	cmp	r3, #1
 800502c:	d113      	bne.n	8005056 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68da      	ldr	r2, [r3, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005038:	b292      	uxth	r2, r2
 800503a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005040:	1c9a      	adds	r2, r3, #2
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005054:	e015      	b.n	8005082 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005056:	f7fc fa61 	bl	800151c <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	d803      	bhi.n	800506e <HAL_SPI_Receive+0x1d4>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506c:	d102      	bne.n	8005074 <HAL_SPI_Receive+0x1da>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d106      	bne.n	8005082 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005080:	e01a      	b.n	80050b8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1c9      	bne.n	8005020 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800508c:	693a      	ldr	r2, [r7, #16]
 800508e:	6839      	ldr	r1, [r7, #0]
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 fa5f 	bl	8005554 <SPI_EndRxTransaction>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2220      	movs	r2, #32
 80050a0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	75fb      	strb	r3, [r7, #23]
 80050ae:	e003      	b.n	80050b8 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80050c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3718      	adds	r7, #24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b08c      	sub	sp, #48	; 0x30
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	60f8      	str	r0, [r7, #12]
 80050d2:	60b9      	str	r1, [r7, #8]
 80050d4:	607a      	str	r2, [r7, #4]
 80050d6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050d8:	2301      	movs	r3, #1
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80050dc:	2300      	movs	r3, #0
 80050de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_SPI_TransmitReceive+0x26>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e198      	b.n	8005422 <HAL_SPI_TransmitReceive+0x358>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050f8:	f7fc fa10 	bl	800151c <HAL_GetTick>
 80050fc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005104:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800510e:	887b      	ldrh	r3, [r7, #2]
 8005110:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005112:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005116:	2b01      	cmp	r3, #1
 8005118:	d00f      	beq.n	800513a <HAL_SPI_TransmitReceive+0x70>
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005120:	d107      	bne.n	8005132 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d103      	bne.n	8005132 <HAL_SPI_TransmitReceive+0x68>
 800512a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800512e:	2b04      	cmp	r3, #4
 8005130:	d003      	beq.n	800513a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005132:	2302      	movs	r3, #2
 8005134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005138:	e16d      	b.n	8005416 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d005      	beq.n	800514c <HAL_SPI_TransmitReceive+0x82>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <HAL_SPI_TransmitReceive+0x82>
 8005146:	887b      	ldrh	r3, [r7, #2]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d103      	bne.n	8005154 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005152:	e160      	b.n	8005416 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b04      	cmp	r3, #4
 800515e:	d003      	beq.n	8005168 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2205      	movs	r2, #5
 8005164:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	887a      	ldrh	r2, [r7, #2]
 8005178:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	887a      	ldrh	r2, [r7, #2]
 800517e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	887a      	ldrh	r2, [r7, #2]
 800518a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	887a      	ldrh	r2, [r7, #2]
 8005190:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a8:	2b40      	cmp	r3, #64	; 0x40
 80051aa:	d007      	beq.n	80051bc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051c4:	d17c      	bne.n	80052c0 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <HAL_SPI_TransmitReceive+0x10a>
 80051ce:	8b7b      	ldrh	r3, [r7, #26]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d16a      	bne.n	80052aa <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d8:	881a      	ldrh	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e4:	1c9a      	adds	r2, r3, #2
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051f8:	e057      	b.n	80052aa <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b02      	cmp	r3, #2
 8005206:	d11b      	bne.n	8005240 <HAL_SPI_TransmitReceive+0x176>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d016      	beq.n	8005240 <HAL_SPI_TransmitReceive+0x176>
 8005212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d113      	bne.n	8005240 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521c:	881a      	ldrh	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005228:	1c9a      	adds	r2, r3, #2
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005232:	b29b      	uxth	r3, r3
 8005234:	3b01      	subs	r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b01      	cmp	r3, #1
 800524c:	d119      	bne.n	8005282 <HAL_SPI_TransmitReceive+0x1b8>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d014      	beq.n	8005282 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005262:	b292      	uxth	r2, r2
 8005264:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526a:	1c9a      	adds	r2, r3, #2
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005274:	b29b      	uxth	r3, r3
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800527e:	2301      	movs	r3, #1
 8005280:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005282:	f7fc f94b 	bl	800151c <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800528e:	429a      	cmp	r2, r3
 8005290:	d80b      	bhi.n	80052aa <HAL_SPI_TransmitReceive+0x1e0>
 8005292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d007      	beq.n	80052aa <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80052a8:	e0b5      	b.n	8005416 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d1a2      	bne.n	80051fa <HAL_SPI_TransmitReceive+0x130>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d19d      	bne.n	80051fa <HAL_SPI_TransmitReceive+0x130>
 80052be:	e080      	b.n	80053c2 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d002      	beq.n	80052ce <HAL_SPI_TransmitReceive+0x204>
 80052c8:	8b7b      	ldrh	r3, [r7, #26]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d16f      	bne.n	80053ae <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	330c      	adds	r3, #12
 80052d8:	7812      	ldrb	r2, [r2, #0]
 80052da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052f4:	e05b      	b.n	80053ae <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b02      	cmp	r3, #2
 8005302:	d11c      	bne.n	800533e <HAL_SPI_TransmitReceive+0x274>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005308:	b29b      	uxth	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d017      	beq.n	800533e <HAL_SPI_TransmitReceive+0x274>
 800530e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005310:	2b01      	cmp	r3, #1
 8005312:	d114      	bne.n	800533e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	330c      	adds	r3, #12
 800531e:	7812      	ldrb	r2, [r2, #0]
 8005320:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005330:	b29b      	uxth	r3, r3
 8005332:	3b01      	subs	r3, #1
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b01      	cmp	r3, #1
 800534a:	d119      	bne.n	8005380 <HAL_SPI_TransmitReceive+0x2b6>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005350:	b29b      	uxth	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d014      	beq.n	8005380 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68da      	ldr	r2, [r3, #12]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005372:	b29b      	uxth	r3, r3
 8005374:	3b01      	subs	r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800537c:	2301      	movs	r3, #1
 800537e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005380:	f7fc f8cc 	bl	800151c <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800538c:	429a      	cmp	r2, r3
 800538e:	d803      	bhi.n	8005398 <HAL_SPI_TransmitReceive+0x2ce>
 8005390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005396:	d102      	bne.n	800539e <HAL_SPI_TransmitReceive+0x2d4>
 8005398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800539a:	2b00      	cmp	r3, #0
 800539c:	d107      	bne.n	80053ae <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80053ac:	e033      	b.n	8005416 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d19e      	bne.n	80052f6 <HAL_SPI_TransmitReceive+0x22c>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053bc:	b29b      	uxth	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d199      	bne.n	80052f6 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053c6:	68f8      	ldr	r0, [r7, #12]
 80053c8:	f000 f916 	bl	80055f8 <SPI_EndRxTxTransaction>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d006      	beq.n	80053e0 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2220      	movs	r2, #32
 80053dc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80053de:	e01a      	b.n	8005416 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10a      	bne.n	80053fe <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053e8:	2300      	movs	r3, #0
 80053ea:	617b      	str	r3, [r7, #20]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	617b      	str	r3, [r7, #20]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	617b      	str	r3, [r7, #20]
 80053fc:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800540c:	e003      	b.n	8005416 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800541e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005422:	4618      	mov	r0, r3
 8005424:	3730      	adds	r7, #48	; 0x30
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}

0800542a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800542a:	b480      	push	{r7}
 800542c:	b083      	sub	sp, #12
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005438:	b2db      	uxtb	r3, r3
}
 800543a:	4618      	mov	r0, r3
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	bc80      	pop	{r7}
 8005442:	4770      	bx	lr

08005444 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b088      	sub	sp, #32
 8005448:	af00      	add	r7, sp, #0
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	603b      	str	r3, [r7, #0]
 8005450:	4613      	mov	r3, r2
 8005452:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005454:	f7fc f862 	bl	800151c <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	683a      	ldr	r2, [r7, #0]
 8005460:	4413      	add	r3, r2
 8005462:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005464:	f7fc f85a 	bl	800151c <HAL_GetTick>
 8005468:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800546a:	4b39      	ldr	r3, [pc, #228]	; (8005550 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	015b      	lsls	r3, r3, #5
 8005470:	0d1b      	lsrs	r3, r3, #20
 8005472:	69fa      	ldr	r2, [r7, #28]
 8005474:	fb02 f303 	mul.w	r3, r2, r3
 8005478:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800547a:	e054      	b.n	8005526 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005482:	d050      	beq.n	8005526 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005484:	f7fc f84a 	bl	800151c <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	69fa      	ldr	r2, [r7, #28]
 8005490:	429a      	cmp	r2, r3
 8005492:	d902      	bls.n	800549a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d13d      	bne.n	8005516 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80054a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054b2:	d111      	bne.n	80054d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054bc:	d004      	beq.n	80054c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c6:	d107      	bne.n	80054d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e0:	d10f      	bne.n	8005502 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005500:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e017      	b.n	8005546 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d101      	bne.n	8005520 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800551c:	2300      	movs	r3, #0
 800551e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	3b01      	subs	r3, #1
 8005524:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	4013      	ands	r3, r2
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	429a      	cmp	r2, r3
 8005534:	bf0c      	ite	eq
 8005536:	2301      	moveq	r3, #1
 8005538:	2300      	movne	r3, #0
 800553a:	b2db      	uxtb	r3, r3
 800553c:	461a      	mov	r2, r3
 800553e:	79fb      	ldrb	r3, [r7, #7]
 8005540:	429a      	cmp	r2, r3
 8005542:	d19b      	bne.n	800547c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3720      	adds	r7, #32
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	20000004 	.word	0x20000004

08005554 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af02      	add	r7, sp, #8
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005568:	d111      	bne.n	800558e <SPI_EndRxTransaction+0x3a>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005572:	d004      	beq.n	800557e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800557c:	d107      	bne.n	800558e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800558c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005596:	d117      	bne.n	80055c8 <SPI_EndRxTransaction+0x74>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a0:	d112      	bne.n	80055c8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2200      	movs	r2, #0
 80055aa:	2101      	movs	r1, #1
 80055ac:	68f8      	ldr	r0, [r7, #12]
 80055ae:	f7ff ff49 	bl	8005444 <SPI_WaitFlagStateUntilTimeout>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d01a      	beq.n	80055ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055bc:	f043 0220 	orr.w	r2, r3, #32
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e013      	b.n	80055f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2200      	movs	r2, #0
 80055d0:	2180      	movs	r1, #128	; 0x80
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f7ff ff36 	bl	8005444 <SPI_WaitFlagStateUntilTimeout>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d007      	beq.n	80055ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e2:	f043 0220 	orr.w	r2, r3, #32
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e000      	b.n	80055f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af02      	add	r7, sp, #8
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	2200      	movs	r2, #0
 800560c:	2180      	movs	r1, #128	; 0x80
 800560e:	68f8      	ldr	r0, [r7, #12]
 8005610:	f7ff ff18 	bl	8005444 <SPI_WaitFlagStateUntilTimeout>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d007      	beq.n	800562a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800561e:	f043 0220 	orr.w	r2, r3, #32
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e000      	b.n	800562c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800562a:	2300      	movs	r3, #0
}
 800562c:	4618      	mov	r0, r3
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e042      	b.n	80056cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d106      	bne.n	8005660 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f7fb fe1c 	bl	8001298 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2224      	movs	r2, #36	; 0x24
 8005664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005676:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 f91d 	bl	80058b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	691a      	ldr	r2, [r3, #16]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800568c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	695a      	ldr	r2, [r3, #20]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800569c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68da      	ldr	r2, [r3, #12]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2220      	movs	r2, #32
 80056b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3708      	adds	r7, #8
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b08a      	sub	sp, #40	; 0x28
 80056d8:	af02      	add	r7, sp, #8
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	603b      	str	r3, [r7, #0]
 80056e0:	4613      	mov	r3, r2
 80056e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b20      	cmp	r3, #32
 80056f2:	d16d      	bne.n	80057d0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <HAL_UART_Transmit+0x2c>
 80056fa:	88fb      	ldrh	r3, [r7, #6]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e066      	b.n	80057d2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2221      	movs	r2, #33	; 0x21
 800570e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005712:	f7fb ff03 	bl	800151c <HAL_GetTick>
 8005716:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	88fa      	ldrh	r2, [r7, #6]
 800571c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	88fa      	ldrh	r2, [r7, #6]
 8005722:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800572c:	d108      	bne.n	8005740 <HAL_UART_Transmit+0x6c>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d104      	bne.n	8005740 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005736:	2300      	movs	r3, #0
 8005738:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	61bb      	str	r3, [r7, #24]
 800573e:	e003      	b.n	8005748 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005744:	2300      	movs	r3, #0
 8005746:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005748:	e02a      	b.n	80057a0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2200      	movs	r2, #0
 8005752:	2180      	movs	r1, #128	; 0x80
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 f840 	bl	80057da <UART_WaitOnFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e036      	b.n	80057d2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10b      	bne.n	8005782 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005778:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	3302      	adds	r3, #2
 800577e:	61bb      	str	r3, [r7, #24]
 8005780:	e007      	b.n	8005792 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	781a      	ldrb	r2, [r3, #0]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	3301      	adds	r3, #1
 8005790:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1cf      	bne.n	800574a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	2200      	movs	r2, #0
 80057b2:	2140      	movs	r1, #64	; 0x40
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 f810 	bl	80057da <UART_WaitOnFlagUntilTimeout>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d001      	beq.n	80057c4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e006      	b.n	80057d2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2220      	movs	r2, #32
 80057c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	e000      	b.n	80057d2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80057d0:	2302      	movs	r3, #2
  }
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3720      	adds	r7, #32
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b090      	sub	sp, #64	; 0x40
 80057de:	af00      	add	r7, sp, #0
 80057e0:	60f8      	str	r0, [r7, #12]
 80057e2:	60b9      	str	r1, [r7, #8]
 80057e4:	603b      	str	r3, [r7, #0]
 80057e6:	4613      	mov	r3, r2
 80057e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057ea:	e050      	b.n	800588e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f2:	d04c      	beq.n	800588e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80057f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d007      	beq.n	800580a <UART_WaitOnFlagUntilTimeout+0x30>
 80057fa:	f7fb fe8f 	bl	800151c <HAL_GetTick>
 80057fe:	4602      	mov	r2, r0
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005806:	429a      	cmp	r2, r3
 8005808:	d241      	bcs.n	800588e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	330c      	adds	r3, #12
 8005810:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005814:	e853 3f00 	ldrex	r3, [r3]
 8005818:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800581a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005820:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	330c      	adds	r3, #12
 8005828:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800582a:	637a      	str	r2, [r7, #52]	; 0x34
 800582c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005830:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005832:	e841 2300 	strex	r3, r2, [r1]
 8005836:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1e5      	bne.n	800580a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	3314      	adds	r3, #20
 8005844:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	e853 3f00 	ldrex	r3, [r3]
 800584c:	613b      	str	r3, [r7, #16]
   return(result);
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	f023 0301 	bic.w	r3, r3, #1
 8005854:	63bb      	str	r3, [r7, #56]	; 0x38
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3314      	adds	r3, #20
 800585c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800585e:	623a      	str	r2, [r7, #32]
 8005860:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005862:	69f9      	ldr	r1, [r7, #28]
 8005864:	6a3a      	ldr	r2, [r7, #32]
 8005866:	e841 2300 	strex	r3, r2, [r1]
 800586a:	61bb      	str	r3, [r7, #24]
   return(result);
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1e5      	bne.n	800583e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2220      	movs	r2, #32
 8005876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2220      	movs	r2, #32
 800587e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e00f      	b.n	80058ae <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	4013      	ands	r3, r2
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	429a      	cmp	r2, r3
 800589c:	bf0c      	ite	eq
 800589e:	2301      	moveq	r3, #1
 80058a0:	2300      	movne	r3, #0
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	461a      	mov	r2, r3
 80058a6:	79fb      	ldrb	r3, [r7, #7]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d09f      	beq.n	80057ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3740      	adds	r7, #64	; 0x40
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689a      	ldr	r2, [r3, #8]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	431a      	orrs	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80058f2:	f023 030c 	bic.w	r3, r3, #12
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	6812      	ldr	r2, [r2, #0]
 80058fa:	68b9      	ldr	r1, [r7, #8]
 80058fc:	430b      	orrs	r3, r1
 80058fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a2c      	ldr	r2, [pc, #176]	; (80059cc <UART_SetConfig+0x114>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d103      	bne.n	8005928 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005920:	f7ff f8c2 	bl	8004aa8 <HAL_RCC_GetPCLK2Freq>
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	e002      	b.n	800592e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005928:	f7ff f8aa 	bl	8004a80 <HAL_RCC_GetPCLK1Freq>
 800592c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	4613      	mov	r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	4413      	add	r3, r2
 8005936:	009a      	lsls	r2, r3, #2
 8005938:	441a      	add	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	fbb2 f3f3 	udiv	r3, r2, r3
 8005944:	4a22      	ldr	r2, [pc, #136]	; (80059d0 <UART_SetConfig+0x118>)
 8005946:	fba2 2303 	umull	r2, r3, r2, r3
 800594a:	095b      	lsrs	r3, r3, #5
 800594c:	0119      	lsls	r1, r3, #4
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4613      	mov	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	009a      	lsls	r2, r3, #2
 8005958:	441a      	add	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	fbb2 f2f3 	udiv	r2, r2, r3
 8005964:	4b1a      	ldr	r3, [pc, #104]	; (80059d0 <UART_SetConfig+0x118>)
 8005966:	fba3 0302 	umull	r0, r3, r3, r2
 800596a:	095b      	lsrs	r3, r3, #5
 800596c:	2064      	movs	r0, #100	; 0x64
 800596e:	fb00 f303 	mul.w	r3, r0, r3
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	3332      	adds	r3, #50	; 0x32
 8005978:	4a15      	ldr	r2, [pc, #84]	; (80059d0 <UART_SetConfig+0x118>)
 800597a:	fba2 2303 	umull	r2, r3, r2, r3
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005984:	4419      	add	r1, r3
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	4613      	mov	r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	4413      	add	r3, r2
 800598e:	009a      	lsls	r2, r3, #2
 8005990:	441a      	add	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	fbb2 f2f3 	udiv	r2, r2, r3
 800599c:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <UART_SetConfig+0x118>)
 800599e:	fba3 0302 	umull	r0, r3, r3, r2
 80059a2:	095b      	lsrs	r3, r3, #5
 80059a4:	2064      	movs	r0, #100	; 0x64
 80059a6:	fb00 f303 	mul.w	r3, r0, r3
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	011b      	lsls	r3, r3, #4
 80059ae:	3332      	adds	r3, #50	; 0x32
 80059b0:	4a07      	ldr	r2, [pc, #28]	; (80059d0 <UART_SetConfig+0x118>)
 80059b2:	fba2 2303 	umull	r2, r3, r2, r3
 80059b6:	095b      	lsrs	r3, r3, #5
 80059b8:	f003 020f 	and.w	r2, r3, #15
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	440a      	add	r2, r1
 80059c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80059c4:	bf00      	nop
 80059c6:	3710      	adds	r7, #16
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	40013800 	.word	0x40013800
 80059d0:	51eb851f 	.word	0x51eb851f

080059d4 <__errno>:
 80059d4:	4b01      	ldr	r3, [pc, #4]	; (80059dc <__errno+0x8>)
 80059d6:	6818      	ldr	r0, [r3, #0]
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	20000010 	.word	0x20000010

080059e0 <__libc_init_array>:
 80059e0:	b570      	push	{r4, r5, r6, lr}
 80059e2:	2600      	movs	r6, #0
 80059e4:	4d0c      	ldr	r5, [pc, #48]	; (8005a18 <__libc_init_array+0x38>)
 80059e6:	4c0d      	ldr	r4, [pc, #52]	; (8005a1c <__libc_init_array+0x3c>)
 80059e8:	1b64      	subs	r4, r4, r5
 80059ea:	10a4      	asrs	r4, r4, #2
 80059ec:	42a6      	cmp	r6, r4
 80059ee:	d109      	bne.n	8005a04 <__libc_init_array+0x24>
 80059f0:	f000 fc9c 	bl	800632c <_init>
 80059f4:	2600      	movs	r6, #0
 80059f6:	4d0a      	ldr	r5, [pc, #40]	; (8005a20 <__libc_init_array+0x40>)
 80059f8:	4c0a      	ldr	r4, [pc, #40]	; (8005a24 <__libc_init_array+0x44>)
 80059fa:	1b64      	subs	r4, r4, r5
 80059fc:	10a4      	asrs	r4, r4, #2
 80059fe:	42a6      	cmp	r6, r4
 8005a00:	d105      	bne.n	8005a0e <__libc_init_array+0x2e>
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a08:	4798      	blx	r3
 8005a0a:	3601      	adds	r6, #1
 8005a0c:	e7ee      	b.n	80059ec <__libc_init_array+0xc>
 8005a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a12:	4798      	blx	r3
 8005a14:	3601      	adds	r6, #1
 8005a16:	e7f2      	b.n	80059fe <__libc_init_array+0x1e>
 8005a18:	080063c8 	.word	0x080063c8
 8005a1c:	080063c8 	.word	0x080063c8
 8005a20:	080063c8 	.word	0x080063c8
 8005a24:	080063cc 	.word	0x080063cc

08005a28 <memset>:
 8005a28:	4603      	mov	r3, r0
 8005a2a:	4402      	add	r2, r0
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d100      	bne.n	8005a32 <memset+0xa>
 8005a30:	4770      	bx	lr
 8005a32:	f803 1b01 	strb.w	r1, [r3], #1
 8005a36:	e7f9      	b.n	8005a2c <memset+0x4>

08005a38 <siprintf>:
 8005a38:	b40e      	push	{r1, r2, r3}
 8005a3a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a3e:	b500      	push	{lr}
 8005a40:	b09c      	sub	sp, #112	; 0x70
 8005a42:	ab1d      	add	r3, sp, #116	; 0x74
 8005a44:	9002      	str	r0, [sp, #8]
 8005a46:	9006      	str	r0, [sp, #24]
 8005a48:	9107      	str	r1, [sp, #28]
 8005a4a:	9104      	str	r1, [sp, #16]
 8005a4c:	4808      	ldr	r0, [pc, #32]	; (8005a70 <siprintf+0x38>)
 8005a4e:	4909      	ldr	r1, [pc, #36]	; (8005a74 <siprintf+0x3c>)
 8005a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a54:	9105      	str	r1, [sp, #20]
 8005a56:	6800      	ldr	r0, [r0, #0]
 8005a58:	a902      	add	r1, sp, #8
 8005a5a:	9301      	str	r3, [sp, #4]
 8005a5c:	f000 f868 	bl	8005b30 <_svfiprintf_r>
 8005a60:	2200      	movs	r2, #0
 8005a62:	9b02      	ldr	r3, [sp, #8]
 8005a64:	701a      	strb	r2, [r3, #0]
 8005a66:	b01c      	add	sp, #112	; 0x70
 8005a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a6c:	b003      	add	sp, #12
 8005a6e:	4770      	bx	lr
 8005a70:	20000010 	.word	0x20000010
 8005a74:	ffff0208 	.word	0xffff0208

08005a78 <__ssputs_r>:
 8005a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a7c:	688e      	ldr	r6, [r1, #8]
 8005a7e:	4682      	mov	sl, r0
 8005a80:	429e      	cmp	r6, r3
 8005a82:	460c      	mov	r4, r1
 8005a84:	4690      	mov	r8, r2
 8005a86:	461f      	mov	r7, r3
 8005a88:	d838      	bhi.n	8005afc <__ssputs_r+0x84>
 8005a8a:	898a      	ldrh	r2, [r1, #12]
 8005a8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005a90:	d032      	beq.n	8005af8 <__ssputs_r+0x80>
 8005a92:	6825      	ldr	r5, [r4, #0]
 8005a94:	6909      	ldr	r1, [r1, #16]
 8005a96:	3301      	adds	r3, #1
 8005a98:	eba5 0901 	sub.w	r9, r5, r1
 8005a9c:	6965      	ldr	r5, [r4, #20]
 8005a9e:	444b      	add	r3, r9
 8005aa0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005aa4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005aa8:	106d      	asrs	r5, r5, #1
 8005aaa:	429d      	cmp	r5, r3
 8005aac:	bf38      	it	cc
 8005aae:	461d      	movcc	r5, r3
 8005ab0:	0553      	lsls	r3, r2, #21
 8005ab2:	d531      	bpl.n	8005b18 <__ssputs_r+0xa0>
 8005ab4:	4629      	mov	r1, r5
 8005ab6:	f000 fb6f 	bl	8006198 <_malloc_r>
 8005aba:	4606      	mov	r6, r0
 8005abc:	b950      	cbnz	r0, 8005ad4 <__ssputs_r+0x5c>
 8005abe:	230c      	movs	r3, #12
 8005ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac4:	f8ca 3000 	str.w	r3, [sl]
 8005ac8:	89a3      	ldrh	r3, [r4, #12]
 8005aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ace:	81a3      	strh	r3, [r4, #12]
 8005ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad4:	464a      	mov	r2, r9
 8005ad6:	6921      	ldr	r1, [r4, #16]
 8005ad8:	f000 face 	bl	8006078 <memcpy>
 8005adc:	89a3      	ldrh	r3, [r4, #12]
 8005ade:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005ae2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	6126      	str	r6, [r4, #16]
 8005aea:	444e      	add	r6, r9
 8005aec:	6026      	str	r6, [r4, #0]
 8005aee:	463e      	mov	r6, r7
 8005af0:	6165      	str	r5, [r4, #20]
 8005af2:	eba5 0509 	sub.w	r5, r5, r9
 8005af6:	60a5      	str	r5, [r4, #8]
 8005af8:	42be      	cmp	r6, r7
 8005afa:	d900      	bls.n	8005afe <__ssputs_r+0x86>
 8005afc:	463e      	mov	r6, r7
 8005afe:	4632      	mov	r2, r6
 8005b00:	4641      	mov	r1, r8
 8005b02:	6820      	ldr	r0, [r4, #0]
 8005b04:	f000 fac6 	bl	8006094 <memmove>
 8005b08:	68a3      	ldr	r3, [r4, #8]
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	1b9b      	subs	r3, r3, r6
 8005b0e:	60a3      	str	r3, [r4, #8]
 8005b10:	6823      	ldr	r3, [r4, #0]
 8005b12:	4433      	add	r3, r6
 8005b14:	6023      	str	r3, [r4, #0]
 8005b16:	e7db      	b.n	8005ad0 <__ssputs_r+0x58>
 8005b18:	462a      	mov	r2, r5
 8005b1a:	f000 fbb1 	bl	8006280 <_realloc_r>
 8005b1e:	4606      	mov	r6, r0
 8005b20:	2800      	cmp	r0, #0
 8005b22:	d1e1      	bne.n	8005ae8 <__ssputs_r+0x70>
 8005b24:	4650      	mov	r0, sl
 8005b26:	6921      	ldr	r1, [r4, #16]
 8005b28:	f000 face 	bl	80060c8 <_free_r>
 8005b2c:	e7c7      	b.n	8005abe <__ssputs_r+0x46>
	...

08005b30 <_svfiprintf_r>:
 8005b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b34:	4698      	mov	r8, r3
 8005b36:	898b      	ldrh	r3, [r1, #12]
 8005b38:	4607      	mov	r7, r0
 8005b3a:	061b      	lsls	r3, r3, #24
 8005b3c:	460d      	mov	r5, r1
 8005b3e:	4614      	mov	r4, r2
 8005b40:	b09d      	sub	sp, #116	; 0x74
 8005b42:	d50e      	bpl.n	8005b62 <_svfiprintf_r+0x32>
 8005b44:	690b      	ldr	r3, [r1, #16]
 8005b46:	b963      	cbnz	r3, 8005b62 <_svfiprintf_r+0x32>
 8005b48:	2140      	movs	r1, #64	; 0x40
 8005b4a:	f000 fb25 	bl	8006198 <_malloc_r>
 8005b4e:	6028      	str	r0, [r5, #0]
 8005b50:	6128      	str	r0, [r5, #16]
 8005b52:	b920      	cbnz	r0, 8005b5e <_svfiprintf_r+0x2e>
 8005b54:	230c      	movs	r3, #12
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	f04f 30ff 	mov.w	r0, #4294967295
 8005b5c:	e0d1      	b.n	8005d02 <_svfiprintf_r+0x1d2>
 8005b5e:	2340      	movs	r3, #64	; 0x40
 8005b60:	616b      	str	r3, [r5, #20]
 8005b62:	2300      	movs	r3, #0
 8005b64:	9309      	str	r3, [sp, #36]	; 0x24
 8005b66:	2320      	movs	r3, #32
 8005b68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b6c:	2330      	movs	r3, #48	; 0x30
 8005b6e:	f04f 0901 	mov.w	r9, #1
 8005b72:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b76:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005d1c <_svfiprintf_r+0x1ec>
 8005b7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b7e:	4623      	mov	r3, r4
 8005b80:	469a      	mov	sl, r3
 8005b82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b86:	b10a      	cbz	r2, 8005b8c <_svfiprintf_r+0x5c>
 8005b88:	2a25      	cmp	r2, #37	; 0x25
 8005b8a:	d1f9      	bne.n	8005b80 <_svfiprintf_r+0x50>
 8005b8c:	ebba 0b04 	subs.w	fp, sl, r4
 8005b90:	d00b      	beq.n	8005baa <_svfiprintf_r+0x7a>
 8005b92:	465b      	mov	r3, fp
 8005b94:	4622      	mov	r2, r4
 8005b96:	4629      	mov	r1, r5
 8005b98:	4638      	mov	r0, r7
 8005b9a:	f7ff ff6d 	bl	8005a78 <__ssputs_r>
 8005b9e:	3001      	adds	r0, #1
 8005ba0:	f000 80aa 	beq.w	8005cf8 <_svfiprintf_r+0x1c8>
 8005ba4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba6:	445a      	add	r2, fp
 8005ba8:	9209      	str	r2, [sp, #36]	; 0x24
 8005baa:	f89a 3000 	ldrb.w	r3, [sl]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f000 80a2 	beq.w	8005cf8 <_svfiprintf_r+0x1c8>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bbe:	f10a 0a01 	add.w	sl, sl, #1
 8005bc2:	9304      	str	r3, [sp, #16]
 8005bc4:	9307      	str	r3, [sp, #28]
 8005bc6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005bca:	931a      	str	r3, [sp, #104]	; 0x68
 8005bcc:	4654      	mov	r4, sl
 8005bce:	2205      	movs	r2, #5
 8005bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bd4:	4851      	ldr	r0, [pc, #324]	; (8005d1c <_svfiprintf_r+0x1ec>)
 8005bd6:	f000 fa41 	bl	800605c <memchr>
 8005bda:	9a04      	ldr	r2, [sp, #16]
 8005bdc:	b9d8      	cbnz	r0, 8005c16 <_svfiprintf_r+0xe6>
 8005bde:	06d0      	lsls	r0, r2, #27
 8005be0:	bf44      	itt	mi
 8005be2:	2320      	movmi	r3, #32
 8005be4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005be8:	0711      	lsls	r1, r2, #28
 8005bea:	bf44      	itt	mi
 8005bec:	232b      	movmi	r3, #43	; 0x2b
 8005bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bf2:	f89a 3000 	ldrb.w	r3, [sl]
 8005bf6:	2b2a      	cmp	r3, #42	; 0x2a
 8005bf8:	d015      	beq.n	8005c26 <_svfiprintf_r+0xf6>
 8005bfa:	4654      	mov	r4, sl
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	f04f 0c0a 	mov.w	ip, #10
 8005c02:	9a07      	ldr	r2, [sp, #28]
 8005c04:	4621      	mov	r1, r4
 8005c06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c0a:	3b30      	subs	r3, #48	; 0x30
 8005c0c:	2b09      	cmp	r3, #9
 8005c0e:	d94e      	bls.n	8005cae <_svfiprintf_r+0x17e>
 8005c10:	b1b0      	cbz	r0, 8005c40 <_svfiprintf_r+0x110>
 8005c12:	9207      	str	r2, [sp, #28]
 8005c14:	e014      	b.n	8005c40 <_svfiprintf_r+0x110>
 8005c16:	eba0 0308 	sub.w	r3, r0, r8
 8005c1a:	fa09 f303 	lsl.w	r3, r9, r3
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	46a2      	mov	sl, r4
 8005c22:	9304      	str	r3, [sp, #16]
 8005c24:	e7d2      	b.n	8005bcc <_svfiprintf_r+0x9c>
 8005c26:	9b03      	ldr	r3, [sp, #12]
 8005c28:	1d19      	adds	r1, r3, #4
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	9103      	str	r1, [sp, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	bfbb      	ittet	lt
 8005c32:	425b      	neglt	r3, r3
 8005c34:	f042 0202 	orrlt.w	r2, r2, #2
 8005c38:	9307      	strge	r3, [sp, #28]
 8005c3a:	9307      	strlt	r3, [sp, #28]
 8005c3c:	bfb8      	it	lt
 8005c3e:	9204      	strlt	r2, [sp, #16]
 8005c40:	7823      	ldrb	r3, [r4, #0]
 8005c42:	2b2e      	cmp	r3, #46	; 0x2e
 8005c44:	d10c      	bne.n	8005c60 <_svfiprintf_r+0x130>
 8005c46:	7863      	ldrb	r3, [r4, #1]
 8005c48:	2b2a      	cmp	r3, #42	; 0x2a
 8005c4a:	d135      	bne.n	8005cb8 <_svfiprintf_r+0x188>
 8005c4c:	9b03      	ldr	r3, [sp, #12]
 8005c4e:	3402      	adds	r4, #2
 8005c50:	1d1a      	adds	r2, r3, #4
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	9203      	str	r2, [sp, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	bfb8      	it	lt
 8005c5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c5e:	9305      	str	r3, [sp, #20]
 8005c60:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005d20 <_svfiprintf_r+0x1f0>
 8005c64:	2203      	movs	r2, #3
 8005c66:	4650      	mov	r0, sl
 8005c68:	7821      	ldrb	r1, [r4, #0]
 8005c6a:	f000 f9f7 	bl	800605c <memchr>
 8005c6e:	b140      	cbz	r0, 8005c82 <_svfiprintf_r+0x152>
 8005c70:	2340      	movs	r3, #64	; 0x40
 8005c72:	eba0 000a 	sub.w	r0, r0, sl
 8005c76:	fa03 f000 	lsl.w	r0, r3, r0
 8005c7a:	9b04      	ldr	r3, [sp, #16]
 8005c7c:	3401      	adds	r4, #1
 8005c7e:	4303      	orrs	r3, r0
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c86:	2206      	movs	r2, #6
 8005c88:	4826      	ldr	r0, [pc, #152]	; (8005d24 <_svfiprintf_r+0x1f4>)
 8005c8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c8e:	f000 f9e5 	bl	800605c <memchr>
 8005c92:	2800      	cmp	r0, #0
 8005c94:	d038      	beq.n	8005d08 <_svfiprintf_r+0x1d8>
 8005c96:	4b24      	ldr	r3, [pc, #144]	; (8005d28 <_svfiprintf_r+0x1f8>)
 8005c98:	bb1b      	cbnz	r3, 8005ce2 <_svfiprintf_r+0x1b2>
 8005c9a:	9b03      	ldr	r3, [sp, #12]
 8005c9c:	3307      	adds	r3, #7
 8005c9e:	f023 0307 	bic.w	r3, r3, #7
 8005ca2:	3308      	adds	r3, #8
 8005ca4:	9303      	str	r3, [sp, #12]
 8005ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ca8:	4433      	add	r3, r6
 8005caa:	9309      	str	r3, [sp, #36]	; 0x24
 8005cac:	e767      	b.n	8005b7e <_svfiprintf_r+0x4e>
 8005cae:	460c      	mov	r4, r1
 8005cb0:	2001      	movs	r0, #1
 8005cb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cb6:	e7a5      	b.n	8005c04 <_svfiprintf_r+0xd4>
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f04f 0c0a 	mov.w	ip, #10
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	3401      	adds	r4, #1
 8005cc2:	9305      	str	r3, [sp, #20]
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cca:	3a30      	subs	r2, #48	; 0x30
 8005ccc:	2a09      	cmp	r2, #9
 8005cce:	d903      	bls.n	8005cd8 <_svfiprintf_r+0x1a8>
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d0c5      	beq.n	8005c60 <_svfiprintf_r+0x130>
 8005cd4:	9105      	str	r1, [sp, #20]
 8005cd6:	e7c3      	b.n	8005c60 <_svfiprintf_r+0x130>
 8005cd8:	4604      	mov	r4, r0
 8005cda:	2301      	movs	r3, #1
 8005cdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ce0:	e7f0      	b.n	8005cc4 <_svfiprintf_r+0x194>
 8005ce2:	ab03      	add	r3, sp, #12
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	462a      	mov	r2, r5
 8005ce8:	4638      	mov	r0, r7
 8005cea:	4b10      	ldr	r3, [pc, #64]	; (8005d2c <_svfiprintf_r+0x1fc>)
 8005cec:	a904      	add	r1, sp, #16
 8005cee:	f3af 8000 	nop.w
 8005cf2:	1c42      	adds	r2, r0, #1
 8005cf4:	4606      	mov	r6, r0
 8005cf6:	d1d6      	bne.n	8005ca6 <_svfiprintf_r+0x176>
 8005cf8:	89ab      	ldrh	r3, [r5, #12]
 8005cfa:	065b      	lsls	r3, r3, #25
 8005cfc:	f53f af2c 	bmi.w	8005b58 <_svfiprintf_r+0x28>
 8005d00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d02:	b01d      	add	sp, #116	; 0x74
 8005d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d08:	ab03      	add	r3, sp, #12
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	462a      	mov	r2, r5
 8005d0e:	4638      	mov	r0, r7
 8005d10:	4b06      	ldr	r3, [pc, #24]	; (8005d2c <_svfiprintf_r+0x1fc>)
 8005d12:	a904      	add	r1, sp, #16
 8005d14:	f000 f87c 	bl	8005e10 <_printf_i>
 8005d18:	e7eb      	b.n	8005cf2 <_svfiprintf_r+0x1c2>
 8005d1a:	bf00      	nop
 8005d1c:	08006392 	.word	0x08006392
 8005d20:	08006398 	.word	0x08006398
 8005d24:	0800639c 	.word	0x0800639c
 8005d28:	00000000 	.word	0x00000000
 8005d2c:	08005a79 	.word	0x08005a79

08005d30 <_printf_common>:
 8005d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d34:	4616      	mov	r6, r2
 8005d36:	4699      	mov	r9, r3
 8005d38:	688a      	ldr	r2, [r1, #8]
 8005d3a:	690b      	ldr	r3, [r1, #16]
 8005d3c:	4607      	mov	r7, r0
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	bfb8      	it	lt
 8005d42:	4613      	movlt	r3, r2
 8005d44:	6033      	str	r3, [r6, #0]
 8005d46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d50:	b10a      	cbz	r2, 8005d56 <_printf_common+0x26>
 8005d52:	3301      	adds	r3, #1
 8005d54:	6033      	str	r3, [r6, #0]
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	0699      	lsls	r1, r3, #26
 8005d5a:	bf42      	ittt	mi
 8005d5c:	6833      	ldrmi	r3, [r6, #0]
 8005d5e:	3302      	addmi	r3, #2
 8005d60:	6033      	strmi	r3, [r6, #0]
 8005d62:	6825      	ldr	r5, [r4, #0]
 8005d64:	f015 0506 	ands.w	r5, r5, #6
 8005d68:	d106      	bne.n	8005d78 <_printf_common+0x48>
 8005d6a:	f104 0a19 	add.w	sl, r4, #25
 8005d6e:	68e3      	ldr	r3, [r4, #12]
 8005d70:	6832      	ldr	r2, [r6, #0]
 8005d72:	1a9b      	subs	r3, r3, r2
 8005d74:	42ab      	cmp	r3, r5
 8005d76:	dc28      	bgt.n	8005dca <_printf_common+0x9a>
 8005d78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d7c:	1e13      	subs	r3, r2, #0
 8005d7e:	6822      	ldr	r2, [r4, #0]
 8005d80:	bf18      	it	ne
 8005d82:	2301      	movne	r3, #1
 8005d84:	0692      	lsls	r2, r2, #26
 8005d86:	d42d      	bmi.n	8005de4 <_printf_common+0xb4>
 8005d88:	4649      	mov	r1, r9
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d90:	47c0      	blx	r8
 8005d92:	3001      	adds	r0, #1
 8005d94:	d020      	beq.n	8005dd8 <_printf_common+0xa8>
 8005d96:	6823      	ldr	r3, [r4, #0]
 8005d98:	68e5      	ldr	r5, [r4, #12]
 8005d9a:	f003 0306 	and.w	r3, r3, #6
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	bf18      	it	ne
 8005da2:	2500      	movne	r5, #0
 8005da4:	6832      	ldr	r2, [r6, #0]
 8005da6:	f04f 0600 	mov.w	r6, #0
 8005daa:	68a3      	ldr	r3, [r4, #8]
 8005dac:	bf08      	it	eq
 8005dae:	1aad      	subeq	r5, r5, r2
 8005db0:	6922      	ldr	r2, [r4, #16]
 8005db2:	bf08      	it	eq
 8005db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005db8:	4293      	cmp	r3, r2
 8005dba:	bfc4      	itt	gt
 8005dbc:	1a9b      	subgt	r3, r3, r2
 8005dbe:	18ed      	addgt	r5, r5, r3
 8005dc0:	341a      	adds	r4, #26
 8005dc2:	42b5      	cmp	r5, r6
 8005dc4:	d11a      	bne.n	8005dfc <_printf_common+0xcc>
 8005dc6:	2000      	movs	r0, #0
 8005dc8:	e008      	b.n	8005ddc <_printf_common+0xac>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	4652      	mov	r2, sl
 8005dce:	4649      	mov	r1, r9
 8005dd0:	4638      	mov	r0, r7
 8005dd2:	47c0      	blx	r8
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	d103      	bne.n	8005de0 <_printf_common+0xb0>
 8005dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de0:	3501      	adds	r5, #1
 8005de2:	e7c4      	b.n	8005d6e <_printf_common+0x3e>
 8005de4:	2030      	movs	r0, #48	; 0x30
 8005de6:	18e1      	adds	r1, r4, r3
 8005de8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005df2:	4422      	add	r2, r4
 8005df4:	3302      	adds	r3, #2
 8005df6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005dfa:	e7c5      	b.n	8005d88 <_printf_common+0x58>
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	4622      	mov	r2, r4
 8005e00:	4649      	mov	r1, r9
 8005e02:	4638      	mov	r0, r7
 8005e04:	47c0      	blx	r8
 8005e06:	3001      	adds	r0, #1
 8005e08:	d0e6      	beq.n	8005dd8 <_printf_common+0xa8>
 8005e0a:	3601      	adds	r6, #1
 8005e0c:	e7d9      	b.n	8005dc2 <_printf_common+0x92>
	...

08005e10 <_printf_i>:
 8005e10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e14:	7e0f      	ldrb	r7, [r1, #24]
 8005e16:	4691      	mov	r9, r2
 8005e18:	2f78      	cmp	r7, #120	; 0x78
 8005e1a:	4680      	mov	r8, r0
 8005e1c:	460c      	mov	r4, r1
 8005e1e:	469a      	mov	sl, r3
 8005e20:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005e22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005e26:	d807      	bhi.n	8005e38 <_printf_i+0x28>
 8005e28:	2f62      	cmp	r7, #98	; 0x62
 8005e2a:	d80a      	bhi.n	8005e42 <_printf_i+0x32>
 8005e2c:	2f00      	cmp	r7, #0
 8005e2e:	f000 80d9 	beq.w	8005fe4 <_printf_i+0x1d4>
 8005e32:	2f58      	cmp	r7, #88	; 0x58
 8005e34:	f000 80a4 	beq.w	8005f80 <_printf_i+0x170>
 8005e38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e40:	e03a      	b.n	8005eb8 <_printf_i+0xa8>
 8005e42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e46:	2b15      	cmp	r3, #21
 8005e48:	d8f6      	bhi.n	8005e38 <_printf_i+0x28>
 8005e4a:	a101      	add	r1, pc, #4	; (adr r1, 8005e50 <_printf_i+0x40>)
 8005e4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e50:	08005ea9 	.word	0x08005ea9
 8005e54:	08005ebd 	.word	0x08005ebd
 8005e58:	08005e39 	.word	0x08005e39
 8005e5c:	08005e39 	.word	0x08005e39
 8005e60:	08005e39 	.word	0x08005e39
 8005e64:	08005e39 	.word	0x08005e39
 8005e68:	08005ebd 	.word	0x08005ebd
 8005e6c:	08005e39 	.word	0x08005e39
 8005e70:	08005e39 	.word	0x08005e39
 8005e74:	08005e39 	.word	0x08005e39
 8005e78:	08005e39 	.word	0x08005e39
 8005e7c:	08005fcb 	.word	0x08005fcb
 8005e80:	08005eed 	.word	0x08005eed
 8005e84:	08005fad 	.word	0x08005fad
 8005e88:	08005e39 	.word	0x08005e39
 8005e8c:	08005e39 	.word	0x08005e39
 8005e90:	08005fed 	.word	0x08005fed
 8005e94:	08005e39 	.word	0x08005e39
 8005e98:	08005eed 	.word	0x08005eed
 8005e9c:	08005e39 	.word	0x08005e39
 8005ea0:	08005e39 	.word	0x08005e39
 8005ea4:	08005fb5 	.word	0x08005fb5
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	1d1a      	adds	r2, r3, #4
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	602a      	str	r2, [r5, #0]
 8005eb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005eb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e0a4      	b.n	8006006 <_printf_i+0x1f6>
 8005ebc:	6820      	ldr	r0, [r4, #0]
 8005ebe:	6829      	ldr	r1, [r5, #0]
 8005ec0:	0606      	lsls	r6, r0, #24
 8005ec2:	f101 0304 	add.w	r3, r1, #4
 8005ec6:	d50a      	bpl.n	8005ede <_printf_i+0xce>
 8005ec8:	680e      	ldr	r6, [r1, #0]
 8005eca:	602b      	str	r3, [r5, #0]
 8005ecc:	2e00      	cmp	r6, #0
 8005ece:	da03      	bge.n	8005ed8 <_printf_i+0xc8>
 8005ed0:	232d      	movs	r3, #45	; 0x2d
 8005ed2:	4276      	negs	r6, r6
 8005ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ed8:	230a      	movs	r3, #10
 8005eda:	485e      	ldr	r0, [pc, #376]	; (8006054 <_printf_i+0x244>)
 8005edc:	e019      	b.n	8005f12 <_printf_i+0x102>
 8005ede:	680e      	ldr	r6, [r1, #0]
 8005ee0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ee4:	602b      	str	r3, [r5, #0]
 8005ee6:	bf18      	it	ne
 8005ee8:	b236      	sxthne	r6, r6
 8005eea:	e7ef      	b.n	8005ecc <_printf_i+0xbc>
 8005eec:	682b      	ldr	r3, [r5, #0]
 8005eee:	6820      	ldr	r0, [r4, #0]
 8005ef0:	1d19      	adds	r1, r3, #4
 8005ef2:	6029      	str	r1, [r5, #0]
 8005ef4:	0601      	lsls	r1, r0, #24
 8005ef6:	d501      	bpl.n	8005efc <_printf_i+0xec>
 8005ef8:	681e      	ldr	r6, [r3, #0]
 8005efa:	e002      	b.n	8005f02 <_printf_i+0xf2>
 8005efc:	0646      	lsls	r6, r0, #25
 8005efe:	d5fb      	bpl.n	8005ef8 <_printf_i+0xe8>
 8005f00:	881e      	ldrh	r6, [r3, #0]
 8005f02:	2f6f      	cmp	r7, #111	; 0x6f
 8005f04:	bf0c      	ite	eq
 8005f06:	2308      	moveq	r3, #8
 8005f08:	230a      	movne	r3, #10
 8005f0a:	4852      	ldr	r0, [pc, #328]	; (8006054 <_printf_i+0x244>)
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f12:	6865      	ldr	r5, [r4, #4]
 8005f14:	2d00      	cmp	r5, #0
 8005f16:	bfa8      	it	ge
 8005f18:	6821      	ldrge	r1, [r4, #0]
 8005f1a:	60a5      	str	r5, [r4, #8]
 8005f1c:	bfa4      	itt	ge
 8005f1e:	f021 0104 	bicge.w	r1, r1, #4
 8005f22:	6021      	strge	r1, [r4, #0]
 8005f24:	b90e      	cbnz	r6, 8005f2a <_printf_i+0x11a>
 8005f26:	2d00      	cmp	r5, #0
 8005f28:	d04d      	beq.n	8005fc6 <_printf_i+0x1b6>
 8005f2a:	4615      	mov	r5, r2
 8005f2c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005f30:	fb03 6711 	mls	r7, r3, r1, r6
 8005f34:	5dc7      	ldrb	r7, [r0, r7]
 8005f36:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005f3a:	4637      	mov	r7, r6
 8005f3c:	42bb      	cmp	r3, r7
 8005f3e:	460e      	mov	r6, r1
 8005f40:	d9f4      	bls.n	8005f2c <_printf_i+0x11c>
 8005f42:	2b08      	cmp	r3, #8
 8005f44:	d10b      	bne.n	8005f5e <_printf_i+0x14e>
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	07de      	lsls	r6, r3, #31
 8005f4a:	d508      	bpl.n	8005f5e <_printf_i+0x14e>
 8005f4c:	6923      	ldr	r3, [r4, #16]
 8005f4e:	6861      	ldr	r1, [r4, #4]
 8005f50:	4299      	cmp	r1, r3
 8005f52:	bfde      	ittt	le
 8005f54:	2330      	movle	r3, #48	; 0x30
 8005f56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f5e:	1b52      	subs	r2, r2, r5
 8005f60:	6122      	str	r2, [r4, #16]
 8005f62:	464b      	mov	r3, r9
 8005f64:	4621      	mov	r1, r4
 8005f66:	4640      	mov	r0, r8
 8005f68:	f8cd a000 	str.w	sl, [sp]
 8005f6c:	aa03      	add	r2, sp, #12
 8005f6e:	f7ff fedf 	bl	8005d30 <_printf_common>
 8005f72:	3001      	adds	r0, #1
 8005f74:	d14c      	bne.n	8006010 <_printf_i+0x200>
 8005f76:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7a:	b004      	add	sp, #16
 8005f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f80:	4834      	ldr	r0, [pc, #208]	; (8006054 <_printf_i+0x244>)
 8005f82:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005f86:	6829      	ldr	r1, [r5, #0]
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f8e:	6029      	str	r1, [r5, #0]
 8005f90:	061d      	lsls	r5, r3, #24
 8005f92:	d514      	bpl.n	8005fbe <_printf_i+0x1ae>
 8005f94:	07df      	lsls	r7, r3, #31
 8005f96:	bf44      	itt	mi
 8005f98:	f043 0320 	orrmi.w	r3, r3, #32
 8005f9c:	6023      	strmi	r3, [r4, #0]
 8005f9e:	b91e      	cbnz	r6, 8005fa8 <_printf_i+0x198>
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	f023 0320 	bic.w	r3, r3, #32
 8005fa6:	6023      	str	r3, [r4, #0]
 8005fa8:	2310      	movs	r3, #16
 8005faa:	e7af      	b.n	8005f0c <_printf_i+0xfc>
 8005fac:	6823      	ldr	r3, [r4, #0]
 8005fae:	f043 0320 	orr.w	r3, r3, #32
 8005fb2:	6023      	str	r3, [r4, #0]
 8005fb4:	2378      	movs	r3, #120	; 0x78
 8005fb6:	4828      	ldr	r0, [pc, #160]	; (8006058 <_printf_i+0x248>)
 8005fb8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005fbc:	e7e3      	b.n	8005f86 <_printf_i+0x176>
 8005fbe:	0659      	lsls	r1, r3, #25
 8005fc0:	bf48      	it	mi
 8005fc2:	b2b6      	uxthmi	r6, r6
 8005fc4:	e7e6      	b.n	8005f94 <_printf_i+0x184>
 8005fc6:	4615      	mov	r5, r2
 8005fc8:	e7bb      	b.n	8005f42 <_printf_i+0x132>
 8005fca:	682b      	ldr	r3, [r5, #0]
 8005fcc:	6826      	ldr	r6, [r4, #0]
 8005fce:	1d18      	adds	r0, r3, #4
 8005fd0:	6961      	ldr	r1, [r4, #20]
 8005fd2:	6028      	str	r0, [r5, #0]
 8005fd4:	0635      	lsls	r5, r6, #24
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	d501      	bpl.n	8005fde <_printf_i+0x1ce>
 8005fda:	6019      	str	r1, [r3, #0]
 8005fdc:	e002      	b.n	8005fe4 <_printf_i+0x1d4>
 8005fde:	0670      	lsls	r0, r6, #25
 8005fe0:	d5fb      	bpl.n	8005fda <_printf_i+0x1ca>
 8005fe2:	8019      	strh	r1, [r3, #0]
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4615      	mov	r5, r2
 8005fe8:	6123      	str	r3, [r4, #16]
 8005fea:	e7ba      	b.n	8005f62 <_printf_i+0x152>
 8005fec:	682b      	ldr	r3, [r5, #0]
 8005fee:	2100      	movs	r1, #0
 8005ff0:	1d1a      	adds	r2, r3, #4
 8005ff2:	602a      	str	r2, [r5, #0]
 8005ff4:	681d      	ldr	r5, [r3, #0]
 8005ff6:	6862      	ldr	r2, [r4, #4]
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	f000 f82f 	bl	800605c <memchr>
 8005ffe:	b108      	cbz	r0, 8006004 <_printf_i+0x1f4>
 8006000:	1b40      	subs	r0, r0, r5
 8006002:	6060      	str	r0, [r4, #4]
 8006004:	6863      	ldr	r3, [r4, #4]
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	2300      	movs	r3, #0
 800600a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800600e:	e7a8      	b.n	8005f62 <_printf_i+0x152>
 8006010:	462a      	mov	r2, r5
 8006012:	4649      	mov	r1, r9
 8006014:	4640      	mov	r0, r8
 8006016:	6923      	ldr	r3, [r4, #16]
 8006018:	47d0      	blx	sl
 800601a:	3001      	adds	r0, #1
 800601c:	d0ab      	beq.n	8005f76 <_printf_i+0x166>
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	079b      	lsls	r3, r3, #30
 8006022:	d413      	bmi.n	800604c <_printf_i+0x23c>
 8006024:	68e0      	ldr	r0, [r4, #12]
 8006026:	9b03      	ldr	r3, [sp, #12]
 8006028:	4298      	cmp	r0, r3
 800602a:	bfb8      	it	lt
 800602c:	4618      	movlt	r0, r3
 800602e:	e7a4      	b.n	8005f7a <_printf_i+0x16a>
 8006030:	2301      	movs	r3, #1
 8006032:	4632      	mov	r2, r6
 8006034:	4649      	mov	r1, r9
 8006036:	4640      	mov	r0, r8
 8006038:	47d0      	blx	sl
 800603a:	3001      	adds	r0, #1
 800603c:	d09b      	beq.n	8005f76 <_printf_i+0x166>
 800603e:	3501      	adds	r5, #1
 8006040:	68e3      	ldr	r3, [r4, #12]
 8006042:	9903      	ldr	r1, [sp, #12]
 8006044:	1a5b      	subs	r3, r3, r1
 8006046:	42ab      	cmp	r3, r5
 8006048:	dcf2      	bgt.n	8006030 <_printf_i+0x220>
 800604a:	e7eb      	b.n	8006024 <_printf_i+0x214>
 800604c:	2500      	movs	r5, #0
 800604e:	f104 0619 	add.w	r6, r4, #25
 8006052:	e7f5      	b.n	8006040 <_printf_i+0x230>
 8006054:	080063a3 	.word	0x080063a3
 8006058:	080063b4 	.word	0x080063b4

0800605c <memchr>:
 800605c:	4603      	mov	r3, r0
 800605e:	b510      	push	{r4, lr}
 8006060:	b2c9      	uxtb	r1, r1
 8006062:	4402      	add	r2, r0
 8006064:	4293      	cmp	r3, r2
 8006066:	4618      	mov	r0, r3
 8006068:	d101      	bne.n	800606e <memchr+0x12>
 800606a:	2000      	movs	r0, #0
 800606c:	e003      	b.n	8006076 <memchr+0x1a>
 800606e:	7804      	ldrb	r4, [r0, #0]
 8006070:	3301      	adds	r3, #1
 8006072:	428c      	cmp	r4, r1
 8006074:	d1f6      	bne.n	8006064 <memchr+0x8>
 8006076:	bd10      	pop	{r4, pc}

08006078 <memcpy>:
 8006078:	440a      	add	r2, r1
 800607a:	4291      	cmp	r1, r2
 800607c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006080:	d100      	bne.n	8006084 <memcpy+0xc>
 8006082:	4770      	bx	lr
 8006084:	b510      	push	{r4, lr}
 8006086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800608a:	4291      	cmp	r1, r2
 800608c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006090:	d1f9      	bne.n	8006086 <memcpy+0xe>
 8006092:	bd10      	pop	{r4, pc}

08006094 <memmove>:
 8006094:	4288      	cmp	r0, r1
 8006096:	b510      	push	{r4, lr}
 8006098:	eb01 0402 	add.w	r4, r1, r2
 800609c:	d902      	bls.n	80060a4 <memmove+0x10>
 800609e:	4284      	cmp	r4, r0
 80060a0:	4623      	mov	r3, r4
 80060a2:	d807      	bhi.n	80060b4 <memmove+0x20>
 80060a4:	1e43      	subs	r3, r0, #1
 80060a6:	42a1      	cmp	r1, r4
 80060a8:	d008      	beq.n	80060bc <memmove+0x28>
 80060aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80060b2:	e7f8      	b.n	80060a6 <memmove+0x12>
 80060b4:	4601      	mov	r1, r0
 80060b6:	4402      	add	r2, r0
 80060b8:	428a      	cmp	r2, r1
 80060ba:	d100      	bne.n	80060be <memmove+0x2a>
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80060c6:	e7f7      	b.n	80060b8 <memmove+0x24>

080060c8 <_free_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4605      	mov	r5, r0
 80060cc:	2900      	cmp	r1, #0
 80060ce:	d040      	beq.n	8006152 <_free_r+0x8a>
 80060d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060d4:	1f0c      	subs	r4, r1, #4
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	bfb8      	it	lt
 80060da:	18e4      	addlt	r4, r4, r3
 80060dc:	f000 f910 	bl	8006300 <__malloc_lock>
 80060e0:	4a1c      	ldr	r2, [pc, #112]	; (8006154 <_free_r+0x8c>)
 80060e2:	6813      	ldr	r3, [r2, #0]
 80060e4:	b933      	cbnz	r3, 80060f4 <_free_r+0x2c>
 80060e6:	6063      	str	r3, [r4, #4]
 80060e8:	6014      	str	r4, [r2, #0]
 80060ea:	4628      	mov	r0, r5
 80060ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060f0:	f000 b90c 	b.w	800630c <__malloc_unlock>
 80060f4:	42a3      	cmp	r3, r4
 80060f6:	d908      	bls.n	800610a <_free_r+0x42>
 80060f8:	6820      	ldr	r0, [r4, #0]
 80060fa:	1821      	adds	r1, r4, r0
 80060fc:	428b      	cmp	r3, r1
 80060fe:	bf01      	itttt	eq
 8006100:	6819      	ldreq	r1, [r3, #0]
 8006102:	685b      	ldreq	r3, [r3, #4]
 8006104:	1809      	addeq	r1, r1, r0
 8006106:	6021      	streq	r1, [r4, #0]
 8006108:	e7ed      	b.n	80060e6 <_free_r+0x1e>
 800610a:	461a      	mov	r2, r3
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	b10b      	cbz	r3, 8006114 <_free_r+0x4c>
 8006110:	42a3      	cmp	r3, r4
 8006112:	d9fa      	bls.n	800610a <_free_r+0x42>
 8006114:	6811      	ldr	r1, [r2, #0]
 8006116:	1850      	adds	r0, r2, r1
 8006118:	42a0      	cmp	r0, r4
 800611a:	d10b      	bne.n	8006134 <_free_r+0x6c>
 800611c:	6820      	ldr	r0, [r4, #0]
 800611e:	4401      	add	r1, r0
 8006120:	1850      	adds	r0, r2, r1
 8006122:	4283      	cmp	r3, r0
 8006124:	6011      	str	r1, [r2, #0]
 8006126:	d1e0      	bne.n	80060ea <_free_r+0x22>
 8006128:	6818      	ldr	r0, [r3, #0]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	4401      	add	r1, r0
 800612e:	6011      	str	r1, [r2, #0]
 8006130:	6053      	str	r3, [r2, #4]
 8006132:	e7da      	b.n	80060ea <_free_r+0x22>
 8006134:	d902      	bls.n	800613c <_free_r+0x74>
 8006136:	230c      	movs	r3, #12
 8006138:	602b      	str	r3, [r5, #0]
 800613a:	e7d6      	b.n	80060ea <_free_r+0x22>
 800613c:	6820      	ldr	r0, [r4, #0]
 800613e:	1821      	adds	r1, r4, r0
 8006140:	428b      	cmp	r3, r1
 8006142:	bf01      	itttt	eq
 8006144:	6819      	ldreq	r1, [r3, #0]
 8006146:	685b      	ldreq	r3, [r3, #4]
 8006148:	1809      	addeq	r1, r1, r0
 800614a:	6021      	streq	r1, [r4, #0]
 800614c:	6063      	str	r3, [r4, #4]
 800614e:	6054      	str	r4, [r2, #4]
 8006150:	e7cb      	b.n	80060ea <_free_r+0x22>
 8006152:	bd38      	pop	{r3, r4, r5, pc}
 8006154:	20000230 	.word	0x20000230

08006158 <sbrk_aligned>:
 8006158:	b570      	push	{r4, r5, r6, lr}
 800615a:	4e0e      	ldr	r6, [pc, #56]	; (8006194 <sbrk_aligned+0x3c>)
 800615c:	460c      	mov	r4, r1
 800615e:	6831      	ldr	r1, [r6, #0]
 8006160:	4605      	mov	r5, r0
 8006162:	b911      	cbnz	r1, 800616a <sbrk_aligned+0x12>
 8006164:	f000 f8bc 	bl	80062e0 <_sbrk_r>
 8006168:	6030      	str	r0, [r6, #0]
 800616a:	4621      	mov	r1, r4
 800616c:	4628      	mov	r0, r5
 800616e:	f000 f8b7 	bl	80062e0 <_sbrk_r>
 8006172:	1c43      	adds	r3, r0, #1
 8006174:	d00a      	beq.n	800618c <sbrk_aligned+0x34>
 8006176:	1cc4      	adds	r4, r0, #3
 8006178:	f024 0403 	bic.w	r4, r4, #3
 800617c:	42a0      	cmp	r0, r4
 800617e:	d007      	beq.n	8006190 <sbrk_aligned+0x38>
 8006180:	1a21      	subs	r1, r4, r0
 8006182:	4628      	mov	r0, r5
 8006184:	f000 f8ac 	bl	80062e0 <_sbrk_r>
 8006188:	3001      	adds	r0, #1
 800618a:	d101      	bne.n	8006190 <sbrk_aligned+0x38>
 800618c:	f04f 34ff 	mov.w	r4, #4294967295
 8006190:	4620      	mov	r0, r4
 8006192:	bd70      	pop	{r4, r5, r6, pc}
 8006194:	20000234 	.word	0x20000234

08006198 <_malloc_r>:
 8006198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800619c:	1ccd      	adds	r5, r1, #3
 800619e:	f025 0503 	bic.w	r5, r5, #3
 80061a2:	3508      	adds	r5, #8
 80061a4:	2d0c      	cmp	r5, #12
 80061a6:	bf38      	it	cc
 80061a8:	250c      	movcc	r5, #12
 80061aa:	2d00      	cmp	r5, #0
 80061ac:	4607      	mov	r7, r0
 80061ae:	db01      	blt.n	80061b4 <_malloc_r+0x1c>
 80061b0:	42a9      	cmp	r1, r5
 80061b2:	d905      	bls.n	80061c0 <_malloc_r+0x28>
 80061b4:	230c      	movs	r3, #12
 80061b6:	2600      	movs	r6, #0
 80061b8:	603b      	str	r3, [r7, #0]
 80061ba:	4630      	mov	r0, r6
 80061bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061c0:	4e2e      	ldr	r6, [pc, #184]	; (800627c <_malloc_r+0xe4>)
 80061c2:	f000 f89d 	bl	8006300 <__malloc_lock>
 80061c6:	6833      	ldr	r3, [r6, #0]
 80061c8:	461c      	mov	r4, r3
 80061ca:	bb34      	cbnz	r4, 800621a <_malloc_r+0x82>
 80061cc:	4629      	mov	r1, r5
 80061ce:	4638      	mov	r0, r7
 80061d0:	f7ff ffc2 	bl	8006158 <sbrk_aligned>
 80061d4:	1c43      	adds	r3, r0, #1
 80061d6:	4604      	mov	r4, r0
 80061d8:	d14d      	bne.n	8006276 <_malloc_r+0xde>
 80061da:	6834      	ldr	r4, [r6, #0]
 80061dc:	4626      	mov	r6, r4
 80061de:	2e00      	cmp	r6, #0
 80061e0:	d140      	bne.n	8006264 <_malloc_r+0xcc>
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	4631      	mov	r1, r6
 80061e6:	4638      	mov	r0, r7
 80061e8:	eb04 0803 	add.w	r8, r4, r3
 80061ec:	f000 f878 	bl	80062e0 <_sbrk_r>
 80061f0:	4580      	cmp	r8, r0
 80061f2:	d13a      	bne.n	800626a <_malloc_r+0xd2>
 80061f4:	6821      	ldr	r1, [r4, #0]
 80061f6:	3503      	adds	r5, #3
 80061f8:	1a6d      	subs	r5, r5, r1
 80061fa:	f025 0503 	bic.w	r5, r5, #3
 80061fe:	3508      	adds	r5, #8
 8006200:	2d0c      	cmp	r5, #12
 8006202:	bf38      	it	cc
 8006204:	250c      	movcc	r5, #12
 8006206:	4638      	mov	r0, r7
 8006208:	4629      	mov	r1, r5
 800620a:	f7ff ffa5 	bl	8006158 <sbrk_aligned>
 800620e:	3001      	adds	r0, #1
 8006210:	d02b      	beq.n	800626a <_malloc_r+0xd2>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	442b      	add	r3, r5
 8006216:	6023      	str	r3, [r4, #0]
 8006218:	e00e      	b.n	8006238 <_malloc_r+0xa0>
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	1b52      	subs	r2, r2, r5
 800621e:	d41e      	bmi.n	800625e <_malloc_r+0xc6>
 8006220:	2a0b      	cmp	r2, #11
 8006222:	d916      	bls.n	8006252 <_malloc_r+0xba>
 8006224:	1961      	adds	r1, r4, r5
 8006226:	42a3      	cmp	r3, r4
 8006228:	6025      	str	r5, [r4, #0]
 800622a:	bf18      	it	ne
 800622c:	6059      	strne	r1, [r3, #4]
 800622e:	6863      	ldr	r3, [r4, #4]
 8006230:	bf08      	it	eq
 8006232:	6031      	streq	r1, [r6, #0]
 8006234:	5162      	str	r2, [r4, r5]
 8006236:	604b      	str	r3, [r1, #4]
 8006238:	4638      	mov	r0, r7
 800623a:	f104 060b 	add.w	r6, r4, #11
 800623e:	f000 f865 	bl	800630c <__malloc_unlock>
 8006242:	f026 0607 	bic.w	r6, r6, #7
 8006246:	1d23      	adds	r3, r4, #4
 8006248:	1af2      	subs	r2, r6, r3
 800624a:	d0b6      	beq.n	80061ba <_malloc_r+0x22>
 800624c:	1b9b      	subs	r3, r3, r6
 800624e:	50a3      	str	r3, [r4, r2]
 8006250:	e7b3      	b.n	80061ba <_malloc_r+0x22>
 8006252:	6862      	ldr	r2, [r4, #4]
 8006254:	42a3      	cmp	r3, r4
 8006256:	bf0c      	ite	eq
 8006258:	6032      	streq	r2, [r6, #0]
 800625a:	605a      	strne	r2, [r3, #4]
 800625c:	e7ec      	b.n	8006238 <_malloc_r+0xa0>
 800625e:	4623      	mov	r3, r4
 8006260:	6864      	ldr	r4, [r4, #4]
 8006262:	e7b2      	b.n	80061ca <_malloc_r+0x32>
 8006264:	4634      	mov	r4, r6
 8006266:	6876      	ldr	r6, [r6, #4]
 8006268:	e7b9      	b.n	80061de <_malloc_r+0x46>
 800626a:	230c      	movs	r3, #12
 800626c:	4638      	mov	r0, r7
 800626e:	603b      	str	r3, [r7, #0]
 8006270:	f000 f84c 	bl	800630c <__malloc_unlock>
 8006274:	e7a1      	b.n	80061ba <_malloc_r+0x22>
 8006276:	6025      	str	r5, [r4, #0]
 8006278:	e7de      	b.n	8006238 <_malloc_r+0xa0>
 800627a:	bf00      	nop
 800627c:	20000230 	.word	0x20000230

08006280 <_realloc_r>:
 8006280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006284:	4680      	mov	r8, r0
 8006286:	4614      	mov	r4, r2
 8006288:	460e      	mov	r6, r1
 800628a:	b921      	cbnz	r1, 8006296 <_realloc_r+0x16>
 800628c:	4611      	mov	r1, r2
 800628e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006292:	f7ff bf81 	b.w	8006198 <_malloc_r>
 8006296:	b92a      	cbnz	r2, 80062a4 <_realloc_r+0x24>
 8006298:	f7ff ff16 	bl	80060c8 <_free_r>
 800629c:	4625      	mov	r5, r4
 800629e:	4628      	mov	r0, r5
 80062a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062a4:	f000 f838 	bl	8006318 <_malloc_usable_size_r>
 80062a8:	4284      	cmp	r4, r0
 80062aa:	4607      	mov	r7, r0
 80062ac:	d802      	bhi.n	80062b4 <_realloc_r+0x34>
 80062ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80062b2:	d812      	bhi.n	80062da <_realloc_r+0x5a>
 80062b4:	4621      	mov	r1, r4
 80062b6:	4640      	mov	r0, r8
 80062b8:	f7ff ff6e 	bl	8006198 <_malloc_r>
 80062bc:	4605      	mov	r5, r0
 80062be:	2800      	cmp	r0, #0
 80062c0:	d0ed      	beq.n	800629e <_realloc_r+0x1e>
 80062c2:	42bc      	cmp	r4, r7
 80062c4:	4622      	mov	r2, r4
 80062c6:	4631      	mov	r1, r6
 80062c8:	bf28      	it	cs
 80062ca:	463a      	movcs	r2, r7
 80062cc:	f7ff fed4 	bl	8006078 <memcpy>
 80062d0:	4631      	mov	r1, r6
 80062d2:	4640      	mov	r0, r8
 80062d4:	f7ff fef8 	bl	80060c8 <_free_r>
 80062d8:	e7e1      	b.n	800629e <_realloc_r+0x1e>
 80062da:	4635      	mov	r5, r6
 80062dc:	e7df      	b.n	800629e <_realloc_r+0x1e>
	...

080062e0 <_sbrk_r>:
 80062e0:	b538      	push	{r3, r4, r5, lr}
 80062e2:	2300      	movs	r3, #0
 80062e4:	4d05      	ldr	r5, [pc, #20]	; (80062fc <_sbrk_r+0x1c>)
 80062e6:	4604      	mov	r4, r0
 80062e8:	4608      	mov	r0, r1
 80062ea:	602b      	str	r3, [r5, #0]
 80062ec:	f7fb f85c 	bl	80013a8 <_sbrk>
 80062f0:	1c43      	adds	r3, r0, #1
 80062f2:	d102      	bne.n	80062fa <_sbrk_r+0x1a>
 80062f4:	682b      	ldr	r3, [r5, #0]
 80062f6:	b103      	cbz	r3, 80062fa <_sbrk_r+0x1a>
 80062f8:	6023      	str	r3, [r4, #0]
 80062fa:	bd38      	pop	{r3, r4, r5, pc}
 80062fc:	20000238 	.word	0x20000238

08006300 <__malloc_lock>:
 8006300:	4801      	ldr	r0, [pc, #4]	; (8006308 <__malloc_lock+0x8>)
 8006302:	f000 b811 	b.w	8006328 <__retarget_lock_acquire_recursive>
 8006306:	bf00      	nop
 8006308:	2000023c 	.word	0x2000023c

0800630c <__malloc_unlock>:
 800630c:	4801      	ldr	r0, [pc, #4]	; (8006314 <__malloc_unlock+0x8>)
 800630e:	f000 b80c 	b.w	800632a <__retarget_lock_release_recursive>
 8006312:	bf00      	nop
 8006314:	2000023c 	.word	0x2000023c

08006318 <_malloc_usable_size_r>:
 8006318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800631c:	1f18      	subs	r0, r3, #4
 800631e:	2b00      	cmp	r3, #0
 8006320:	bfbc      	itt	lt
 8006322:	580b      	ldrlt	r3, [r1, r0]
 8006324:	18c0      	addlt	r0, r0, r3
 8006326:	4770      	bx	lr

08006328 <__retarget_lock_acquire_recursive>:
 8006328:	4770      	bx	lr

0800632a <__retarget_lock_release_recursive>:
 800632a:	4770      	bx	lr

0800632c <_init>:
 800632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632e:	bf00      	nop
 8006330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006332:	bc08      	pop	{r3}
 8006334:	469e      	mov	lr, r3
 8006336:	4770      	bx	lr

08006338 <_fini>:
 8006338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633a:	bf00      	nop
 800633c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800633e:	bc08      	pop	{r3}
 8006340:	469e      	mov	lr, r3
 8006342:	4770      	bx	lr
