{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769553224787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769553224788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 27 14:33:44 2026 " "Processing started: Tue Jan 27 14:33:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769553224788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553224788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553224788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769553225281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769553225281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Top.sv(177) " "Verilog HDL information at Top.sv(177): always construct contains both blocking and non-blocking assignments" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1769553233353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553233356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553233356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553233359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553233359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553233362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553233362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553233365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553233365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769553233368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769553233368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769553233409 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "keyInt Top.sv(17) " "Verilog HDL warning at Top.sv(17): object keyInt used but never assigned" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1769553233412 "|Top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 1023 Top.sv(32) " "Verilog HDL warning at Top.sv(32): number of words (28) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1769553233416 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(95) " "Verilog HDL assignment warning at Top.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233422 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(101) " "Verilog HDL assignment warning at Top.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233422 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(105) " "Verilog HDL assignment warning at Top.sv(105): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233422 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(109) " "Verilog HDL assignment warning at Top.sv(109): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233423 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(113) " "Verilog HDL assignment warning at Top.sv(113): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233423 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(163) " "Verilog HDL assignment warning at Top.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233424 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(169) " "Verilog HDL assignment warning at Top.sv(169): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233424 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(153) " "Verilog HDL Case Statement warning at Top.sv(153): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1769553233424 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(157) " "Verilog HDL Case Statement warning at Top.sv(157): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 157 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1769553233424 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(235) " "Verilog HDL assignment warning at Top.sv(235): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233430 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(238) " "Verilog HDL assignment warning at Top.sv(238): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233430 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(264) " "Verilog HDL assignment warning at Top.sv(264): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(266) " "Verilog HDL assignment warning at Top.sv(266): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(268) " "Verilog HDL assignment warning at Top.sv(268): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(269) " "Verilog HDL assignment warning at Top.sv(269): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(272) " "Verilog HDL assignment warning at Top.sv(272): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(274) " "Verilog HDL assignment warning at Top.sv(274): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(275) " "Verilog HDL assignment warning at Top.sv(275): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233431 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(278) " "Verilog HDL assignment warning at Top.sv(278): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233432 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(280) " "Verilog HDL assignment warning at Top.sv(280): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233432 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(290) " "Verilog HDL assignment warning at Top.sv(290): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233432 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(292) " "Verilog HDL assignment warning at Top.sv(292): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233432 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(340) " "Verilog HDL assignment warning at Top.sv(340): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233433 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(342) " "Verilog HDL assignment warning at Top.sv(342): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233434 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(345) " "Verilog HDL assignment warning at Top.sv(345): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233434 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(347) " "Verilog HDL assignment warning at Top.sv(347): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233434 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(349) " "Verilog HDL assignment warning at Top.sv(349): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233434 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(351) " "Verilog HDL assignment warning at Top.sv(351): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233434 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(373) " "Verilog HDL assignment warning at Top.sv(373): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233447 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Top.sv(401) " "Verilog HDL assignment warning at Top.sv(401): truncated value with size 32 to match size of target (2)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769553233449 "|Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keyInt 0 Top.sv(17) " "Net \"keyInt\" at Top.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1769553233468 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer1 " "Elaborating entity \"timer\" for hierarchy \"timer:timer1\"" {  } { { "Top.sv" "timer1" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769553233578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer.sv(26) " "Verilog HDL assignment warning at timer.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "timer.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/timer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of