// Seed: 3862023895
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    output tri1 id_7
);
  logic [7:0][1 'b0 : -1 'b0] id_9;
  assign id_2 = id_9[(-1)];
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri id_5,
    output logic id_6,
    input supply0 id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11
);
  parameter id_13 = -1;
  wire [-1 : ""] id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_8,
      id_8,
      id_5,
      id_9,
      id_11,
      id_8
  );
  assign modCall_1.id_7 = 0;
  always @(*) id_6 = 1;
endmodule
