Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: RF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RF.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RF"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : RF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux2to1_1bit.vhd" in Library work.
Architecture behavioral of Entity mux2to1_1bit is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux2to1_32bit.vhd" in Library work.
Architecture behavioral of Entity mux2to1_32bit is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux4to1_32bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_32bit is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux8to1_32bit.vhd" in Library work.
Architecture behavioral of Entity mux8to1_32bit is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux16to1_32bit.vhd" in Library work.
Architecture behavioral of Entity mux16to1_32bit is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Decode5to32.vhd" in Library work.
Architecture behavioral of Entity decode5to32 is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux32to1_32bit.vhd" in Library work.
Architecture behavioral of Entity mux32to1_32bit is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/CompModule.vhd" in Library work.
Architecture behavioral of Entity compmodule is up to date.
Compiling vhdl file "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/RF.vhd" in Library work.
Entity <rf> compiled.
Entity <rf> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decode5to32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux32to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CompModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux16to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1_1bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux8to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux4to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1_1bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1_32bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1_1bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <Decode5to32> in library <work> (Architecture <behavioral>).
Entity <Decode5to32> analyzed. Unit <Decode5to32> generated.

Analyzing Entity <Reg> in library <work> (Architecture <behavioral>).
Entity <Reg> analyzed. Unit <Reg> generated.

Analyzing Entity <Mux32to1_32bit> in library <work> (Architecture <behavioral>).
Entity <Mux32to1_32bit> analyzed. Unit <Mux32to1_32bit> generated.

Analyzing Entity <Mux16to1_32bit> in library <work> (Architecture <behavioral>).
Entity <Mux16to1_32bit> analyzed. Unit <Mux16to1_32bit> generated.

Analyzing Entity <Mux8to1_32bit> in library <work> (Architecture <behavioral>).
Entity <Mux8to1_32bit> analyzed. Unit <Mux8to1_32bit> generated.

Analyzing Entity <Mux4to1_32bit> in library <work> (Architecture <behavioral>).
Entity <Mux4to1_32bit> analyzed. Unit <Mux4to1_32bit> generated.

Analyzing Entity <Mux2to1_32bit> in library <work> (Architecture <behavioral>).
Entity <Mux2to1_32bit> analyzed. Unit <Mux2to1_32bit> generated.

Analyzing Entity <Mux2to1_1bit> in library <work> (Architecture <behavioral>).
Entity <Mux2to1_1bit> analyzed. Unit <Mux2to1_1bit> generated.

Analyzing Entity <CompModule> in library <work> (Architecture <behavioral>).
Entity <CompModule> analyzed. Unit <CompModule> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Decode5to32>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Decode5to32.vhd".
    Found 32x32-bit ROM for signal <DOut>.
    Summary:
	inferred   1 ROM(s).
Unit <Decode5to32> synthesized.


Synthesizing Unit <Reg>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Reg.vhd".
    Found 32-bit register for signal <dataout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Reg> synthesized.


Synthesizing Unit <CompModule>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/CompModule.vhd".
    Found 1-bit xor2 for signal <CMOut$xor0000>.
    Found 1-bit xor2 for signal <CMOut$xor0001>.
    Found 1-bit xor2 for signal <CMOut$xor0002>.
    Found 1-bit xor2 for signal <CMOut$xor0003>.
    Found 1-bit xor2 for signal <CMOut$xor0004>.
Unit <CompModule> synthesized.


Synthesizing Unit <Mux2to1_1bit>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux2to1_1bit.vhd".
Unit <Mux2to1_1bit> synthesized.


Synthesizing Unit <Mux2to1_32bit>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux2to1_32bit.vhd".
Unit <Mux2to1_32bit> synthesized.


Synthesizing Unit <Mux4to1_32bit>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux4to1_32bit.vhd".
Unit <Mux4to1_32bit> synthesized.


Synthesizing Unit <Mux8to1_32bit>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux8to1_32bit.vhd".
Unit <Mux8to1_32bit> synthesized.


Synthesizing Unit <Mux16to1_32bit>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux16to1_32bit.vhd".
Unit <Mux16to1_32bit> synthesized.


Synthesizing Unit <Mux32to1_32bit>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/Mux32to1_32bit.vhd".
Unit <Mux32to1_32bit> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/Users/xristos ziskas/Documents/Xilinx/organwsh/LAB1/RF.vhd".
WARNING:Xst:646 - Signal <we<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RF> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Registers                                            : 32
 32-bit register                                       : 32
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <dataout_31> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_30> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_29> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_28> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_27> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_26> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_25> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_24> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_23> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_22> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_21> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_20> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_19> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_18> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_17> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_16> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_15> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_14> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_13> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_12> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_11> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_10> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_9> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_8> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_7> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_6> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_5> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_4> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_3> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_2> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_1> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataout_0> has a constant value of 0 in block <Reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <Reg0> is unconnected in block <RF>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RF> ...

Optimizing unit <Reg> ...
WARNING:Xst:1293 - FF/Latch <Reg0/dataout_31> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_30> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_29> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_28> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_27> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_26> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_25> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_24> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_23> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_22> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_21> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_20> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_19> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_18> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_17> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_16> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_15> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_14> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_13> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_12> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_11> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_10> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_9> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_8> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_7> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_6> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_5> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_4> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_3> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_2> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_1> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reg0/dataout_0> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_31> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_30> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_29> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_28> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_27> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_26> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_25> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_24> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_23> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_22> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_21> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_20> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_19> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_18> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_17> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_16> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_15> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_14> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_13> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_12> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_11> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_10> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_9> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_8> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_7> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_6> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_5> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_4> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_3> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_2> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_1> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GEN2[31].Regs/dataout_0> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RF, actual ratio is 113.
Optimizing block <RF> to meet ratio 100 (+ 5) of 960 slices :
Area constraint is met for block <RF>, final ratio is 87.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 960
 Flip-Flops                                            : 960

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RF.ngr
Top Level Output File Name         : RF
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 1772
#      LUT3                        : 478
#      LUT4                        : 1038
#      MUXF5                       : 256
# FlipFlops/Latches                : 960
#      FDE                         : 960
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      833  out of    960    86%  
 Number of Slice Flip Flops:            960  out of   1920    50%  
 Number of 4 input LUTs:               1516  out of   1920    78%  
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of     83   136% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 960   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 5.439ns
   Maximum output required time after clock: 8.507ns
   Maximum combinational path delay: 9.908ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 6720 / 1920
-------------------------------------------------------------------------
Offset:              5.439ns (Levels of Logic = 3)
  Source:            Awr<2> (PAD)
  Destination:       GEN2[4].Regs/dataout_31 (FF)
  Destination Clock: Clk rising

  Data Path: Awr<2> to GEN2[4].Regs/dataout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  Awr_2_IBUF (Awr_2_IBUF)
     LUT4:I0->O            4   0.612   0.651  we<4>21 (we<4>_bdd2)
     LUT3:I0->O           32   0.612   1.073  we<6>1 (we<6>)
     FDE:CE                    0.483          GEN2[6].Regs/dataout_0
    ----------------------------------------
    Total                      5.439ns (2.813ns logic, 2.626ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              8.507ns (Levels of Logic = 6)
  Source:            GEN2[1].Regs/dataout_31 (FF)
  Destination:       Dout1<31> (PAD)
  Source Clock:      Clk rising

  Data Path: GEN2[1].Regs/dataout_31 to Dout1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.568  GEN2[1].Regs/dataout_31 (GEN2[1].Regs/dataout_31)
     LUT4:I1->O            1   0.612   0.000  Mux2_2to1/Mux31/Outm5021 (Mux2_2to1/Mux31/Outm5021)
     MUXF5:I1->O           1   0.278   0.387  Mux2_2to1/Mux31/Outm502_f5 (Mux2_2to1/Mux31/Outm502)
     LUT4:I2->O            1   0.612   0.426  Mux2_2to1/Mux31/Outm525 (Mux2_2to1/Mux31/Outm525)
     LUT4:I1->O            1   0.612   0.360  Mux2_2to1/Mux31/Outm612_SW0 (N140)
     LUT4:I3->O            1   0.612   0.357  Mux2_2to1/Mux31/Outm612 (Dout2_31_OBUF)
     OBUF:I->O                 3.169          Dout2_31_OBUF (Dout2<31>)
    ----------------------------------------
    Total                      8.507ns (6.409ns logic, 2.098ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3072 / 64
-------------------------------------------------------------------------
Delay:               9.908ns (Levels of Logic = 7)
  Source:            Ard1<0> (PAD)
  Destination:       Dout1<31> (PAD)

  Data Path: Ard1<0> to Dout1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           513   1.106   1.350  Ard1_0_IBUF (Ard1_0_IBUF)
     LUT3:I0->O            1   0.612   0.000  Mux1_2to1/Mux9/Outm210_F (N454)
     MUXF5:I0->O           1   0.278   0.387  Mux1_2to1/Mux9/Outm210 (Mux1_2to1/Mux9/Outm210)
     LUT4:I2->O            1   0.612   0.387  Mux1_2to1/Mux9/Outm238 (Mux1_2to1/Mux9/Outm238)
     LUT4:I2->O            1   0.612   0.426  Mux1_2to1/Mux9/Outm282 (Mux1_2to1/Mux9/Outm282)
     LUT4:I1->O            1   0.612   0.357  Mux1_2to1/Mux9/Outm612 (Dout1_9_OBUF)
     OBUF:I->O                 3.169          Dout1_9_OBUF (Dout1<9>)
    ----------------------------------------
    Total                      9.908ns (7.001ns logic, 2.908ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 64.06 secs
 
--> 

Total memory usage is 265000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :    0 (   0 filtered)

