#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 10 14:07:02 2018
# Process ID: 18344
# Current directory: C:/Users/LempsPC/Desktop/L-CPU-final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18640 C:\Users\LempsPC\Desktop\L-CPU-final\L-CPU.xpr
# Log file: C:/Users/LempsPC/Desktop/L-CPU-final/vivado.log
# Journal file: C:/Users/LempsPC/Desktop/L-CPU-final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Lemps/Desktop/L-CPU-27-apr-hommik' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property top L_CPU_tester1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 10 15:33:34 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 10 15:33:34 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 919.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg
WARNING: Simulation object /L_CPU_tester2/my_cpu/reset was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Flags was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/state was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/next_state was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/inner_flags was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/operators was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/inputs was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegA was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegB was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegC was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegM was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/MAR was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/IR was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/read_write was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/data_to_ram was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/data_from_ram was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/ram_address was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/PC was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/MDR was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/RdAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/Data_in was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/WrtAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/RW was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/rst was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/Data_Out was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/Mem was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/BitWidth was not found in the design.
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 923.473 ; gain = 3.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 923.473 ; gain = 3.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 926.484 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg
WARNING: Simulation object /L_CPU_tester2/my_cpu/reset was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Flags was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/state was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/next_state was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/inner_flags was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/operators was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/inputs was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegA was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegB was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegC was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/RegM was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/MAR was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/IR was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/read_write was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/data_to_ram was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/data_from_ram was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/ram_address was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/PC was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/MDR was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/RdAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/Data_in was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/WrtAddress was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/clk was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/RW was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/rst was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/Data_Out was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/Mem was not found in the design.
WARNING: Simulation object /L_CPU_tester2/my_cpu/Memory/BitWidth was not found in the design.
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 926.484 ; gain = 0.000
log_wave -r {/L_CPU_tester1/UUT} 
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /L_CPU_tester1/UUT/line__73/ALU_OUT was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /L_CPU_tester1/UUT/line__73/RegTemp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /L_CPU_tester1/UUT/line__73/ADD_SUB_OUT was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

add_wave {{/L_CPU_tester1/UUT/Memory/Mem}} 
add_wave {{/L_CPU_tester1/UUT/reset}} {{/L_CPU_tester1/UUT/clk}} {{/L_CPU_tester1/UUT/Flags}} {{/L_CPU_tester1/UUT/state}} {{/L_CPU_tester1/UUT/next_state}} {{/L_CPU_tester1/UUT/inner_flags}} {{/L_CPU_tester1/UUT/operators}} {{/L_CPU_tester1/UUT/inputs}} {{/L_CPU_tester1/UUT/RegA}} {{/L_CPU_tester1/UUT/RegB}} {{/L_CPU_tester1/UUT/RegC}} {{/L_CPU_tester1/UUT/RegM}} {{/L_CPU_tester1/UUT/MAR}} {{/L_CPU_tester1/UUT/IR}} {{/L_CPU_tester1/UUT/read_write}} {{/L_CPU_tester1/UUT/data_to_ram}} {{/L_CPU_tester1/UUT/data_from_ram}} {{/L_CPU_tester1/UUT/ram_address}} {{/L_CPU_tester1/UUT/PC}} {{/L_CPU_tester1/UUT/MDR}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 937.129 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 937.129 ; gain = 0.000
save_wave_config {C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 939.711 ; gain = 2.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester1_behav -key {Behavioral:sim_1:Functional:L_CPU_tester1} -tclbatch {L_CPU_tester1.tcl} -view {C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LempsPC/Desktop/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 950.105 ; gain = 10.395
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 950.105 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 950.105 ; gain = 0.000
run 10 ns
run 10 ns
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 958.164 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 959.027 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 960.465 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 960.578 ; gain = 0.113
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity L_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 962.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 964.141 ; gain = 0.184
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj L_CPU_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LempsPC/Desktop/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot L_CPU_tester1_behav xil_defaultlib.L_CPU_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.l_cpu_tester1
Built simulation snapshot L_CPU_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 966.289 ; gain = 0.000
run 10 us
