
FreeRTOSIntegrationViaMyGuidyInSTM32F401RCT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b64  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002d04  08002d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d5c  08002d5c  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08002d5c  08002d5c  00012d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d64  08002d64  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d64  08002d64  00012d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d68  08002d68  00012d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002d6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000400c  20000014  08002d80  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004020  08002d80  00024020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b6e6  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f53  00000000  00000000  0002b76d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c00  00000000  00000000  0002d6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000093a  00000000  00000000  0002e2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000167f7  00000000  00000000  0002ebfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d8ce  00000000  00000000  000453f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000929b7  00000000  00000000  00052cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000030e0  00000000  00000000  000e5678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  000e8758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000014 	.word	0x20000014
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002cec 	.word	0x08002cec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000018 	.word	0x20000018
 80001dc:	08002cec 	.word	0x08002cec

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b970 	b.w	80004d8 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	460f      	mov	r7, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4694      	mov	ip, r2
 8000224:	d965      	bls.n	80002f2 <__udivmoddi4+0xe2>
 8000226:	fab2 f382 	clz	r3, r2
 800022a:	b143      	cbz	r3, 800023e <__udivmoddi4+0x2e>
 800022c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000230:	f1c3 0220 	rsb	r2, r3, #32
 8000234:	409f      	lsls	r7, r3
 8000236:	fa20 f202 	lsr.w	r2, r0, r2
 800023a:	4317      	orrs	r7, r2
 800023c:	409c      	lsls	r4, r3
 800023e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000242:	fa1f f58c 	uxth.w	r5, ip
 8000246:	fbb7 f1fe 	udiv	r1, r7, lr
 800024a:	0c22      	lsrs	r2, r4, #16
 800024c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000250:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000254:	fb01 f005 	mul.w	r0, r1, r5
 8000258:	4290      	cmp	r0, r2
 800025a:	d90a      	bls.n	8000272 <__udivmoddi4+0x62>
 800025c:	eb1c 0202 	adds.w	r2, ip, r2
 8000260:	f101 37ff 	add.w	r7, r1, #4294967295
 8000264:	f080 811c 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000268:	4290      	cmp	r0, r2
 800026a:	f240 8119 	bls.w	80004a0 <__udivmoddi4+0x290>
 800026e:	3902      	subs	r1, #2
 8000270:	4462      	add	r2, ip
 8000272:	1a12      	subs	r2, r2, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000282:	fb00 f505 	mul.w	r5, r0, r5
 8000286:	42a5      	cmp	r5, r4
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x90>
 800028a:	eb1c 0404 	adds.w	r4, ip, r4
 800028e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x294>
 8000296:	42a5      	cmp	r5, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x294>
 800029c:	4464      	add	r4, ip
 800029e:	3802      	subs	r0, #2
 80002a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a4:	1b64      	subs	r4, r4, r5
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11e      	cbz	r6, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40dc      	lsrs	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	e9c6 4300 	strd	r4, r3, [r6]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0xbc>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ed 	beq.w	800049a <__udivmoddi4+0x28a>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e9c6 0500 	strd	r0, r5, [r6]
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d149      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d4:	42ab      	cmp	r3, r5
 80002d6:	d302      	bcc.n	80002de <__udivmoddi4+0xce>
 80002d8:	4282      	cmp	r2, r0
 80002da:	f200 80f8 	bhi.w	80004ce <__udivmoddi4+0x2be>
 80002de:	1a84      	subs	r4, r0, r2
 80002e0:	eb65 0203 	sbc.w	r2, r5, r3
 80002e4:	2001      	movs	r0, #1
 80002e6:	4617      	mov	r7, r2
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d0e2      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	e9c6 4700 	strd	r4, r7, [r6]
 80002f0:	e7df      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002f2:	b902      	cbnz	r2, 80002f6 <__udivmoddi4+0xe6>
 80002f4:	deff      	udf	#255	; 0xff
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x210>
 8000300:	1a8a      	subs	r2, r1, r2
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2101      	movs	r1, #1
 800030c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000310:	fb07 2015 	mls	r0, r7, r5, r2
 8000314:	0c22      	lsrs	r2, r4, #16
 8000316:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800031a:	fb0e f005 	mul.w	r0, lr, r5
 800031e:	4290      	cmp	r0, r2
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x124>
 8000322:	eb1c 0202 	adds.w	r2, ip, r2
 8000326:	f105 38ff 	add.w	r8, r5, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4290      	cmp	r0, r2
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 8000332:	4645      	mov	r5, r8
 8000334:	1a12      	subs	r2, r2, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb2 f0f7 	udiv	r0, r2, r7
 800033c:	fb07 2210 	mls	r2, r7, r0, r2
 8000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x14e>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2c2>
 800035c:	4610      	mov	r0, r2
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000366:	e79f      	b.n	80002a8 <__udivmoddi4+0x98>
 8000368:	f1c1 0720 	rsb	r7, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa05 f401 	lsl.w	r4, r5, r1
 800037a:	fa20 f307 	lsr.w	r3, r0, r7
 800037e:	40fd      	lsrs	r5, r7
 8000380:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fbb5 f8f9 	udiv	r8, r5, r9
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	fb09 5518 	mls	r5, r9, r8, r5
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000398:	fb08 f50e 	mul.w	r5, r8, lr
 800039c:	42a5      	cmp	r5, r4
 800039e:	fa02 f201 	lsl.w	r2, r2, r1
 80003a2:	fa00 f001 	lsl.w	r0, r0, r1
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	42a5      	cmp	r5, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4464      	add	r4, ip
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	b29d      	uxth	r5, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	4464      	add	r4, ip
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fba3 9502 	umull	r9, r5, r3, r2
 80003f2:	eba4 040e 	sub.w	r4, r4, lr
 80003f6:	42ac      	cmp	r4, r5
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46ae      	mov	lr, r5
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x29c>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x298>
 8000400:	b156      	cbz	r6, 8000418 <__udivmoddi4+0x208>
 8000402:	ebb0 0208 	subs.w	r2, r0, r8
 8000406:	eb64 040e 	sbc.w	r4, r4, lr
 800040a:	fa04 f707 	lsl.w	r7, r4, r7
 800040e:	40ca      	lsrs	r2, r1
 8000410:	40cc      	lsrs	r4, r1
 8000412:	4317      	orrs	r7, r2
 8000414:	e9c6 7400 	strd	r7, r4, [r6]
 8000418:	4618      	mov	r0, r3
 800041a:	2100      	movs	r1, #0
 800041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000420:	f1c3 0120 	rsb	r1, r3, #32
 8000424:	fa02 fc03 	lsl.w	ip, r2, r3
 8000428:	fa20 f201 	lsr.w	r2, r0, r1
 800042c:	fa25 f101 	lsr.w	r1, r5, r1
 8000430:	409d      	lsls	r5, r3
 8000432:	432a      	orrs	r2, r5
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000440:	fb07 1510 	mls	r5, r7, r0, r1
 8000444:	0c11      	lsrs	r1, r2, #16
 8000446:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800044a:	fb00 f50e 	mul.w	r5, r0, lr
 800044e:	428d      	cmp	r5, r1
 8000450:	fa04 f403 	lsl.w	r4, r4, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x258>
 8000456:	eb1c 0101 	adds.w	r1, ip, r1
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	428d      	cmp	r5, r1
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000464:	3802      	subs	r0, #2
 8000466:	4461      	add	r1, ip
 8000468:	1b49      	subs	r1, r1, r5
 800046a:	b292      	uxth	r2, r2
 800046c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000470:	fb07 1115 	mls	r1, r7, r5, r1
 8000474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000478:	fb05 f10e 	mul.w	r1, r5, lr
 800047c:	4291      	cmp	r1, r2
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x282>
 8000480:	eb1c 0202 	adds.w	r2, ip, r2
 8000484:	f105 38ff 	add.w	r8, r5, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	4291      	cmp	r1, r2
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048e:	3d02      	subs	r5, #2
 8000490:	4462      	add	r2, ip
 8000492:	1a52      	subs	r2, r2, r1
 8000494:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0xfc>
 800049a:	4631      	mov	r1, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e708      	b.n	80002b2 <__udivmoddi4+0xa2>
 80004a0:	4639      	mov	r1, r7
 80004a2:	e6e6      	b.n	8000272 <__udivmoddi4+0x62>
 80004a4:	4610      	mov	r0, r2
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x90>
 80004a8:	4548      	cmp	r0, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004b4:	3b01      	subs	r3, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b8:	4645      	mov	r5, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x282>
 80004bc:	462b      	mov	r3, r5
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1da>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x258>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3d02      	subs	r5, #2
 80004ca:	4462      	add	r2, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x124>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e70a      	b.n	80002e8 <__udivmoddi4+0xd8>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x14e>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004e2:	2300      	movs	r3, #0
 80004e4:	607b      	str	r3, [r7, #4]
 80004e6:	4b10      	ldr	r3, [pc, #64]	; (8000528 <MX_GPIO_Init+0x4c>)
 80004e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ea:	4a0f      	ldr	r2, [pc, #60]	; (8000528 <MX_GPIO_Init+0x4c>)
 80004ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004f0:	6313      	str	r3, [r2, #48]	; 0x30
 80004f2:	4b0d      	ldr	r3, [pc, #52]	; (8000528 <MX_GPIO_Init+0x4c>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004fa:	607b      	str	r3, [r7, #4]
 80004fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fe:	2300      	movs	r3, #0
 8000500:	603b      	str	r3, [r7, #0]
 8000502:	4b09      	ldr	r3, [pc, #36]	; (8000528 <MX_GPIO_Init+0x4c>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	4a08      	ldr	r2, [pc, #32]	; (8000528 <MX_GPIO_Init+0x4c>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	6313      	str	r3, [r2, #48]	; 0x30
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <MX_GPIO_Init+0x4c>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	603b      	str	r3, [r7, #0]
 8000518:	683b      	ldr	r3, [r7, #0]

}
 800051a:	bf00      	nop
 800051c:	370c      	adds	r7, #12
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	40023800 	.word	0x40023800

0800052c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800052c:	b480      	push	{r7}
 800052e:	b085      	sub	sp, #20
 8000530:	af00      	add	r7, sp, #0
 8000532:	60f8      	str	r0, [r7, #12]
 8000534:	60b9      	str	r1, [r7, #8]
 8000536:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	4a07      	ldr	r2, [pc, #28]	; (8000558 <vApplicationGetIdleTaskMemory+0x2c>)
 800053c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	4a06      	ldr	r2, [pc, #24]	; (800055c <vApplicationGetIdleTaskMemory+0x30>)
 8000542:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2280      	movs	r2, #128	; 0x80
 8000548:	601a      	str	r2, [r3, #0]
}
 800054a:	bf00      	nop
 800054c:	3714      	adds	r7, #20
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	20000030 	.word	0x20000030
 800055c:	20000084 	.word	0x20000084

08000560 <vTask1>:

void vTask1( void *pvParameters )
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task 1 is running\r\n";
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <vTask1+0x24>)
 800056a:	60fb      	str	r3, [r7, #12]
		/* Print out the name of this task. */

//		vPrintString( pcTaskName );

		/* Delay for a period. */
		for( ul = 0; ul < mainDELAY_LOOP_COUNT; ul++ )
 800056c:	2300      	movs	r3, #0
 800056e:	60bb      	str	r3, [r7, #8]
 8000570:	e002      	b.n	8000578 <vTask1+0x18>
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	3301      	adds	r3, #1
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	4a03      	ldr	r2, [pc, #12]	; (8000588 <vTask1+0x28>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d9f8      	bls.n	8000572 <vTask1+0x12>
 8000580:	e7f4      	b.n	800056c <vTask1+0xc>
 8000582:	bf00      	nop
 8000584:	08002d04 	.word	0x08002d04
 8000588:	000ffffe 	.word	0x000ffffe

0800058c <vTask2>:
		}
	}
}

void vTask2( void *pvParameters )
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task 2 is running\r\n";
 8000594:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <vTask2+0x24>)
 8000596:	60fb      	str	r3, [r7, #12]
		/* Print out the name of this task. */

//		vPrintString( pcTaskName );

		/* Delay for a period. */
		for( ul = 0; ul < mainDELAY_LOOP_COUNT; ul++ )
 8000598:	2300      	movs	r3, #0
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	e002      	b.n	80005a4 <vTask2+0x18>
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	3301      	adds	r3, #1
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	4a03      	ldr	r2, [pc, #12]	; (80005b4 <vTask2+0x28>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d9f8      	bls.n	800059e <vTask2+0x12>
 80005ac:	e7f4      	b.n	8000598 <vTask2+0xc>
 80005ae:	bf00      	nop
 80005b0:	08002d18 	.word	0x08002d18
 80005b4:	000ffffe 	.word	0x000ffffe

080005b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005be:	f000 f9a3 	bl	8000908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c2:	f000 f825 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f7ff ff89 	bl	80004dc <MX_GPIO_Init>

  /* Create one of the two tasks. Note that a real application should check
   the return value of the xTaskCreate() call to ensure the task was created
   successfully. */

   xTaskCreate( vTask1, /* Pointer to the function that implements the task. */
 80005ca:	2300      	movs	r3, #0
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2300      	movs	r3, #0
 80005d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005d8:	4909      	ldr	r1, [pc, #36]	; (8000600 <main+0x48>)
 80005da:	480a      	ldr	r0, [pc, #40]	; (8000604 <main+0x4c>)
 80005dc:	f001 fa67 	bl	8001aae <xTaskCreate>
   NULL, /* This example does not use the task parameter. */
   1, /* This task will run at priority 1. */
   NULL ); /* This example does not use the task handle. */

   /* Create the other task in exactly the same way and at the same priority. */
   xTaskCreate( vTask2, "Task 2", 1000, NULL, 1, NULL );
 80005e0:	2300      	movs	r3, #0
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	2301      	movs	r3, #1
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2300      	movs	r3, #0
 80005ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005ee:	4906      	ldr	r1, [pc, #24]	; (8000608 <main+0x50>)
 80005f0:	4806      	ldr	r0, [pc, #24]	; (800060c <main+0x54>)
 80005f2:	f001 fa5c 	bl	8001aae <xTaskCreate>
   /* Start the scheduler so the tasks start executing. */
   vTaskStartScheduler();
 80005f6:	f001 fbbd 	bl	8001d74 <vTaskStartScheduler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  __NOP();
 80005fa:	bf00      	nop
 80005fc:	e7fd      	b.n	80005fa <main+0x42>
 80005fe:	bf00      	nop
 8000600:	08002d2c 	.word	0x08002d2c
 8000604:	08000561 	.word	0x08000561
 8000608:	08002d34 	.word	0x08002d34
 800060c:	0800058d 	.word	0x0800058d

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b094      	sub	sp, #80	; 0x50
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0320 	add.w	r3, r7, #32
 800061a:	2230      	movs	r2, #48	; 0x30
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f002 fb38 	bl	8002c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	4b28      	ldr	r3, [pc, #160]	; (80006dc <SystemClock_Config+0xcc>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063c:	4a27      	ldr	r2, [pc, #156]	; (80006dc <SystemClock_Config+0xcc>)
 800063e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000642:	6413      	str	r3, [r2, #64]	; 0x40
 8000644:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemClock_Config+0xcc>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b22      	ldr	r3, [pc, #136]	; (80006e0 <SystemClock_Config+0xd0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800065c:	4a20      	ldr	r2, [pc, #128]	; (80006e0 <SystemClock_Config+0xd0>)
 800065e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000662:	6013      	str	r3, [r2, #0]
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemClock_Config+0xd0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000670:	2301      	movs	r3, #1
 8000672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000674:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000678:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067a:	2302      	movs	r3, #2
 800067c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000682:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000684:	2319      	movs	r3, #25
 8000686:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000688:	23a8      	movs	r3, #168	; 0xa8
 800068a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800068c:	2302      	movs	r3, #2
 800068e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000690:	2304      	movs	r3, #4
 8000692:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000694:	f107 0320 	add.w	r3, r7, #32
 8000698:	4618      	mov	r0, r3
 800069a:	f000 fa59 	bl	8000b50 <HAL_RCC_OscConfig>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006a4:	f000 f830 	bl	8000708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a8:	230f      	movs	r3, #15
 80006aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ac:	2302      	movs	r3, #2
 80006ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006be:	f107 030c 	add.w	r3, r7, #12
 80006c2:	2102      	movs	r1, #2
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fcbb 	bl	8001040 <HAL_RCC_ClockConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006d0:	f000 f81a 	bl	8000708 <Error_Handler>
  }
}
 80006d4:	bf00      	nop
 80006d6:	3750      	adds	r7, #80	; 0x50
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a04      	ldr	r2, [pc, #16]	; (8000704 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d101      	bne.n	80006fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80006f6:	f000 f929 	bl	800094c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40010000 	.word	0x40010000

08000708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070c:	b672      	cpsid	i
}
 800070e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000710:	e7fe      	b.n	8000710 <Error_Handler+0x8>
	...

08000714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	4b12      	ldr	r3, [pc, #72]	; (8000768 <HAL_MspInit+0x54>)
 8000720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000722:	4a11      	ldr	r2, [pc, #68]	; (8000768 <HAL_MspInit+0x54>)
 8000724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000728:	6453      	str	r3, [r2, #68]	; 0x44
 800072a:	4b0f      	ldr	r3, [pc, #60]	; (8000768 <HAL_MspInit+0x54>)
 800072c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800072e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	4b0b      	ldr	r3, [pc, #44]	; (8000768 <HAL_MspInit+0x54>)
 800073c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <HAL_MspInit+0x54>)
 8000740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000744:	6413      	str	r3, [r2, #64]	; 0x40
 8000746:	4b08      	ldr	r3, [pc, #32]	; (8000768 <HAL_MspInit+0x54>)
 8000748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000752:	2200      	movs	r2, #0
 8000754:	210f      	movs	r1, #15
 8000756:	f06f 0001 	mvn.w	r0, #1
 800075a:	f000 f9cf 	bl	8000afc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800

0800076c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b08c      	sub	sp, #48	; 0x30
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000774:	2300      	movs	r3, #0
 8000776:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000778:	2300      	movs	r3, #0
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800077c:	2300      	movs	r3, #0
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	4b2e      	ldr	r3, [pc, #184]	; (800083c <HAL_InitTick+0xd0>)
 8000782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000784:	4a2d      	ldr	r2, [pc, #180]	; (800083c <HAL_InitTick+0xd0>)
 8000786:	f043 0301 	orr.w	r3, r3, #1
 800078a:	6453      	str	r3, [r2, #68]	; 0x44
 800078c:	4b2b      	ldr	r3, [pc, #172]	; (800083c <HAL_InitTick+0xd0>)
 800078e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000790:	f003 0301 	and.w	r3, r3, #1
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000798:	f107 020c 	add.w	r2, r7, #12
 800079c:	f107 0310 	add.w	r3, r7, #16
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 fe18 	bl	80013d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80007a8:	f000 fe02 	bl	80013b0 <HAL_RCC_GetPCLK2Freq>
 80007ac:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007b0:	4a23      	ldr	r2, [pc, #140]	; (8000840 <HAL_InitTick+0xd4>)
 80007b2:	fba2 2303 	umull	r2, r3, r2, r3
 80007b6:	0c9b      	lsrs	r3, r3, #18
 80007b8:	3b01      	subs	r3, #1
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80007bc:	4b21      	ldr	r3, [pc, #132]	; (8000844 <HAL_InitTick+0xd8>)
 80007be:	4a22      	ldr	r2, [pc, #136]	; (8000848 <HAL_InitTick+0xdc>)
 80007c0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80007c2:	4b20      	ldr	r3, [pc, #128]	; (8000844 <HAL_InitTick+0xd8>)
 80007c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007c8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80007ca:	4a1e      	ldr	r2, [pc, #120]	; (8000844 <HAL_InitTick+0xd8>)
 80007cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ce:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80007d0:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <HAL_InitTick+0xd8>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d6:	4b1b      	ldr	r3, [pc, #108]	; (8000844 <HAL_InitTick+0xd8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007dc:	4b19      	ldr	r3, [pc, #100]	; (8000844 <HAL_InitTick+0xd8>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80007e2:	4818      	ldr	r0, [pc, #96]	; (8000844 <HAL_InitTick+0xd8>)
 80007e4:	f000 fe2a 	bl	800143c <HAL_TIM_Base_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80007ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d11b      	bne.n	800082e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80007f6:	4813      	ldr	r0, [pc, #76]	; (8000844 <HAL_InitTick+0xd8>)
 80007f8:	f000 fe7a 	bl	80014f0 <HAL_TIM_Base_Start_IT>
 80007fc:	4603      	mov	r3, r0
 80007fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000806:	2b00      	cmp	r3, #0
 8000808:	d111      	bne.n	800082e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800080a:	2019      	movs	r0, #25
 800080c:	f000 f992 	bl	8000b34 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b0f      	cmp	r3, #15
 8000814:	d808      	bhi.n	8000828 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000816:	2200      	movs	r2, #0
 8000818:	6879      	ldr	r1, [r7, #4]
 800081a:	2019      	movs	r0, #25
 800081c:	f000 f96e 	bl	8000afc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000820:	4a0a      	ldr	r2, [pc, #40]	; (800084c <HAL_InitTick+0xe0>)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	6013      	str	r3, [r2, #0]
 8000826:	e002      	b.n	800082e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000828:	2301      	movs	r3, #1
 800082a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800082e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000832:	4618      	mov	r0, r3
 8000834:	3730      	adds	r7, #48	; 0x30
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40023800 	.word	0x40023800
 8000840:	431bde83 	.word	0x431bde83
 8000844:	20000284 	.word	0x20000284
 8000848:	40010000 	.word	0x40010000
 800084c:	20000004 	.word	0x20000004

08000850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000854:	e7fe      	b.n	8000854 <NMI_Handler+0x4>

08000856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000856:	b480      	push	{r7}
 8000858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085a:	e7fe      	b.n	800085a <HardFault_Handler+0x4>

0800085c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <MemManage_Handler+0x4>

08000862 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000866:	e7fe      	b.n	8000866 <BusFault_Handler+0x4>

08000868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800086c:	e7fe      	b.n	800086c <UsageFault_Handler+0x4>

0800086e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000872:	bf00      	nop
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000880:	4802      	ldr	r0, [pc, #8]	; (800088c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000882:	f000 fe97 	bl	80015b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000284 	.word	0x20000284

08000890 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <SystemInit+0x20>)
 8000896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800089a:	4a05      	ldr	r2, [pc, #20]	; (80008b0 <SystemInit+0x20>)
 800089c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	e000ed00 	.word	0xe000ed00

080008b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80008b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008b8:	480d      	ldr	r0, [pc, #52]	; (80008f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80008ba:	490e      	ldr	r1, [pc, #56]	; (80008f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80008bc:	4a0e      	ldr	r2, [pc, #56]	; (80008f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c0:	e002      	b.n	80008c8 <LoopCopyDataInit>

080008c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008c6:	3304      	adds	r3, #4

080008c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008cc:	d3f9      	bcc.n	80008c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ce:	4a0b      	ldr	r2, [pc, #44]	; (80008fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80008d0:	4c0b      	ldr	r4, [pc, #44]	; (8000900 <LoopFillZerobss+0x26>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008d4:	e001      	b.n	80008da <LoopFillZerobss>

080008d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d8:	3204      	adds	r2, #4

080008da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008dc:	d3fb      	bcc.n	80008d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80008de:	f7ff ffd7 	bl	8000890 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008e2:	f002 f9df 	bl	8002ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008e6:	f7ff fe67 	bl	80005b8 <main>
  bx  lr    
 80008ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80008ec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80008f8:	08002d6c 	.word	0x08002d6c
  ldr r2, =_sbss
 80008fc:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000900:	20004020 	.word	0x20004020

08000904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000904:	e7fe      	b.n	8000904 <ADC_IRQHandler>
	...

08000908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800090c:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <HAL_Init+0x40>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a0d      	ldr	r2, [pc, #52]	; (8000948 <HAL_Init+0x40>)
 8000912:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000916:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000918:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <HAL_Init+0x40>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a0a      	ldr	r2, [pc, #40]	; (8000948 <HAL_Init+0x40>)
 800091e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000922:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <HAL_Init+0x40>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a07      	ldr	r2, [pc, #28]	; (8000948 <HAL_Init+0x40>)
 800092a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800092e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000930:	2003      	movs	r0, #3
 8000932:	f000 f8d8 	bl	8000ae6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000936:	200f      	movs	r0, #15
 8000938:	f7ff ff18 	bl	800076c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800093c:	f7ff feea 	bl	8000714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000940:	2300      	movs	r3, #0
}
 8000942:	4618      	mov	r0, r3
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40023c00 	.word	0x40023c00

0800094c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_IncTick+0x20>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	461a      	mov	r2, r3
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_IncTick+0x24>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4413      	add	r3, r2
 800095c:	4a04      	ldr	r2, [pc, #16]	; (8000970 <HAL_IncTick+0x24>)
 800095e:	6013      	str	r3, [r2, #0]
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	20000008 	.word	0x20000008
 8000970:	200002cc 	.word	0x200002cc

08000974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  return uwTick;
 8000978:	4b03      	ldr	r3, [pc, #12]	; (8000988 <HAL_GetTick+0x14>)
 800097a:	681b      	ldr	r3, [r3, #0]
}
 800097c:	4618      	mov	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	200002cc 	.word	0x200002cc

0800098c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f003 0307 	and.w	r3, r3, #7
 800099a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800099c:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <__NVIC_SetPriorityGrouping+0x44>)
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009a2:	68ba      	ldr	r2, [r7, #8]
 80009a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009a8:	4013      	ands	r3, r2
 80009aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009be:	4a04      	ldr	r2, [pc, #16]	; (80009d0 <__NVIC_SetPriorityGrouping+0x44>)
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	60d3      	str	r3, [r2, #12]
}
 80009c4:	bf00      	nop
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009d8:	4b04      	ldr	r3, [pc, #16]	; (80009ec <__NVIC_GetPriorityGrouping+0x18>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	0a1b      	lsrs	r3, r3, #8
 80009de:	f003 0307 	and.w	r3, r3, #7
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	e000ed00 	.word	0xe000ed00

080009f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	db0b      	blt.n	8000a1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a02:	79fb      	ldrb	r3, [r7, #7]
 8000a04:	f003 021f 	and.w	r2, r3, #31
 8000a08:	4907      	ldr	r1, [pc, #28]	; (8000a28 <__NVIC_EnableIRQ+0x38>)
 8000a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0e:	095b      	lsrs	r3, r3, #5
 8000a10:	2001      	movs	r0, #1
 8000a12:	fa00 f202 	lsl.w	r2, r0, r2
 8000a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	e000e100 	.word	0xe000e100

08000a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	6039      	str	r1, [r7, #0]
 8000a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	db0a      	blt.n	8000a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	b2da      	uxtb	r2, r3
 8000a44:	490c      	ldr	r1, [pc, #48]	; (8000a78 <__NVIC_SetPriority+0x4c>)
 8000a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4a:	0112      	lsls	r2, r2, #4
 8000a4c:	b2d2      	uxtb	r2, r2
 8000a4e:	440b      	add	r3, r1
 8000a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a54:	e00a      	b.n	8000a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4908      	ldr	r1, [pc, #32]	; (8000a7c <__NVIC_SetPriority+0x50>)
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	f003 030f 	and.w	r3, r3, #15
 8000a62:	3b04      	subs	r3, #4
 8000a64:	0112      	lsls	r2, r2, #4
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	440b      	add	r3, r1
 8000a6a:	761a      	strb	r2, [r3, #24]
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	e000e100 	.word	0xe000e100
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b089      	sub	sp, #36	; 0x24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	f003 0307 	and.w	r3, r3, #7
 8000a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a94:	69fb      	ldr	r3, [r7, #28]
 8000a96:	f1c3 0307 	rsb	r3, r3, #7
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	bf28      	it	cs
 8000a9e:	2304      	movcs	r3, #4
 8000aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	2b06      	cmp	r3, #6
 8000aa8:	d902      	bls.n	8000ab0 <NVIC_EncodePriority+0x30>
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3b03      	subs	r3, #3
 8000aae:	e000      	b.n	8000ab2 <NVIC_EncodePriority+0x32>
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab8:	69bb      	ldr	r3, [r7, #24]
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43da      	mvns	r2, r3
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	401a      	ands	r2, r3
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad2:	43d9      	mvns	r1, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad8:	4313      	orrs	r3, r2
         );
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3724      	adds	r7, #36	; 0x24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff ff4c 	bl	800098c <__NVIC_SetPriorityGrouping>
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
 8000b08:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b0e:	f7ff ff61 	bl	80009d4 <__NVIC_GetPriorityGrouping>
 8000b12:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	68b9      	ldr	r1, [r7, #8]
 8000b18:	6978      	ldr	r0, [r7, #20]
 8000b1a:	f7ff ffb1 	bl	8000a80 <NVIC_EncodePriority>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b24:	4611      	mov	r1, r2
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff ff80 	bl	8000a2c <__NVIC_SetPriority>
}
 8000b2c:	bf00      	nop
 8000b2e:	3718      	adds	r7, #24
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff ff54 	bl	80009f0 <__NVIC_EnableIRQ>
}
 8000b48:	bf00      	nop
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d101      	bne.n	8000b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e267      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d075      	beq.n	8000c5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b6e:	4b88      	ldr	r3, [pc, #544]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	f003 030c 	and.w	r3, r3, #12
 8000b76:	2b04      	cmp	r3, #4
 8000b78:	d00c      	beq.n	8000b94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b7a:	4b85      	ldr	r3, [pc, #532]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b82:	2b08      	cmp	r3, #8
 8000b84:	d112      	bne.n	8000bac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b86:	4b82      	ldr	r3, [pc, #520]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b92:	d10b      	bne.n	8000bac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b94:	4b7e      	ldr	r3, [pc, #504]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d05b      	beq.n	8000c58 <HAL_RCC_OscConfig+0x108>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d157      	bne.n	8000c58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e242      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bb4:	d106      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x74>
 8000bb6:	4b76      	ldr	r3, [pc, #472]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a75      	ldr	r2, [pc, #468]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc0:	6013      	str	r3, [r2, #0]
 8000bc2:	e01d      	b.n	8000c00 <HAL_RCC_OscConfig+0xb0>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bcc:	d10c      	bne.n	8000be8 <HAL_RCC_OscConfig+0x98>
 8000bce:	4b70      	ldr	r3, [pc, #448]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a6f      	ldr	r2, [pc, #444]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd8:	6013      	str	r3, [r2, #0]
 8000bda:	4b6d      	ldr	r3, [pc, #436]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a6c      	ldr	r2, [pc, #432]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e00b      	b.n	8000c00 <HAL_RCC_OscConfig+0xb0>
 8000be8:	4b69      	ldr	r3, [pc, #420]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a68      	ldr	r2, [pc, #416]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bf2:	6013      	str	r3, [r2, #0]
 8000bf4:	4b66      	ldr	r3, [pc, #408]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a65      	ldr	r2, [pc, #404]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d013      	beq.n	8000c30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c08:	f7ff feb4 	bl	8000974 <HAL_GetTick>
 8000c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c0e:	e008      	b.n	8000c22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c10:	f7ff feb0 	bl	8000974 <HAL_GetTick>
 8000c14:	4602      	mov	r2, r0
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	2b64      	cmp	r3, #100	; 0x64
 8000c1c:	d901      	bls.n	8000c22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	e207      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c22:	4b5b      	ldr	r3, [pc, #364]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d0f0      	beq.n	8000c10 <HAL_RCC_OscConfig+0xc0>
 8000c2e:	e014      	b.n	8000c5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c30:	f7ff fea0 	bl	8000974 <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c36:	e008      	b.n	8000c4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c38:	f7ff fe9c 	bl	8000974 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b64      	cmp	r3, #100	; 0x64
 8000c44:	d901      	bls.n	8000c4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e1f3      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c4a:	4b51      	ldr	r3, [pc, #324]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1f0      	bne.n	8000c38 <HAL_RCC_OscConfig+0xe8>
 8000c56:	e000      	b.n	8000c5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d063      	beq.n	8000d2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c66:	4b4a      	ldr	r3, [pc, #296]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	f003 030c 	and.w	r3, r3, #12
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d00b      	beq.n	8000c8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c72:	4b47      	ldr	r3, [pc, #284]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c7a:	2b08      	cmp	r3, #8
 8000c7c:	d11c      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c7e:	4b44      	ldr	r3, [pc, #272]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d116      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c8a:	4b41      	ldr	r3, [pc, #260]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d005      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x152>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d001      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e1c7      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ca2:	4b3b      	ldr	r3, [pc, #236]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	691b      	ldr	r3, [r3, #16]
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	4937      	ldr	r1, [pc, #220]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cb6:	e03a      	b.n	8000d2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d020      	beq.n	8000d02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cc0:	4b34      	ldr	r3, [pc, #208]	; (8000d94 <HAL_RCC_OscConfig+0x244>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cc6:	f7ff fe55 	bl	8000974 <HAL_GetTick>
 8000cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ccc:	e008      	b.n	8000ce0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cce:	f7ff fe51 	bl	8000974 <HAL_GetTick>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d901      	bls.n	8000ce0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	e1a8      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ce0:	4b2b      	ldr	r3, [pc, #172]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0302 	and.w	r3, r3, #2
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d0f0      	beq.n	8000cce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cec:	4b28      	ldr	r3, [pc, #160]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	691b      	ldr	r3, [r3, #16]
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	4925      	ldr	r1, [pc, #148]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	600b      	str	r3, [r1, #0]
 8000d00:	e015      	b.n	8000d2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d02:	4b24      	ldr	r3, [pc, #144]	; (8000d94 <HAL_RCC_OscConfig+0x244>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d08:	f7ff fe34 	bl	8000974 <HAL_GetTick>
 8000d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d0e:	e008      	b.n	8000d22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d10:	f7ff fe30 	bl	8000974 <HAL_GetTick>
 8000d14:	4602      	mov	r2, r0
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	d901      	bls.n	8000d22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e187      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d22:	4b1b      	ldr	r3, [pc, #108]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f0      	bne.n	8000d10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 0308 	and.w	r3, r3, #8
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d036      	beq.n	8000da8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	695b      	ldr	r3, [r3, #20]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d016      	beq.n	8000d70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d42:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <HAL_RCC_OscConfig+0x248>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d48:	f7ff fe14 	bl	8000974 <HAL_GetTick>
 8000d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d4e:	e008      	b.n	8000d62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d50:	f7ff fe10 	bl	8000974 <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e167      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <HAL_RCC_OscConfig+0x240>)
 8000d64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0f0      	beq.n	8000d50 <HAL_RCC_OscConfig+0x200>
 8000d6e:	e01b      	b.n	8000da8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d70:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <HAL_RCC_OscConfig+0x248>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d76:	f7ff fdfd 	bl	8000974 <HAL_GetTick>
 8000d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d7c:	e00e      	b.n	8000d9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d7e:	f7ff fdf9 	bl	8000974 <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d907      	bls.n	8000d9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e150      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
 8000d90:	40023800 	.word	0x40023800
 8000d94:	42470000 	.word	0x42470000
 8000d98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d9c:	4b88      	ldr	r3, [pc, #544]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000d9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d1ea      	bne.n	8000d7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 0304 	and.w	r3, r3, #4
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f000 8097 	beq.w	8000ee4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000db6:	2300      	movs	r3, #0
 8000db8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dba:	4b81      	ldr	r3, [pc, #516]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10f      	bne.n	8000de6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	4b7d      	ldr	r3, [pc, #500]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dce:	4a7c      	ldr	r2, [pc, #496]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000dd6:	4b7a      	ldr	r3, [pc, #488]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000de2:	2301      	movs	r3, #1
 8000de4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000de6:	4b77      	ldr	r3, [pc, #476]	; (8000fc4 <HAL_RCC_OscConfig+0x474>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d118      	bne.n	8000e24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000df2:	4b74      	ldr	r3, [pc, #464]	; (8000fc4 <HAL_RCC_OscConfig+0x474>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a73      	ldr	r2, [pc, #460]	; (8000fc4 <HAL_RCC_OscConfig+0x474>)
 8000df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dfe:	f7ff fdb9 	bl	8000974 <HAL_GetTick>
 8000e02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e04:	e008      	b.n	8000e18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e06:	f7ff fdb5 	bl	8000974 <HAL_GetTick>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e10c      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e18:	4b6a      	ldr	r3, [pc, #424]	; (8000fc4 <HAL_RCC_OscConfig+0x474>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d0f0      	beq.n	8000e06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d106      	bne.n	8000e3a <HAL_RCC_OscConfig+0x2ea>
 8000e2c:	4b64      	ldr	r3, [pc, #400]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e30:	4a63      	ldr	r2, [pc, #396]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6713      	str	r3, [r2, #112]	; 0x70
 8000e38:	e01c      	b.n	8000e74 <HAL_RCC_OscConfig+0x324>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	2b05      	cmp	r3, #5
 8000e40:	d10c      	bne.n	8000e5c <HAL_RCC_OscConfig+0x30c>
 8000e42:	4b5f      	ldr	r3, [pc, #380]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e46:	4a5e      	ldr	r2, [pc, #376]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e48:	f043 0304 	orr.w	r3, r3, #4
 8000e4c:	6713      	str	r3, [r2, #112]	; 0x70
 8000e4e:	4b5c      	ldr	r3, [pc, #368]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e52:	4a5b      	ldr	r2, [pc, #364]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6713      	str	r3, [r2, #112]	; 0x70
 8000e5a:	e00b      	b.n	8000e74 <HAL_RCC_OscConfig+0x324>
 8000e5c:	4b58      	ldr	r3, [pc, #352]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e60:	4a57      	ldr	r2, [pc, #348]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e62:	f023 0301 	bic.w	r3, r3, #1
 8000e66:	6713      	str	r3, [r2, #112]	; 0x70
 8000e68:	4b55      	ldr	r3, [pc, #340]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e6c:	4a54      	ldr	r2, [pc, #336]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e6e:	f023 0304 	bic.w	r3, r3, #4
 8000e72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d015      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e7c:	f7ff fd7a 	bl	8000974 <HAL_GetTick>
 8000e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e82:	e00a      	b.n	8000e9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e84:	f7ff fd76 	bl	8000974 <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e0cb      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e9a:	4b49      	ldr	r3, [pc, #292]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e9e:	f003 0302 	and.w	r3, r3, #2
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0ee      	beq.n	8000e84 <HAL_RCC_OscConfig+0x334>
 8000ea6:	e014      	b.n	8000ed2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea8:	f7ff fd64 	bl	8000974 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000eae:	e00a      	b.n	8000ec6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eb0:	f7ff fd60 	bl	8000974 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e0b5      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ec6:	4b3e      	ldr	r3, [pc, #248]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d1ee      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000ed2:	7dfb      	ldrb	r3, [r7, #23]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d105      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ed8:	4b39      	ldr	r3, [pc, #228]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000edc:	4a38      	ldr	r2, [pc, #224]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000ede:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ee2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	f000 80a1 	beq.w	8001030 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000eee:	4b34      	ldr	r3, [pc, #208]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f003 030c 	and.w	r3, r3, #12
 8000ef6:	2b08      	cmp	r3, #8
 8000ef8:	d05c      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	699b      	ldr	r3, [r3, #24]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d141      	bne.n	8000f86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f02:	4b31      	ldr	r3, [pc, #196]	; (8000fc8 <HAL_RCC_OscConfig+0x478>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fd34 	bl	8000974 <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f10:	f7ff fd30 	bl	8000974 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e087      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f22:	4b27      	ldr	r3, [pc, #156]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d1f0      	bne.n	8000f10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69da      	ldr	r2, [r3, #28]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6a1b      	ldr	r3, [r3, #32]
 8000f36:	431a      	orrs	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3c:	019b      	lsls	r3, r3, #6
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f44:	085b      	lsrs	r3, r3, #1
 8000f46:	3b01      	subs	r3, #1
 8000f48:	041b      	lsls	r3, r3, #16
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f50:	061b      	lsls	r3, r3, #24
 8000f52:	491b      	ldr	r1, [pc, #108]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000f54:	4313      	orrs	r3, r2
 8000f56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f58:	4b1b      	ldr	r3, [pc, #108]	; (8000fc8 <HAL_RCC_OscConfig+0x478>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5e:	f7ff fd09 	bl	8000974 <HAL_GetTick>
 8000f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f64:	e008      	b.n	8000f78 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f66:	f7ff fd05 	bl	8000974 <HAL_GetTick>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	1ad3      	subs	r3, r2, r3
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d901      	bls.n	8000f78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000f74:	2303      	movs	r3, #3
 8000f76:	e05c      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f78:	4b11      	ldr	r3, [pc, #68]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d0f0      	beq.n	8000f66 <HAL_RCC_OscConfig+0x416>
 8000f84:	e054      	b.n	8001030 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f86:	4b10      	ldr	r3, [pc, #64]	; (8000fc8 <HAL_RCC_OscConfig+0x478>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8c:	f7ff fcf2 	bl	8000974 <HAL_GetTick>
 8000f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f92:	e008      	b.n	8000fa6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f94:	f7ff fcee 	bl	8000974 <HAL_GetTick>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e045      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <HAL_RCC_OscConfig+0x470>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d1f0      	bne.n	8000f94 <HAL_RCC_OscConfig+0x444>
 8000fb2:	e03d      	b.n	8001030 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d107      	bne.n	8000fcc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e038      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	40007000 	.word	0x40007000
 8000fc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <HAL_RCC_OscConfig+0x4ec>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d028      	beq.n	800102c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d121      	bne.n	800102c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d11a      	bne.n	800102c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001002:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001004:	4293      	cmp	r3, r2
 8001006:	d111      	bne.n	800102c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001012:	085b      	lsrs	r3, r3, #1
 8001014:	3b01      	subs	r3, #1
 8001016:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001018:	429a      	cmp	r2, r3
 800101a:	d107      	bne.n	800102c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001026:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001028:	429a      	cmp	r2, r3
 800102a:	d001      	beq.n	8001030 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e000      	b.n	8001032 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800

08001040 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d101      	bne.n	8001054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	e0cc      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001054:	4b68      	ldr	r3, [pc, #416]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	683a      	ldr	r2, [r7, #0]
 800105e:	429a      	cmp	r2, r3
 8001060:	d90c      	bls.n	800107c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001062:	4b65      	ldr	r3, [pc, #404]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800106a:	4b63      	ldr	r3, [pc, #396]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	683a      	ldr	r2, [r7, #0]
 8001074:	429a      	cmp	r2, r3
 8001076:	d001      	beq.n	800107c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e0b8      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0302 	and.w	r3, r3, #2
 8001084:	2b00      	cmp	r3, #0
 8001086:	d020      	beq.n	80010ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0304 	and.w	r3, r3, #4
 8001090:	2b00      	cmp	r3, #0
 8001092:	d005      	beq.n	80010a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001094:	4b59      	ldr	r3, [pc, #356]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4a58      	ldr	r2, [pc, #352]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 800109a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800109e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0308 	and.w	r3, r3, #8
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d005      	beq.n	80010b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010ac:	4b53      	ldr	r3, [pc, #332]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	4a52      	ldr	r2, [pc, #328]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010b8:	4b50      	ldr	r3, [pc, #320]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	494d      	ldr	r1, [pc, #308]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010c6:	4313      	orrs	r3, r2
 80010c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d044      	beq.n	8001160 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d107      	bne.n	80010ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010de:	4b47      	ldr	r3, [pc, #284]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d119      	bne.n	800111e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e07f      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d003      	beq.n	80010fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	d107      	bne.n	800110e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010fe:	4b3f      	ldr	r3, [pc, #252]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d109      	bne.n	800111e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e06f      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110e:	4b3b      	ldr	r3, [pc, #236]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e067      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800111e:	4b37      	ldr	r3, [pc, #220]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f023 0203 	bic.w	r2, r3, #3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	4934      	ldr	r1, [pc, #208]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 800112c:	4313      	orrs	r3, r2
 800112e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001130:	f7ff fc20 	bl	8000974 <HAL_GetTick>
 8001134:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001136:	e00a      	b.n	800114e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001138:	f7ff fc1c 	bl	8000974 <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	f241 3288 	movw	r2, #5000	; 0x1388
 8001146:	4293      	cmp	r3, r2
 8001148:	d901      	bls.n	800114e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e04f      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800114e:	4b2b      	ldr	r3, [pc, #172]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f003 020c 	and.w	r2, r3, #12
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	429a      	cmp	r2, r3
 800115e:	d1eb      	bne.n	8001138 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001160:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0307 	and.w	r3, r3, #7
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	429a      	cmp	r2, r3
 800116c:	d20c      	bcs.n	8001188 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800116e:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001170:	683a      	ldr	r2, [r7, #0]
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	d001      	beq.n	8001188 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e032      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	2b00      	cmp	r3, #0
 8001192:	d008      	beq.n	80011a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001194:	4b19      	ldr	r3, [pc, #100]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4916      	ldr	r1, [pc, #88]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011a2:	4313      	orrs	r3, r2
 80011a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d009      	beq.n	80011c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011b2:	4b12      	ldr	r3, [pc, #72]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	691b      	ldr	r3, [r3, #16]
 80011be:	00db      	lsls	r3, r3, #3
 80011c0:	490e      	ldr	r1, [pc, #56]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011c2:	4313      	orrs	r3, r2
 80011c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011c6:	f000 f821 	bl	800120c <HAL_RCC_GetSysClockFreq>
 80011ca:	4602      	mov	r2, r0
 80011cc:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	091b      	lsrs	r3, r3, #4
 80011d2:	f003 030f 	and.w	r3, r3, #15
 80011d6:	490a      	ldr	r1, [pc, #40]	; (8001200 <HAL_RCC_ClockConfig+0x1c0>)
 80011d8:	5ccb      	ldrb	r3, [r1, r3]
 80011da:	fa22 f303 	lsr.w	r3, r2, r3
 80011de:	4a09      	ldr	r2, [pc, #36]	; (8001204 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <HAL_RCC_ClockConfig+0x1c8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff fac0 	bl	800076c <HAL_InitTick>

  return HAL_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023c00 	.word	0x40023c00
 80011fc:	40023800 	.word	0x40023800
 8001200:	08002d44 	.word	0x08002d44
 8001204:	20000000 	.word	0x20000000
 8001208:	20000004 	.word	0x20000004

0800120c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800120c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001210:	b090      	sub	sp, #64	; 0x40
 8001212:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001214:	2300      	movs	r3, #0
 8001216:	637b      	str	r3, [r7, #52]	; 0x34
 8001218:	2300      	movs	r3, #0
 800121a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800121c:	2300      	movs	r3, #0
 800121e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001220:	2300      	movs	r3, #0
 8001222:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001224:	4b59      	ldr	r3, [pc, #356]	; (800138c <HAL_RCC_GetSysClockFreq+0x180>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	f003 030c 	and.w	r3, r3, #12
 800122c:	2b08      	cmp	r3, #8
 800122e:	d00d      	beq.n	800124c <HAL_RCC_GetSysClockFreq+0x40>
 8001230:	2b08      	cmp	r3, #8
 8001232:	f200 80a1 	bhi.w	8001378 <HAL_RCC_GetSysClockFreq+0x16c>
 8001236:	2b00      	cmp	r3, #0
 8001238:	d002      	beq.n	8001240 <HAL_RCC_GetSysClockFreq+0x34>
 800123a:	2b04      	cmp	r3, #4
 800123c:	d003      	beq.n	8001246 <HAL_RCC_GetSysClockFreq+0x3a>
 800123e:	e09b      	b.n	8001378 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001240:	4b53      	ldr	r3, [pc, #332]	; (8001390 <HAL_RCC_GetSysClockFreq+0x184>)
 8001242:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001244:	e09b      	b.n	800137e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001246:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_GetSysClockFreq+0x188>)
 8001248:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800124a:	e098      	b.n	800137e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800124c:	4b4f      	ldr	r3, [pc, #316]	; (800138c <HAL_RCC_GetSysClockFreq+0x180>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001254:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001256:	4b4d      	ldr	r3, [pc, #308]	; (800138c <HAL_RCC_GetSysClockFreq+0x180>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d028      	beq.n	80012b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001262:	4b4a      	ldr	r3, [pc, #296]	; (800138c <HAL_RCC_GetSysClockFreq+0x180>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	099b      	lsrs	r3, r3, #6
 8001268:	2200      	movs	r2, #0
 800126a:	623b      	str	r3, [r7, #32]
 800126c:	627a      	str	r2, [r7, #36]	; 0x24
 800126e:	6a3b      	ldr	r3, [r7, #32]
 8001270:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001274:	2100      	movs	r1, #0
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <HAL_RCC_GetSysClockFreq+0x188>)
 8001278:	fb03 f201 	mul.w	r2, r3, r1
 800127c:	2300      	movs	r3, #0
 800127e:	fb00 f303 	mul.w	r3, r0, r3
 8001282:	4413      	add	r3, r2
 8001284:	4a43      	ldr	r2, [pc, #268]	; (8001394 <HAL_RCC_GetSysClockFreq+0x188>)
 8001286:	fba0 1202 	umull	r1, r2, r0, r2
 800128a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800128c:	460a      	mov	r2, r1
 800128e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001292:	4413      	add	r3, r2
 8001294:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001298:	2200      	movs	r2, #0
 800129a:	61bb      	str	r3, [r7, #24]
 800129c:	61fa      	str	r2, [r7, #28]
 800129e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012a6:	f7fe ff9b 	bl	80001e0 <__aeabi_uldivmod>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4613      	mov	r3, r2
 80012b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80012b2:	e053      	b.n	800135c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012b4:	4b35      	ldr	r3, [pc, #212]	; (800138c <HAL_RCC_GetSysClockFreq+0x180>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	2200      	movs	r2, #0
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	617a      	str	r2, [r7, #20]
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80012c6:	f04f 0b00 	mov.w	fp, #0
 80012ca:	4652      	mov	r2, sl
 80012cc:	465b      	mov	r3, fp
 80012ce:	f04f 0000 	mov.w	r0, #0
 80012d2:	f04f 0100 	mov.w	r1, #0
 80012d6:	0159      	lsls	r1, r3, #5
 80012d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80012dc:	0150      	lsls	r0, r2, #5
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	ebb2 080a 	subs.w	r8, r2, sl
 80012e6:	eb63 090b 	sbc.w	r9, r3, fp
 80012ea:	f04f 0200 	mov.w	r2, #0
 80012ee:	f04f 0300 	mov.w	r3, #0
 80012f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80012f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80012fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80012fe:	ebb2 0408 	subs.w	r4, r2, r8
 8001302:	eb63 0509 	sbc.w	r5, r3, r9
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	f04f 0300 	mov.w	r3, #0
 800130e:	00eb      	lsls	r3, r5, #3
 8001310:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001314:	00e2      	lsls	r2, r4, #3
 8001316:	4614      	mov	r4, r2
 8001318:	461d      	mov	r5, r3
 800131a:	eb14 030a 	adds.w	r3, r4, sl
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	eb45 030b 	adc.w	r3, r5, fp
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	f04f 0300 	mov.w	r3, #0
 800132e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001332:	4629      	mov	r1, r5
 8001334:	028b      	lsls	r3, r1, #10
 8001336:	4621      	mov	r1, r4
 8001338:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800133c:	4621      	mov	r1, r4
 800133e:	028a      	lsls	r2, r1, #10
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001346:	2200      	movs	r2, #0
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	60fa      	str	r2, [r7, #12]
 800134c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001350:	f7fe ff46 	bl	80001e0 <__aeabi_uldivmod>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4613      	mov	r3, r2
 800135a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800135c:	4b0b      	ldr	r3, [pc, #44]	; (800138c <HAL_RCC_GetSysClockFreq+0x180>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	0c1b      	lsrs	r3, r3, #16
 8001362:	f003 0303 	and.w	r3, r3, #3
 8001366:	3301      	adds	r3, #1
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800136c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800136e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001370:	fbb2 f3f3 	udiv	r3, r2, r3
 8001374:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001376:	e002      	b.n	800137e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <HAL_RCC_GetSysClockFreq+0x184>)
 800137a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800137c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800137e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001380:	4618      	mov	r0, r3
 8001382:	3740      	adds	r7, #64	; 0x40
 8001384:	46bd      	mov	sp, r7
 8001386:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800138a:	bf00      	nop
 800138c:	40023800 	.word	0x40023800
 8001390:	00f42400 	.word	0x00f42400
 8001394:	017d7840 	.word	0x017d7840

08001398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_RCC_GetHCLKFreq+0x14>)
 800139e:	681b      	ldr	r3, [r3, #0]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000000 	.word	0x20000000

080013b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013b4:	f7ff fff0 	bl	8001398 <HAL_RCC_GetHCLKFreq>
 80013b8:	4602      	mov	r2, r0
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	0b5b      	lsrs	r3, r3, #13
 80013c0:	f003 0307 	and.w	r3, r3, #7
 80013c4:	4903      	ldr	r1, [pc, #12]	; (80013d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013c6:	5ccb      	ldrb	r3, [r1, r3]
 80013c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40023800 	.word	0x40023800
 80013d4:	08002d54 	.word	0x08002d54

080013d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	220f      	movs	r2, #15
 80013e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013e8:	4b12      	ldr	r3, [pc, #72]	; (8001434 <HAL_RCC_GetClockConfig+0x5c>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f003 0203 	and.w	r2, r3, #3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <HAL_RCC_GetClockConfig+0x5c>)
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <HAL_RCC_GetClockConfig+0x5c>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <HAL_RCC_GetClockConfig+0x5c>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	08db      	lsrs	r3, r3, #3
 8001412:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800141a:	4b07      	ldr	r3, [pc, #28]	; (8001438 <HAL_RCC_GetClockConfig+0x60>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0207 	and.w	r2, r3, #7
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	601a      	str	r2, [r3, #0]
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800
 8001438:	40023c00 	.word	0x40023c00

0800143c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e041      	b.n	80014d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d106      	bne.n	8001468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f000 f839 	bl	80014da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2202      	movs	r2, #2
 800146c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3304      	adds	r3, #4
 8001478:	4619      	mov	r1, r3
 800147a:	4610      	mov	r0, r2
 800147c:	f000 f9ca 	bl	8001814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2201      	movs	r2, #1
 80014c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014da:	b480      	push	{r7}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
	...

080014f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d001      	beq.n	8001508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e044      	b.n	8001592 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2202      	movs	r2, #2
 800150c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68da      	ldr	r2, [r3, #12]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0201 	orr.w	r2, r2, #1
 800151e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a1e      	ldr	r2, [pc, #120]	; (80015a0 <HAL_TIM_Base_Start_IT+0xb0>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d018      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x6c>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001532:	d013      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x6c>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a1a      	ldr	r2, [pc, #104]	; (80015a4 <HAL_TIM_Base_Start_IT+0xb4>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d00e      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x6c>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a19      	ldr	r2, [pc, #100]	; (80015a8 <HAL_TIM_Base_Start_IT+0xb8>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d009      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x6c>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a17      	ldr	r2, [pc, #92]	; (80015ac <HAL_TIM_Base_Start_IT+0xbc>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d004      	beq.n	800155c <HAL_TIM_Base_Start_IT+0x6c>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a16      	ldr	r2, [pc, #88]	; (80015b0 <HAL_TIM_Base_Start_IT+0xc0>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d111      	bne.n	8001580 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2b06      	cmp	r3, #6
 800156c:	d010      	beq.n	8001590 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 0201 	orr.w	r2, r2, #1
 800157c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800157e:	e007      	b.n	8001590 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f042 0201 	orr.w	r2, r2, #1
 800158e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40010000 	.word	0x40010000
 80015a4:	40000400 	.word	0x40000400
 80015a8:	40000800 	.word	0x40000800
 80015ac:	40000c00 	.word	0x40000c00
 80015b0:	40014000 	.word	0x40014000

080015b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d122      	bne.n	8001610 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d11b      	bne.n	8001610 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f06f 0202 	mvn.w	r2, #2
 80015e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2201      	movs	r2, #1
 80015e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d003      	beq.n	80015fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f000 f8ee 	bl	80017d8 <HAL_TIM_IC_CaptureCallback>
 80015fc:	e005      	b.n	800160a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f000 f8e0 	bl	80017c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f8f1 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	2b04      	cmp	r3, #4
 800161c:	d122      	bne.n	8001664 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	f003 0304 	and.w	r3, r3, #4
 8001628:	2b04      	cmp	r3, #4
 800162a:	d11b      	bne.n	8001664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f06f 0204 	mvn.w	r2, #4
 8001634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2202      	movs	r2, #2
 800163a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001646:	2b00      	cmp	r3, #0
 8001648:	d003      	beq.n	8001652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f000 f8c4 	bl	80017d8 <HAL_TIM_IC_CaptureCallback>
 8001650:	e005      	b.n	800165e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f000 f8b6 	bl	80017c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f000 f8c7 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	2b08      	cmp	r3, #8
 8001670:	d122      	bne.n	80016b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	2b08      	cmp	r3, #8
 800167e:	d11b      	bne.n	80016b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f06f 0208 	mvn.w	r2, #8
 8001688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2204      	movs	r2, #4
 800168e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f000 f89a 	bl	80017d8 <HAL_TIM_IC_CaptureCallback>
 80016a4:	e005      	b.n	80016b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 f88c 	bl	80017c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 f89d 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	f003 0310 	and.w	r3, r3, #16
 80016c2:	2b10      	cmp	r3, #16
 80016c4:	d122      	bne.n	800170c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	f003 0310 	and.w	r3, r3, #16
 80016d0:	2b10      	cmp	r3, #16
 80016d2:	d11b      	bne.n	800170c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f06f 0210 	mvn.w	r2, #16
 80016dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2208      	movs	r2, #8
 80016e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f000 f870 	bl	80017d8 <HAL_TIM_IC_CaptureCallback>
 80016f8:	e005      	b.n	8001706 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f862 	bl	80017c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f000 f873 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b01      	cmp	r3, #1
 8001718:	d10e      	bne.n	8001738 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	2b01      	cmp	r3, #1
 8001726:	d107      	bne.n	8001738 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f06f 0201 	mvn.w	r2, #1
 8001730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7fe ffd6 	bl	80006e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001742:	2b80      	cmp	r3, #128	; 0x80
 8001744:	d10e      	bne.n	8001764 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001750:	2b80      	cmp	r3, #128	; 0x80
 8001752:	d107      	bne.n	8001764 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800175c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f000 f8e2 	bl	8001928 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800176e:	2b40      	cmp	r3, #64	; 0x40
 8001770:	d10e      	bne.n	8001790 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800177c:	2b40      	cmp	r3, #64	; 0x40
 800177e:	d107      	bne.n	8001790 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f000 f838 	bl	8001800 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	f003 0320 	and.w	r3, r3, #32
 800179a:	2b20      	cmp	r3, #32
 800179c:	d10e      	bne.n	80017bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	f003 0320 	and.w	r3, r3, #32
 80017a8:	2b20      	cmp	r3, #32
 80017aa:	d107      	bne.n	80017bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f06f 0220 	mvn.w	r2, #32
 80017b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f000 f8ac 	bl	8001914 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a34      	ldr	r2, [pc, #208]	; (80018f8 <TIM_Base_SetConfig+0xe4>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d00f      	beq.n	800184c <TIM_Base_SetConfig+0x38>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001832:	d00b      	beq.n	800184c <TIM_Base_SetConfig+0x38>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a31      	ldr	r2, [pc, #196]	; (80018fc <TIM_Base_SetConfig+0xe8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d007      	beq.n	800184c <TIM_Base_SetConfig+0x38>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a30      	ldr	r2, [pc, #192]	; (8001900 <TIM_Base_SetConfig+0xec>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d003      	beq.n	800184c <TIM_Base_SetConfig+0x38>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a2f      	ldr	r2, [pc, #188]	; (8001904 <TIM_Base_SetConfig+0xf0>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d108      	bne.n	800185e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	4313      	orrs	r3, r2
 800185c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a25      	ldr	r2, [pc, #148]	; (80018f8 <TIM_Base_SetConfig+0xe4>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d01b      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800186c:	d017      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a22      	ldr	r2, [pc, #136]	; (80018fc <TIM_Base_SetConfig+0xe8>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d013      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a21      	ldr	r2, [pc, #132]	; (8001900 <TIM_Base_SetConfig+0xec>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d00f      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a20      	ldr	r2, [pc, #128]	; (8001904 <TIM_Base_SetConfig+0xf0>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d00b      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a1f      	ldr	r2, [pc, #124]	; (8001908 <TIM_Base_SetConfig+0xf4>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d007      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a1e      	ldr	r2, [pc, #120]	; (800190c <TIM_Base_SetConfig+0xf8>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d003      	beq.n	800189e <TIM_Base_SetConfig+0x8a>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a1d      	ldr	r2, [pc, #116]	; (8001910 <TIM_Base_SetConfig+0xfc>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d108      	bne.n	80018b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a08      	ldr	r2, [pc, #32]	; (80018f8 <TIM_Base_SetConfig+0xe4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d103      	bne.n	80018e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2201      	movs	r2, #1
 80018e8:	615a      	str	r2, [r3, #20]
}
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40010000 	.word	0x40010000
 80018fc:	40000400 	.word	0x40000400
 8001900:	40000800 	.word	0x40000800
 8001904:	40000c00 	.word	0x40000c00
 8001908:	40014000 	.word	0x40014000
 800190c:	40014400 	.word	0x40014400
 8001910:	40014800 	.word	0x40014800

08001914 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f103 0208 	add.w	r2, r3, #8
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f04f 32ff 	mov.w	r2, #4294967295
 8001954:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f103 0208 	add.w	r2, r3, #8
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f103 0208 	add.w	r2, r3, #8
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001996:	b480      	push	{r7}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6892      	ldr	r2, [r2, #8]
 80019ac:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6852      	ldr	r2, [r2, #4]
 80019b6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d103      	bne.n	80019ca <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	1e5a      	subs	r2, r3, #1
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b08e      	sub	sp, #56	; 0x38
 80019ee:	af04      	add	r7, sp, #16
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
 80019f6:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 80019f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10a      	bne.n	8001a14 <xTaskCreateStatic+0x2a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80019fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a02:	f383 8811 	msr	BASEPRI, r3
 8001a06:	f3bf 8f6f 	isb	sy
 8001a0a:	f3bf 8f4f 	dsb	sy
 8001a0e:	623b      	str	r3, [r7, #32]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001a10:	bf00      	nop
 8001a12:	e7fe      	b.n	8001a12 <xTaskCreateStatic+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8001a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10a      	bne.n	8001a30 <xTaskCreateStatic+0x46>
        __asm volatile
 8001a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1e:	f383 8811 	msr	BASEPRI, r3
 8001a22:	f3bf 8f6f 	isb	sy
 8001a26:	f3bf 8f4f 	dsb	sy
 8001a2a:	61fb      	str	r3, [r7, #28]
    }
 8001a2c:	bf00      	nop
 8001a2e:	e7fe      	b.n	8001a2e <xTaskCreateStatic+0x44>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8001a30:	2354      	movs	r3, #84	; 0x54
 8001a32:	613b      	str	r3, [r7, #16]
            configASSERT( xSize == sizeof( TCB_t ) );
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	2b54      	cmp	r3, #84	; 0x54
 8001a38:	d00a      	beq.n	8001a50 <xTaskCreateStatic+0x66>
        __asm volatile
 8001a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a3e:	f383 8811 	msr	BASEPRI, r3
 8001a42:	f3bf 8f6f 	isb	sy
 8001a46:	f3bf 8f4f 	dsb	sy
 8001a4a:	61bb      	str	r3, [r7, #24]
    }
 8001a4c:	bf00      	nop
 8001a4e:	e7fe      	b.n	8001a4e <xTaskCreateStatic+0x64>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001a50:	693b      	ldr	r3, [r7, #16]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d023      	beq.n	8001aa0 <xTaskCreateStatic+0xb6>
 8001a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d020      	beq.n	8001aa0 <xTaskCreateStatic+0xb6>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001a62:	2254      	movs	r2, #84	; 0x54
 8001a64:	2100      	movs	r1, #0
 8001a66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a68:	f001 f914 	bl	8002c94 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a70:	631a      	str	r2, [r3, #48]	; 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	2202      	movs	r2, #2
 8001a76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	9303      	str	r3, [sp, #12]
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a80:	9302      	str	r3, [sp, #8]
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68b9      	ldr	r1, [r7, #8]
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f000 f855 	bl	8001b42 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001a98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a9a:	f000 f8d9 	bl	8001c50 <prvAddNewTaskToReadyList>
 8001a9e:	e001      	b.n	8001aa4 <xTaskCreateStatic+0xba>
        }
        else
        {
            xReturn = NULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 8001aa4:	697b      	ldr	r3, [r7, #20]
    }
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3728      	adds	r7, #40	; 0x28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b08c      	sub	sp, #48	; 0x30
 8001ab2:	af04      	add	r7, sp, #16
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	603b      	str	r3, [r7, #0]
 8001aba:	4613      	mov	r3, r2
 8001abc:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001abe:	88fb      	ldrh	r3, [r7, #6]
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 ff1a 	bl	80028fc <pvPortMalloc>
 8001ac8:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d013      	beq.n	8001af8 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001ad0:	2054      	movs	r0, #84	; 0x54
 8001ad2:	f000 ff13 	bl	80028fc <pvPortMalloc>
 8001ad6:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d008      	beq.n	8001af0 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001ade:	2254      	movs	r2, #84	; 0x54
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	69f8      	ldr	r0, [r7, #28]
 8001ae4:	f001 f8d6 	bl	8002c94 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	631a      	str	r2, [r3, #48]	; 0x30
 8001aee:	e005      	b.n	8001afc <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001af0:	6978      	ldr	r0, [r7, #20]
 8001af2:	f000 ffbd 	bl	8002a70 <vPortFree>
 8001af6:	e001      	b.n	8001afc <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d017      	beq.n	8001b32 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001b0a:	88fa      	ldrh	r2, [r7, #6]
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	9303      	str	r3, [sp, #12]
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	9302      	str	r3, [sp, #8]
 8001b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	68b9      	ldr	r1, [r7, #8]
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f000 f80e 	bl	8001b42 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001b26:	69f8      	ldr	r0, [r7, #28]
 8001b28:	f000 f892 	bl	8001c50 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	e002      	b.n	8001b38 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
 8001b36:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001b38:	69bb      	ldr	r3, [r7, #24]
    }
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3720      	adds	r7, #32
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b088      	sub	sp, #32
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	60f8      	str	r0, [r7, #12]
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
 8001b4e:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	f023 0307 	bic.w	r3, r3, #7
 8001b68:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d00a      	beq.n	8001b8a <prvInitialiseNewTask+0x48>
        __asm volatile
 8001b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b78:	f383 8811 	msr	BASEPRI, r3
 8001b7c:	f3bf 8f6f 	isb	sy
 8001b80:	f3bf 8f4f 	dsb	sy
 8001b84:	617b      	str	r3, [r7, #20]
    }
 8001b86:	bf00      	nop
 8001b88:	e7fe      	b.n	8001b88 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d01e      	beq.n	8001bce <prvInitialiseNewTask+0x8c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
 8001b94:	e012      	b.n	8001bbc <prvInitialiseNewTask+0x7a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	7819      	ldrb	r1, [r3, #0]
 8001b9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	3334      	adds	r3, #52	; 0x34
 8001ba6:	460a      	mov	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	4413      	add	r3, r2
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d006      	beq.n	8001bc4 <prvInitialiseNewTask+0x82>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	61fb      	str	r3, [r7, #28]
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	2b0f      	cmp	r3, #15
 8001bc0:	d9e9      	bls.n	8001b96 <prvInitialiseNewTask+0x54>
 8001bc2:	e000      	b.n	8001bc6 <prvInitialiseNewTask+0x84>
            {
                break;
 8001bc4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8001bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd0:	2b06      	cmp	r3, #6
 8001bd2:	d90a      	bls.n	8001bea <prvInitialiseNewTask+0xa8>
        __asm volatile
 8001bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bd8:	f383 8811 	msr	BASEPRI, r3
 8001bdc:	f3bf 8f6f 	isb	sy
 8001be0:	f3bf 8f4f 	dsb	sy
 8001be4:	613b      	str	r3, [r7, #16]
    }
 8001be6:	bf00      	nop
 8001be8:	e7fe      	b.n	8001be8 <prvInitialiseNewTask+0xa6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bec:	2b06      	cmp	r3, #6
 8001bee:	d901      	bls.n	8001bf4 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001bf0:	2306      	movs	r3, #6
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bf8:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8001bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bfe:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c02:	3304      	adds	r3, #4
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff feb9 	bl	800197c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c0c:	3318      	adds	r3, #24
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff feb4 	bl	800197c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c18:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1c:	f1c3 0207 	rsb	r2, r3, #7
 8001c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c22:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c28:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	68f9      	ldr	r1, [r7, #12]
 8001c2e:	69b8      	ldr	r0, [r7, #24]
 8001c30:	f000 fc52 	bl	80024d8 <pxPortInitialiseStack>
 8001c34:	4602      	mov	r2, r0
 8001c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c38:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d002      	beq.n	8001c46 <prvInitialiseNewTask+0x104>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c44:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001c46:	bf00      	nop
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001c58:	f000 fd6e 	bl	8002738 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001c5c:	4b3e      	ldr	r3, [pc, #248]	; (8001d58 <prvAddNewTaskToReadyList+0x108>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	3301      	adds	r3, #1
 8001c62:	4a3d      	ldr	r2, [pc, #244]	; (8001d58 <prvAddNewTaskToReadyList+0x108>)
 8001c64:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001c66:	4b3d      	ldr	r3, [pc, #244]	; (8001d5c <prvAddNewTaskToReadyList+0x10c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001c6e:	4a3b      	ldr	r2, [pc, #236]	; (8001d5c <prvAddNewTaskToReadyList+0x10c>)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001c74:	4b38      	ldr	r3, [pc, #224]	; (8001d58 <prvAddNewTaskToReadyList+0x108>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d110      	bne.n	8001c9e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001c7c:	f000 fb72 	bl	8002364 <prvInitialiseTaskLists>
 8001c80:	e00d      	b.n	8001c9e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001c82:	4b37      	ldr	r3, [pc, #220]	; (8001d60 <prvAddNewTaskToReadyList+0x110>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d109      	bne.n	8001c9e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001c8a:	4b34      	ldr	r3, [pc, #208]	; (8001d5c <prvAddNewTaskToReadyList+0x10c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d802      	bhi.n	8001c9e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001c98:	4a30      	ldr	r2, [pc, #192]	; (8001d5c <prvAddNewTaskToReadyList+0x10c>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001c9e:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <prvAddNewTaskToReadyList+0x114>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	4a2f      	ldr	r2, [pc, #188]	; (8001d64 <prvAddNewTaskToReadyList+0x114>)
 8001ca6:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cac:	2201      	movs	r2, #1
 8001cae:	409a      	lsls	r2, r3
 8001cb0:	4b2d      	ldr	r3, [pc, #180]	; (8001d68 <prvAddNewTaskToReadyList+0x118>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	4a2c      	ldr	r2, [pc, #176]	; (8001d68 <prvAddNewTaskToReadyList+0x118>)
 8001cb8:	6013      	str	r3, [r2, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cbe:	492b      	ldr	r1, [pc, #172]	; (8001d6c <prvAddNewTaskToReadyList+0x11c>)
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	4413      	add	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	3304      	adds	r3, #4
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	3204      	adds	r2, #4
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	1d1a      	adds	r2, r3, #4
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4a1b      	ldr	r2, [pc, #108]	; (8001d6c <prvAddNewTaskToReadyList+0x11c>)
 8001cfe:	441a      	add	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	615a      	str	r2, [r3, #20]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d08:	4918      	ldr	r1, [pc, #96]	; (8001d6c <prvAddNewTaskToReadyList+0x11c>)
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	440b      	add	r3, r1
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	1c59      	adds	r1, r3, #1
 8001d18:	4814      	ldr	r0, [pc, #80]	; (8001d6c <prvAddNewTaskToReadyList+0x11c>)
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4403      	add	r3, r0
 8001d24:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001d26:	f000 fd37 	bl	8002798 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001d2a:	4b0d      	ldr	r3, [pc, #52]	; (8001d60 <prvAddNewTaskToReadyList+0x110>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00e      	beq.n	8001d50 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001d32:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <prvAddNewTaskToReadyList+0x10c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d207      	bcs.n	8001d50 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001d40:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <prvAddNewTaskToReadyList+0x120>)
 8001d42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	f3bf 8f4f 	dsb	sy
 8001d4c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001d50:	bf00      	nop
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	200003d0 	.word	0x200003d0
 8001d5c:	200002d0 	.word	0x200002d0
 8001d60:	200003dc 	.word	0x200003dc
 8001d64:	200003ec 	.word	0x200003ec
 8001d68:	200003d8 	.word	0x200003d8
 8001d6c:	200002d4 	.word	0x200002d4
 8001d70:	e000ed04 	.word	0xe000ed04

08001d74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001d82:	463a      	mov	r2, r7
 8001d84:	1d39      	adds	r1, r7, #4
 8001d86:	f107 0308 	add.w	r3, r7, #8
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fbce 	bl	800052c <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8001d90:	6839      	ldr	r1, [r7, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68ba      	ldr	r2, [r7, #8]
 8001d96:	9202      	str	r2, [sp, #8]
 8001d98:	9301      	str	r3, [sp, #4]
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	2300      	movs	r3, #0
 8001da0:	460a      	mov	r2, r1
 8001da2:	491f      	ldr	r1, [pc, #124]	; (8001e20 <vTaskStartScheduler+0xac>)
 8001da4:	481f      	ldr	r0, [pc, #124]	; (8001e24 <vTaskStartScheduler+0xb0>)
 8001da6:	f7ff fe20 	bl	80019ea <xTaskCreateStatic>
 8001daa:	4603      	mov	r3, r0
 8001dac:	4a1e      	ldr	r2, [pc, #120]	; (8001e28 <vTaskStartScheduler+0xb4>)
 8001dae:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8001db0:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <vTaskStartScheduler+0xb4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d002      	beq.n	8001dbe <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8001db8:	2301      	movs	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	e001      	b.n	8001dc2 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d116      	bne.n	8001df6 <vTaskStartScheduler+0x82>
        __asm volatile
 8001dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dcc:	f383 8811 	msr	BASEPRI, r3
 8001dd0:	f3bf 8f6f 	isb	sy
 8001dd4:	f3bf 8f4f 	dsb	sy
 8001dd8:	613b      	str	r3, [r7, #16]
    }
 8001dda:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001ddc:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <vTaskStartScheduler+0xb8>)
 8001dde:	f04f 32ff 	mov.w	r2, #4294967295
 8001de2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001de4:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <vTaskStartScheduler+0xbc>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001dea:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <vTaskStartScheduler+0xc0>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8001df0:	f000 fc00 	bl	80025f4 <xPortStartScheduler>
 8001df4:	e00e      	b.n	8001e14 <vTaskStartScheduler+0xa0>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dfc:	d10a      	bne.n	8001e14 <vTaskStartScheduler+0xa0>
        __asm volatile
 8001dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e02:	f383 8811 	msr	BASEPRI, r3
 8001e06:	f3bf 8f6f 	isb	sy
 8001e0a:	f3bf 8f4f 	dsb	sy
 8001e0e:	60fb      	str	r3, [r7, #12]
    }
 8001e10:	bf00      	nop
 8001e12:	e7fe      	b.n	8001e12 <vTaskStartScheduler+0x9e>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001e14:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <vTaskStartScheduler+0xc4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	08002d3c 	.word	0x08002d3c
 8001e24:	08002335 	.word	0x08002335
 8001e28:	200003f4 	.word	0x200003f4
 8001e2c:	200003f0 	.word	0x200003f0
 8001e30:	200003dc 	.word	0x200003dc
 8001e34:	200003d4 	.word	0x200003d4
 8001e38:	2000000c 	.word	0x2000000c

08001e3c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <vTaskSuspendAll+0x18>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	3301      	adds	r3, #1
 8001e46:	4a03      	ldr	r2, [pc, #12]	; (8001e54 <vTaskSuspendAll+0x18>)
 8001e48:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	200003f8 	.word	0x200003f8

08001e58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001e66:	4b71      	ldr	r3, [pc, #452]	; (800202c <xTaskResumeAll+0x1d4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10a      	bne.n	8001e84 <xTaskResumeAll+0x2c>
        __asm volatile
 8001e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e72:	f383 8811 	msr	BASEPRI, r3
 8001e76:	f3bf 8f6f 	isb	sy
 8001e7a:	f3bf 8f4f 	dsb	sy
 8001e7e:	607b      	str	r3, [r7, #4]
    }
 8001e80:	bf00      	nop
 8001e82:	e7fe      	b.n	8001e82 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001e84:	f000 fc58 	bl	8002738 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001e88:	4b68      	ldr	r3, [pc, #416]	; (800202c <xTaskResumeAll+0x1d4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	4a67      	ldr	r2, [pc, #412]	; (800202c <xTaskResumeAll+0x1d4>)
 8001e90:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e92:	4b66      	ldr	r3, [pc, #408]	; (800202c <xTaskResumeAll+0x1d4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 80c0 	bne.w	800201c <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001e9c:	4b64      	ldr	r3, [pc, #400]	; (8002030 <xTaskResumeAll+0x1d8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 80bb 	beq.w	800201c <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ea6:	e08a      	b.n	8001fbe <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ea8:	4b62      	ldr	r3, [pc, #392]	; (8002034 <xTaskResumeAll+0x1dc>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb4:	613b      	str	r3, [r7, #16]
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	6a12      	ldr	r2, [r2, #32]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	69fa      	ldr	r2, [r7, #28]
 8001ec6:	69d2      	ldr	r2, [r2, #28]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	685a      	ldr	r2, [r3, #4]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3318      	adds	r3, #24
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d103      	bne.n	8001ede <xTaskResumeAll+0x86>
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	6a1a      	ldr	r2, [r3, #32]
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	629a      	str	r2, [r3, #40]	; 0x28
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	1e5a      	subs	r2, r3, #1
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	69fa      	ldr	r2, [r7, #28]
 8001efa:	68d2      	ldr	r2, [r2, #12]
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	69fa      	ldr	r2, [r7, #28]
 8001f04:	6892      	ldr	r2, [r2, #8]
 8001f06:	605a      	str	r2, [r3, #4]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	3304      	adds	r3, #4
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d103      	bne.n	8001f1c <xTaskResumeAll+0xc4>
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	615a      	str	r2, [r3, #20]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	1e5a      	subs	r2, r3, #1
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f30:	2201      	movs	r2, #1
 8001f32:	409a      	lsls	r2, r3
 8001f34:	4b40      	ldr	r3, [pc, #256]	; (8002038 <xTaskResumeAll+0x1e0>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	4a3f      	ldr	r2, [pc, #252]	; (8002038 <xTaskResumeAll+0x1e0>)
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f42:	493e      	ldr	r1, [pc, #248]	; (800203c <xTaskResumeAll+0x1e4>)
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3304      	adds	r3, #4
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	3204      	adds	r2, #4
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	1d1a      	adds	r2, r3, #4
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4a2e      	ldr	r2, [pc, #184]	; (800203c <xTaskResumeAll+0x1e4>)
 8001f82:	441a      	add	r2, r3
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	615a      	str	r2, [r3, #20]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f8c:	492b      	ldr	r1, [pc, #172]	; (800203c <xTaskResumeAll+0x1e4>)
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	1c59      	adds	r1, r3, #1
 8001f9c:	4827      	ldr	r0, [pc, #156]	; (800203c <xTaskResumeAll+0x1e4>)
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4403      	add	r3, r0
 8001fa8:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fae:	4b24      	ldr	r3, [pc, #144]	; (8002040 <xTaskResumeAll+0x1e8>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d302      	bcc.n	8001fbe <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8001fb8:	4b22      	ldr	r3, [pc, #136]	; (8002044 <xTaskResumeAll+0x1ec>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	; (8002034 <xTaskResumeAll+0x1dc>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f47f af70 	bne.w	8001ea8 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001fce:	f000 fa67 	bl	80024a0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <xTaskResumeAll+0x1f0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d010      	beq.n	8002000 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001fde:	f000 f837 	bl	8002050 <xTaskIncrementTick>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d002      	beq.n	8001fee <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8001fe8:	4b16      	ldr	r3, [pc, #88]	; (8002044 <xTaskResumeAll+0x1ec>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1f1      	bne.n	8001fde <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8001ffa:	4b13      	ldr	r3, [pc, #76]	; (8002048 <xTaskResumeAll+0x1f0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002000:	4b10      	ldr	r3, [pc, #64]	; (8002044 <xTaskResumeAll+0x1ec>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d009      	beq.n	800201c <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8002008:	2301      	movs	r3, #1
 800200a:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800200c:	4b0f      	ldr	r3, [pc, #60]	; (800204c <xTaskResumeAll+0x1f4>)
 800200e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	f3bf 8f4f 	dsb	sy
 8002018:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800201c:	f000 fbbc 	bl	8002798 <vPortExitCritical>

    return xAlreadyYielded;
 8002020:	69bb      	ldr	r3, [r7, #24]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3720      	adds	r7, #32
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200003f8 	.word	0x200003f8
 8002030:	200003d0 	.word	0x200003d0
 8002034:	20000390 	.word	0x20000390
 8002038:	200003d8 	.word	0x200003d8
 800203c:	200002d4 	.word	0x200002d4
 8002040:	200002d0 	.word	0x200002d0
 8002044:	200003e4 	.word	0x200003e4
 8002048:	200003e0 	.word	0x200003e0
 800204c:	e000ed04 	.word	0xe000ed04

08002050 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	; 0x28
 8002054:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800205a:	4b7d      	ldr	r3, [pc, #500]	; (8002250 <xTaskIncrementTick+0x200>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	f040 80ec 	bne.w	800223c <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002064:	4b7b      	ldr	r3, [pc, #492]	; (8002254 <xTaskIncrementTick+0x204>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	3301      	adds	r3, #1
 800206a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800206c:	4a79      	ldr	r2, [pc, #484]	; (8002254 <xTaskIncrementTick+0x204>)
 800206e:	6a3b      	ldr	r3, [r7, #32]
 8002070:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002072:	6a3b      	ldr	r3, [r7, #32]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d120      	bne.n	80020ba <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002078:	4b77      	ldr	r3, [pc, #476]	; (8002258 <xTaskIncrementTick+0x208>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00a      	beq.n	8002098 <xTaskIncrementTick+0x48>
        __asm volatile
 8002082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002086:	f383 8811 	msr	BASEPRI, r3
 800208a:	f3bf 8f6f 	isb	sy
 800208e:	f3bf 8f4f 	dsb	sy
 8002092:	607b      	str	r3, [r7, #4]
    }
 8002094:	bf00      	nop
 8002096:	e7fe      	b.n	8002096 <xTaskIncrementTick+0x46>
 8002098:	4b6f      	ldr	r3, [pc, #444]	; (8002258 <xTaskIncrementTick+0x208>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	61fb      	str	r3, [r7, #28]
 800209e:	4b6f      	ldr	r3, [pc, #444]	; (800225c <xTaskIncrementTick+0x20c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a6d      	ldr	r2, [pc, #436]	; (8002258 <xTaskIncrementTick+0x208>)
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	4a6d      	ldr	r2, [pc, #436]	; (800225c <xTaskIncrementTick+0x20c>)
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	6013      	str	r3, [r2, #0]
 80020ac:	4b6c      	ldr	r3, [pc, #432]	; (8002260 <xTaskIncrementTick+0x210>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	3301      	adds	r3, #1
 80020b2:	4a6b      	ldr	r2, [pc, #428]	; (8002260 <xTaskIncrementTick+0x210>)
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	f000 f9f3 	bl	80024a0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80020ba:	4b6a      	ldr	r3, [pc, #424]	; (8002264 <xTaskIncrementTick+0x214>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6a3a      	ldr	r2, [r7, #32]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	f0c0 80a6 	bcc.w	8002212 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020c6:	4b64      	ldr	r3, [pc, #400]	; (8002258 <xTaskIncrementTick+0x208>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d104      	bne.n	80020da <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020d0:	4b64      	ldr	r3, [pc, #400]	; (8002264 <xTaskIncrementTick+0x214>)
 80020d2:	f04f 32ff 	mov.w	r2, #4294967295
 80020d6:	601a      	str	r2, [r3, #0]
                    break;
 80020d8:	e09b      	b.n	8002212 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020da:	4b5f      	ldr	r3, [pc, #380]	; (8002258 <xTaskIncrementTick+0x208>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80020ea:	6a3a      	ldr	r2, [r7, #32]
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d203      	bcs.n	80020fa <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80020f2:	4a5c      	ldr	r2, [pc, #368]	; (8002264 <xTaskIncrementTick+0x214>)
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80020f8:	e08b      	b.n	8002212 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	68d2      	ldr	r2, [r2, #12]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	6892      	ldr	r2, [r2, #8]
 8002112:	605a      	str	r2, [r3, #4]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	3304      	adds	r3, #4
 800211c:	429a      	cmp	r2, r3
 800211e:	d103      	bne.n	8002128 <xTaskIncrementTick+0xd8>
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	1e5a      	subs	r2, r3, #1
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213c:	2b00      	cmp	r3, #0
 800213e:	d01e      	beq.n	800217e <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	6a12      	ldr	r2, [r2, #32]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	69d2      	ldr	r2, [r2, #28]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	3318      	adds	r3, #24
 8002162:	429a      	cmp	r2, r3
 8002164:	d103      	bne.n	800216e <xTaskIncrementTick+0x11e>
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	6a1a      	ldr	r2, [r3, #32]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	2200      	movs	r2, #0
 8002172:	629a      	str	r2, [r3, #40]	; 0x28
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	1e5a      	subs	r2, r3, #1
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002182:	2201      	movs	r2, #1
 8002184:	409a      	lsls	r2, r3
 8002186:	4b38      	ldr	r3, [pc, #224]	; (8002268 <xTaskIncrementTick+0x218>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4313      	orrs	r3, r2
 800218c:	4a36      	ldr	r2, [pc, #216]	; (8002268 <xTaskIncrementTick+0x218>)
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002194:	4935      	ldr	r1, [pc, #212]	; (800226c <xTaskIncrementTick+0x21c>)
 8002196:	4613      	mov	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	440b      	add	r3, r1
 80021a0:	3304      	adds	r3, #4
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	68ba      	ldr	r2, [r7, #8]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	3204      	adds	r2, #4
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	1d1a      	adds	r2, r3, #4
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4a26      	ldr	r2, [pc, #152]	; (800226c <xTaskIncrementTick+0x21c>)
 80021d4:	441a      	add	r2, r3
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	615a      	str	r2, [r3, #20]
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021de:	4923      	ldr	r1, [pc, #140]	; (800226c <xTaskIncrementTick+0x21c>)
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	1c59      	adds	r1, r3, #1
 80021ee:	481f      	ldr	r0, [pc, #124]	; (800226c <xTaskIncrementTick+0x21c>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4403      	add	r3, r0
 80021fa:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <xTaskIncrementTick+0x220>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002206:	429a      	cmp	r2, r3
 8002208:	f67f af5d 	bls.w	80020c6 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800220c:	2301      	movs	r3, #1
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002210:	e759      	b.n	80020c6 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002212:	4b17      	ldr	r3, [pc, #92]	; (8002270 <xTaskIncrementTick+0x220>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002218:	4914      	ldr	r1, [pc, #80]	; (800226c <xTaskIncrementTick+0x21c>)
 800221a:	4613      	mov	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	440b      	add	r3, r1
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d901      	bls.n	800222e <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 800222a:	2301      	movs	r3, #1
 800222c:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <xTaskIncrementTick+0x224>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d007      	beq.n	8002246 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8002236:	2301      	movs	r3, #1
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
 800223a:	e004      	b.n	8002246 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800223c:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <xTaskIncrementTick+0x228>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	4a0d      	ldr	r2, [pc, #52]	; (8002278 <xTaskIncrementTick+0x228>)
 8002244:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002248:	4618      	mov	r0, r3
 800224a:	3728      	adds	r7, #40	; 0x28
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200003f8 	.word	0x200003f8
 8002254:	200003d4 	.word	0x200003d4
 8002258:	20000388 	.word	0x20000388
 800225c:	2000038c 	.word	0x2000038c
 8002260:	200003e8 	.word	0x200003e8
 8002264:	200003f0 	.word	0x200003f0
 8002268:	200003d8 	.word	0x200003d8
 800226c:	200002d4 	.word	0x200002d4
 8002270:	200002d0 	.word	0x200002d0
 8002274:	200003e4 	.word	0x200003e4
 8002278:	200003e0 	.word	0x200003e0

0800227c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800227c:	b480      	push	{r7}
 800227e:	b087      	sub	sp, #28
 8002280:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002282:	4b27      	ldr	r3, [pc, #156]	; (8002320 <vTaskSwitchContext+0xa4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800228a:	4b26      	ldr	r3, [pc, #152]	; (8002324 <vTaskSwitchContext+0xa8>)
 800228c:	2201      	movs	r2, #1
 800228e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002290:	e03f      	b.n	8002312 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8002292:	4b24      	ldr	r3, [pc, #144]	; (8002324 <vTaskSwitchContext+0xa8>)
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002298:	4b23      	ldr	r3, [pc, #140]	; (8002328 <vTaskSwitchContext+0xac>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	fab3 f383 	clz	r3, r3
 80022a4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80022a6:	7afb      	ldrb	r3, [r7, #11]
 80022a8:	f1c3 031f 	rsb	r3, r3, #31
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	491f      	ldr	r1, [pc, #124]	; (800232c <vTaskSwitchContext+0xb0>)
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10a      	bne.n	80022d8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80022c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022c6:	f383 8811 	msr	BASEPRI, r3
 80022ca:	f3bf 8f6f 	isb	sy
 80022ce:	f3bf 8f4f 	dsb	sy
 80022d2:	607b      	str	r3, [r7, #4]
    }
 80022d4:	bf00      	nop
 80022d6:	e7fe      	b.n	80022d6 <vTaskSwitchContext+0x5a>
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4a12      	ldr	r2, [pc, #72]	; (800232c <vTaskSwitchContext+0xb0>)
 80022e4:	4413      	add	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	3308      	adds	r3, #8
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d104      	bne.n	8002308 <vTaskSwitchContext+0x8c>
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	605a      	str	r2, [r3, #4]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	4a08      	ldr	r2, [pc, #32]	; (8002330 <vTaskSwitchContext+0xb4>)
 8002310:	6013      	str	r3, [r2, #0]
}
 8002312:	bf00      	nop
 8002314:	371c      	adds	r7, #28
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	200003f8 	.word	0x200003f8
 8002324:	200003e4 	.word	0x200003e4
 8002328:	200003d8 	.word	0x200003d8
 800232c:	200002d4 	.word	0x200002d4
 8002330:	200002d0 	.word	0x200002d0

08002334 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800233c:	f000 f852 	bl	80023e4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002340:	4b06      	ldr	r3, [pc, #24]	; (800235c <prvIdleTask+0x28>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d9f9      	bls.n	800233c <prvIdleTask+0x8>
            {
                taskYIELD();
 8002348:	4b05      	ldr	r3, [pc, #20]	; (8002360 <prvIdleTask+0x2c>)
 800234a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	f3bf 8f4f 	dsb	sy
 8002354:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002358:	e7f0      	b.n	800233c <prvIdleTask+0x8>
 800235a:	bf00      	nop
 800235c:	200002d4 	.word	0x200002d4
 8002360:	e000ed04 	.word	0xe000ed04

08002364 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800236a:	2300      	movs	r3, #0
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	e00c      	b.n	800238a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	4613      	mov	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4a12      	ldr	r2, [pc, #72]	; (80023c4 <prvInitialiseTaskLists+0x60>)
 800237c:	4413      	add	r3, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff fadc 	bl	800193c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3301      	adds	r3, #1
 8002388:	607b      	str	r3, [r7, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b06      	cmp	r3, #6
 800238e:	d9ef      	bls.n	8002370 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002390:	480d      	ldr	r0, [pc, #52]	; (80023c8 <prvInitialiseTaskLists+0x64>)
 8002392:	f7ff fad3 	bl	800193c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002396:	480d      	ldr	r0, [pc, #52]	; (80023cc <prvInitialiseTaskLists+0x68>)
 8002398:	f7ff fad0 	bl	800193c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800239c:	480c      	ldr	r0, [pc, #48]	; (80023d0 <prvInitialiseTaskLists+0x6c>)
 800239e:	f7ff facd 	bl	800193c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80023a2:	480c      	ldr	r0, [pc, #48]	; (80023d4 <prvInitialiseTaskLists+0x70>)
 80023a4:	f7ff faca 	bl	800193c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80023a8:	480b      	ldr	r0, [pc, #44]	; (80023d8 <prvInitialiseTaskLists+0x74>)
 80023aa:	f7ff fac7 	bl	800193c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80023ae:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <prvInitialiseTaskLists+0x78>)
 80023b0:	4a05      	ldr	r2, [pc, #20]	; (80023c8 <prvInitialiseTaskLists+0x64>)
 80023b2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <prvInitialiseTaskLists+0x7c>)
 80023b6:	4a05      	ldr	r2, [pc, #20]	; (80023cc <prvInitialiseTaskLists+0x68>)
 80023b8:	601a      	str	r2, [r3, #0]
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	200002d4 	.word	0x200002d4
 80023c8:	20000360 	.word	0x20000360
 80023cc:	20000374 	.word	0x20000374
 80023d0:	20000390 	.word	0x20000390
 80023d4:	200003a4 	.word	0x200003a4
 80023d8:	200003bc 	.word	0x200003bc
 80023dc:	20000388 	.word	0x20000388
 80023e0:	2000038c 	.word	0x2000038c

080023e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023ea:	e019      	b.n	8002420 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80023ec:	f000 f9a4 	bl	8002738 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023f0:	4b10      	ldr	r3, [pc, #64]	; (8002434 <prvCheckTasksWaitingTermination+0x50>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3304      	adds	r3, #4
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff faca 	bl	8001996 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8002402:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <prvCheckTasksWaitingTermination+0x54>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	3b01      	subs	r3, #1
 8002408:	4a0b      	ldr	r2, [pc, #44]	; (8002438 <prvCheckTasksWaitingTermination+0x54>)
 800240a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800240c:	4b0b      	ldr	r3, [pc, #44]	; (800243c <prvCheckTasksWaitingTermination+0x58>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	3b01      	subs	r3, #1
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <prvCheckTasksWaitingTermination+0x58>)
 8002414:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8002416:	f000 f9bf 	bl	8002798 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f810 	bl	8002440 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <prvCheckTasksWaitingTermination+0x58>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d1e1      	bne.n	80023ec <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002428:	bf00      	nop
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	200003a4 	.word	0x200003a4
 8002438:	200003d0 	.word	0x200003d0
 800243c:	200003b8 	.word	0x200003b8

08002440 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800244e:	2b00      	cmp	r3, #0
 8002450:	d108      	bne.n	8002464 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	4618      	mov	r0, r3
 8002458:	f000 fb0a 	bl	8002a70 <vPortFree>
                vPortFree( pxTCB );
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 fb07 	bl	8002a70 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002462:	e018      	b.n	8002496 <prvDeleteTCB+0x56>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800246a:	2b01      	cmp	r3, #1
 800246c:	d103      	bne.n	8002476 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 fafe 	bl	8002a70 <vPortFree>
    }
 8002474:	e00f      	b.n	8002496 <prvDeleteTCB+0x56>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800247c:	2b02      	cmp	r3, #2
 800247e:	d00a      	beq.n	8002496 <prvDeleteTCB+0x56>
        __asm volatile
 8002480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002484:	f383 8811 	msr	BASEPRI, r3
 8002488:	f3bf 8f6f 	isb	sy
 800248c:	f3bf 8f4f 	dsb	sy
 8002490:	60fb      	str	r3, [r7, #12]
    }
 8002492:	bf00      	nop
 8002494:	e7fe      	b.n	8002494 <prvDeleteTCB+0x54>
    }
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024a4:	4b0a      	ldr	r3, [pc, #40]	; (80024d0 <prvResetNextTaskUnblockTime+0x30>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d104      	bne.n	80024b8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80024ae:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <prvResetNextTaskUnblockTime+0x34>)
 80024b0:	f04f 32ff 	mov.w	r2, #4294967295
 80024b4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80024b6:	e005      	b.n	80024c4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80024b8:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <prvResetNextTaskUnblockTime+0x30>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <prvResetNextTaskUnblockTime+0x34>)
 80024c2:	6013      	str	r3, [r2, #0]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	20000388 	.word	0x20000388
 80024d4:	200003f0 	.word	0x200003f0

080024d8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3b04      	subs	r3, #4
 80024e8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80024f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	3b04      	subs	r3, #4
 80024f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f023 0201 	bic.w	r2, r3, #1
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	3b04      	subs	r3, #4
 8002506:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002508:	4a0c      	ldr	r2, [pc, #48]	; (800253c <pxPortInitialiseStack+0x64>)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	3b14      	subs	r3, #20
 8002512:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	3b04      	subs	r3, #4
 800251e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f06f 0202 	mvn.w	r2, #2
 8002526:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	3b20      	subs	r3, #32
 800252c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800252e:	68fb      	ldr	r3, [r7, #12]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	08002541 	.word	0x08002541

08002540 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800254a:	4b12      	ldr	r3, [pc, #72]	; (8002594 <prvTaskExitError+0x54>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002552:	d00a      	beq.n	800256a <prvTaskExitError+0x2a>
        __asm volatile
 8002554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002558:	f383 8811 	msr	BASEPRI, r3
 800255c:	f3bf 8f6f 	isb	sy
 8002560:	f3bf 8f4f 	dsb	sy
 8002564:	60fb      	str	r3, [r7, #12]
    }
 8002566:	bf00      	nop
 8002568:	e7fe      	b.n	8002568 <prvTaskExitError+0x28>
        __asm volatile
 800256a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800256e:	f383 8811 	msr	BASEPRI, r3
 8002572:	f3bf 8f6f 	isb	sy
 8002576:	f3bf 8f4f 	dsb	sy
 800257a:	60bb      	str	r3, [r7, #8]
    }
 800257c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800257e:	bf00      	nop
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0fc      	beq.n	8002580 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002586:	bf00      	nop
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	20000010 	.word	0x20000010
	...

080025a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80025a0:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <pxCurrentTCBConst2>)
 80025a2:	6819      	ldr	r1, [r3, #0]
 80025a4:	6808      	ldr	r0, [r1, #0]
 80025a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025aa:	f380 8809 	msr	PSP, r0
 80025ae:	f3bf 8f6f 	isb	sy
 80025b2:	f04f 0000 	mov.w	r0, #0
 80025b6:	f380 8811 	msr	BASEPRI, r0
 80025ba:	4770      	bx	lr
 80025bc:	f3af 8000 	nop.w

080025c0 <pxCurrentTCBConst2>:
 80025c0:	200002d0 	.word	0x200002d0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80025c4:	bf00      	nop
 80025c6:	bf00      	nop

080025c8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80025c8:	4808      	ldr	r0, [pc, #32]	; (80025ec <prvPortStartFirstTask+0x24>)
 80025ca:	6800      	ldr	r0, [r0, #0]
 80025cc:	6800      	ldr	r0, [r0, #0]
 80025ce:	f380 8808 	msr	MSP, r0
 80025d2:	f04f 0000 	mov.w	r0, #0
 80025d6:	f380 8814 	msr	CONTROL, r0
 80025da:	b662      	cpsie	i
 80025dc:	b661      	cpsie	f
 80025de:	f3bf 8f4f 	dsb	sy
 80025e2:	f3bf 8f6f 	isb	sy
 80025e6:	df00      	svc	0
 80025e8:	bf00      	nop
 80025ea:	0000      	.short	0x0000
 80025ec:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop

080025f4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80025fa:	4b46      	ldr	r3, [pc, #280]	; (8002714 <xPortStartScheduler+0x120>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a46      	ldr	r2, [pc, #280]	; (8002718 <xPortStartScheduler+0x124>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d10a      	bne.n	800261a <xPortStartScheduler+0x26>
        __asm volatile
 8002604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002608:	f383 8811 	msr	BASEPRI, r3
 800260c:	f3bf 8f6f 	isb	sy
 8002610:	f3bf 8f4f 	dsb	sy
 8002614:	613b      	str	r3, [r7, #16]
    }
 8002616:	bf00      	nop
 8002618:	e7fe      	b.n	8002618 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800261a:	4b3e      	ldr	r3, [pc, #248]	; (8002714 <xPortStartScheduler+0x120>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a3f      	ldr	r2, [pc, #252]	; (800271c <xPortStartScheduler+0x128>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d10a      	bne.n	800263a <xPortStartScheduler+0x46>
        __asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	60fb      	str	r3, [r7, #12]
    }
 8002636:	bf00      	nop
 8002638:	e7fe      	b.n	8002638 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800263a:	4b39      	ldr	r3, [pc, #228]	; (8002720 <xPortStartScheduler+0x12c>)
 800263c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	22ff      	movs	r2, #255	; 0xff
 800264a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002654:	78fb      	ldrb	r3, [r7, #3]
 8002656:	b2db      	uxtb	r3, r3
 8002658:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4b31      	ldr	r3, [pc, #196]	; (8002724 <xPortStartScheduler+0x130>)
 8002660:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002662:	4b31      	ldr	r3, [pc, #196]	; (8002728 <xPortStartScheduler+0x134>)
 8002664:	2207      	movs	r2, #7
 8002666:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002668:	e009      	b.n	800267e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800266a:	4b2f      	ldr	r3, [pc, #188]	; (8002728 <xPortStartScheduler+0x134>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3b01      	subs	r3, #1
 8002670:	4a2d      	ldr	r2, [pc, #180]	; (8002728 <xPortStartScheduler+0x134>)
 8002672:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002674:	78fb      	ldrb	r3, [r7, #3]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	b2db      	uxtb	r3, r3
 800267c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800267e:	78fb      	ldrb	r3, [r7, #3]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002686:	2b80      	cmp	r3, #128	; 0x80
 8002688:	d0ef      	beq.n	800266a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800268a:	4b27      	ldr	r3, [pc, #156]	; (8002728 <xPortStartScheduler+0x134>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f1c3 0307 	rsb	r3, r3, #7
 8002692:	2b04      	cmp	r3, #4
 8002694:	d00a      	beq.n	80026ac <xPortStartScheduler+0xb8>
        __asm volatile
 8002696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269a:	f383 8811 	msr	BASEPRI, r3
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f3bf 8f4f 	dsb	sy
 80026a6:	60bb      	str	r3, [r7, #8]
    }
 80026a8:	bf00      	nop
 80026aa:	e7fe      	b.n	80026aa <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80026ac:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <xPortStartScheduler+0x134>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	021b      	lsls	r3, r3, #8
 80026b2:	4a1d      	ldr	r2, [pc, #116]	; (8002728 <xPortStartScheduler+0x134>)
 80026b4:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80026b6:	4b1c      	ldr	r3, [pc, #112]	; (8002728 <xPortStartScheduler+0x134>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026be:	4a1a      	ldr	r2, [pc, #104]	; (8002728 <xPortStartScheduler+0x134>)
 80026c0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80026ca:	4b18      	ldr	r3, [pc, #96]	; (800272c <xPortStartScheduler+0x138>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a17      	ldr	r2, [pc, #92]	; (800272c <xPortStartScheduler+0x138>)
 80026d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026d4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80026d6:	4b15      	ldr	r3, [pc, #84]	; (800272c <xPortStartScheduler+0x138>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a14      	ldr	r2, [pc, #80]	; (800272c <xPortStartScheduler+0x138>)
 80026dc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80026e0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80026e2:	f000 f8db 	bl	800289c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80026e6:	4b12      	ldr	r3, [pc, #72]	; (8002730 <xPortStartScheduler+0x13c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80026ec:	f000 f8fa 	bl	80028e4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80026f0:	4b10      	ldr	r3, [pc, #64]	; (8002734 <xPortStartScheduler+0x140>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0f      	ldr	r2, [pc, #60]	; (8002734 <xPortStartScheduler+0x140>)
 80026f6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80026fa:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80026fc:	f7ff ff64 	bl	80025c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002700:	f7ff fdbc 	bl	800227c <vTaskSwitchContext>
    prvTaskExitError();
 8002704:	f7ff ff1c 	bl	8002540 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	e000ed00 	.word	0xe000ed00
 8002718:	410fc271 	.word	0x410fc271
 800271c:	410fc270 	.word	0x410fc270
 8002720:	e000e400 	.word	0xe000e400
 8002724:	200003fc 	.word	0x200003fc
 8002728:	20000400 	.word	0x20000400
 800272c:	e000ed20 	.word	0xe000ed20
 8002730:	20000010 	.word	0x20000010
 8002734:	e000ef34 	.word	0xe000ef34

08002738 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
        __asm volatile
 800273e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002742:	f383 8811 	msr	BASEPRI, r3
 8002746:	f3bf 8f6f 	isb	sy
 800274a:	f3bf 8f4f 	dsb	sy
 800274e:	607b      	str	r3, [r7, #4]
    }
 8002750:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002752:	4b0f      	ldr	r3, [pc, #60]	; (8002790 <vPortEnterCritical+0x58>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	3301      	adds	r3, #1
 8002758:	4a0d      	ldr	r2, [pc, #52]	; (8002790 <vPortEnterCritical+0x58>)
 800275a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800275c:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <vPortEnterCritical+0x58>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d10f      	bne.n	8002784 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <vPortEnterCritical+0x5c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00a      	beq.n	8002784 <vPortEnterCritical+0x4c>
        __asm volatile
 800276e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002772:	f383 8811 	msr	BASEPRI, r3
 8002776:	f3bf 8f6f 	isb	sy
 800277a:	f3bf 8f4f 	dsb	sy
 800277e:	603b      	str	r3, [r7, #0]
    }
 8002780:	bf00      	nop
 8002782:	e7fe      	b.n	8002782 <vPortEnterCritical+0x4a>
    }
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	20000010 	.word	0x20000010
 8002794:	e000ed04 	.word	0xe000ed04

08002798 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800279e:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <vPortExitCritical+0x50>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10a      	bne.n	80027bc <vPortExitCritical+0x24>
        __asm volatile
 80027a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027aa:	f383 8811 	msr	BASEPRI, r3
 80027ae:	f3bf 8f6f 	isb	sy
 80027b2:	f3bf 8f4f 	dsb	sy
 80027b6:	607b      	str	r3, [r7, #4]
    }
 80027b8:	bf00      	nop
 80027ba:	e7fe      	b.n	80027ba <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80027bc:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <vPortExitCritical+0x50>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3b01      	subs	r3, #1
 80027c2:	4a09      	ldr	r2, [pc, #36]	; (80027e8 <vPortExitCritical+0x50>)
 80027c4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80027c6:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <vPortExitCritical+0x50>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d105      	bne.n	80027da <vPortExitCritical+0x42>
 80027ce:	2300      	movs	r3, #0
 80027d0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80027d8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000010 	.word	0x20000010
 80027ec:	00000000 	.word	0x00000000

080027f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80027f0:	f3ef 8009 	mrs	r0, PSP
 80027f4:	f3bf 8f6f 	isb	sy
 80027f8:	4b15      	ldr	r3, [pc, #84]	; (8002850 <pxCurrentTCBConst>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f01e 0f10 	tst.w	lr, #16
 8002800:	bf08      	it	eq
 8002802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800280a:	6010      	str	r0, [r2, #0]
 800280c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002810:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002814:	f380 8811 	msr	BASEPRI, r0
 8002818:	f3bf 8f4f 	dsb	sy
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f7ff fd2c 	bl	800227c <vTaskSwitchContext>
 8002824:	f04f 0000 	mov.w	r0, #0
 8002828:	f380 8811 	msr	BASEPRI, r0
 800282c:	bc09      	pop	{r0, r3}
 800282e:	6819      	ldr	r1, [r3, #0]
 8002830:	6808      	ldr	r0, [r1, #0]
 8002832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002836:	f01e 0f10 	tst.w	lr, #16
 800283a:	bf08      	it	eq
 800283c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002840:	f380 8809 	msr	PSP, r0
 8002844:	f3bf 8f6f 	isb	sy
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	f3af 8000 	nop.w

08002850 <pxCurrentTCBConst>:
 8002850:	200002d0 	.word	0x200002d0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop

08002858 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
        __asm volatile
 800285e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002862:	f383 8811 	msr	BASEPRI, r3
 8002866:	f3bf 8f6f 	isb	sy
 800286a:	f3bf 8f4f 	dsb	sy
 800286e:	607b      	str	r3, [r7, #4]
    }
 8002870:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002872:	f7ff fbed 	bl	8002050 <xTaskIncrementTick>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <SysTick_Handler+0x40>)
 800287e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	2300      	movs	r3, #0
 8002886:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	f383 8811 	msr	BASEPRI, r3
    }
 800288e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002890:	bf00      	nop
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	e000ed04 	.word	0xe000ed04

0800289c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <vPortSetupTimerInterrupt+0x34>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80028a6:	4b0b      	ldr	r3, [pc, #44]	; (80028d4 <vPortSetupTimerInterrupt+0x38>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80028ac:	4b0a      	ldr	r3, [pc, #40]	; (80028d8 <vPortSetupTimerInterrupt+0x3c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a0a      	ldr	r2, [pc, #40]	; (80028dc <vPortSetupTimerInterrupt+0x40>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	099b      	lsrs	r3, r3, #6
 80028b8:	4a09      	ldr	r2, [pc, #36]	; (80028e0 <vPortSetupTimerInterrupt+0x44>)
 80028ba:	3b01      	subs	r3, #1
 80028bc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80028be:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <vPortSetupTimerInterrupt+0x34>)
 80028c0:	2207      	movs	r2, #7
 80028c2:	601a      	str	r2, [r3, #0]
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000e010 	.word	0xe000e010
 80028d4:	e000e018 	.word	0xe000e018
 80028d8:	20000000 	.word	0x20000000
 80028dc:	10624dd3 	.word	0x10624dd3
 80028e0:	e000e014 	.word	0xe000e014

080028e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80028e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80028f4 <vPortEnableVFP+0x10>
 80028e8:	6801      	ldr	r1, [r0, #0]
 80028ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80028ee:	6001      	str	r1, [r0, #0]
 80028f0:	4770      	bx	lr
 80028f2:	0000      	.short	0x0000
 80028f4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80028f8:	bf00      	nop
 80028fa:	bf00      	nop

080028fc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08a      	sub	sp, #40	; 0x28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8002904:	2300      	movs	r3, #0
 8002906:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8002908:	f7ff fa98 	bl	8001e3c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800290c:	4b53      	ldr	r3, [pc, #332]	; (8002a5c <pvPortMalloc+0x160>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002914:	f000 f908 	bl	8002b28 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d012      	beq.n	8002944 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800291e:	2208      	movs	r2, #8
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	3308      	adds	r3, #8
 800292a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	43db      	mvns	r3, r3
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	429a      	cmp	r2, r3
 8002934:	d804      	bhi.n	8002940 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	4413      	add	r3, r2
 800293c:	607b      	str	r3, [r7, #4]
 800293e:	e001      	b.n	8002944 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	db70      	blt.n	8002a2c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d06d      	beq.n	8002a2c <pvPortMalloc+0x130>
 8002950:	4b43      	ldr	r3, [pc, #268]	; (8002a60 <pvPortMalloc+0x164>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	429a      	cmp	r2, r3
 8002958:	d868      	bhi.n	8002a2c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800295a:	4b42      	ldr	r3, [pc, #264]	; (8002a64 <pvPortMalloc+0x168>)
 800295c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800295e:	4b41      	ldr	r3, [pc, #260]	; (8002a64 <pvPortMalloc+0x168>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002964:	e004      	b.n	8002970 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8002966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002968:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	429a      	cmp	r2, r3
 8002978:	d903      	bls.n	8002982 <pvPortMalloc+0x86>
 800297a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f1      	bne.n	8002966 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002982:	4b36      	ldr	r3, [pc, #216]	; (8002a5c <pvPortMalloc+0x160>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002988:	429a      	cmp	r2, r3
 800298a:	d04f      	beq.n	8002a2c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2208      	movs	r2, #8
 8002992:	4413      	add	r3, r2
 8002994:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	6a3b      	ldr	r3, [r7, #32]
 800299c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800299e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	1ad2      	subs	r2, r2, r3
 80029a6:	2308      	movs	r3, #8
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d91f      	bls.n	80029ee <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80029ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4413      	add	r3, r2
 80029b4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00a      	beq.n	80029d6 <pvPortMalloc+0xda>
        __asm volatile
 80029c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c4:	f383 8811 	msr	BASEPRI, r3
 80029c8:	f3bf 8f6f 	isb	sy
 80029cc:	f3bf 8f4f 	dsb	sy
 80029d0:	613b      	str	r3, [r7, #16]
    }
 80029d2:	bf00      	nop
 80029d4:	e7fe      	b.n	80029d4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	1ad2      	subs	r2, r2, r3
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80029e8:	6978      	ldr	r0, [r7, #20]
 80029ea:	f000 f8f9 	bl	8002be0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80029ee:	4b1c      	ldr	r3, [pc, #112]	; (8002a60 <pvPortMalloc+0x164>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	4a19      	ldr	r2, [pc, #100]	; (8002a60 <pvPortMalloc+0x164>)
 80029fa:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80029fc:	4b18      	ldr	r3, [pc, #96]	; (8002a60 <pvPortMalloc+0x164>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b19      	ldr	r3, [pc, #100]	; (8002a68 <pvPortMalloc+0x16c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d203      	bcs.n	8002a10 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002a08:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <pvPortMalloc+0x164>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a16      	ldr	r2, [pc, #88]	; (8002a68 <pvPortMalloc+0x16c>)
 8002a0e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8002a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002a22:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <pvPortMalloc+0x170>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	4a10      	ldr	r2, [pc, #64]	; (8002a6c <pvPortMalloc+0x170>)
 8002a2a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002a2c:	f7ff fa14 	bl	8001e58 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <pvPortMalloc+0x154>
        __asm volatile
 8002a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3e:	f383 8811 	msr	BASEPRI, r3
 8002a42:	f3bf 8f6f 	isb	sy
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	60fb      	str	r3, [r7, #12]
    }
 8002a4c:	bf00      	nop
 8002a4e:	e7fe      	b.n	8002a4e <pvPortMalloc+0x152>
    return pvReturn;
 8002a50:	69fb      	ldr	r3, [r7, #28]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3728      	adds	r7, #40	; 0x28
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	2000400c 	.word	0x2000400c
 8002a60:	20004010 	.word	0x20004010
 8002a64:	20004004 	.word	0x20004004
 8002a68:	20004014 	.word	0x20004014
 8002a6c:	20004018 	.word	0x20004018

08002a70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d049      	beq.n	8002b16 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002a82:	2308      	movs	r3, #8
 8002a84:	425b      	negs	r3, r3
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4413      	add	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	db0a      	blt.n	8002aae <vPortFree+0x3e>
        __asm volatile
 8002a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a9c:	f383 8811 	msr	BASEPRI, r3
 8002aa0:	f3bf 8f6f 	isb	sy
 8002aa4:	f3bf 8f4f 	dsb	sy
 8002aa8:	60fb      	str	r3, [r7, #12]
    }
 8002aaa:	bf00      	nop
 8002aac:	e7fe      	b.n	8002aac <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00a      	beq.n	8002acc <vPortFree+0x5c>
        __asm volatile
 8002ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aba:	f383 8811 	msr	BASEPRI, r3
 8002abe:	f3bf 8f6f 	isb	sy
 8002ac2:	f3bf 8f4f 	dsb	sy
 8002ac6:	60bb      	str	r3, [r7, #8]
    }
 8002ac8:	bf00      	nop
 8002aca:	e7fe      	b.n	8002aca <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	0fdb      	lsrs	r3, r3, #31
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d01c      	beq.n	8002b16 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d118      	bne.n	8002b16 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8002af0:	f7ff f9a4 	bl	8001e3c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <vPortFree+0xb0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4413      	add	r3, r2
 8002afe:	4a08      	ldr	r2, [pc, #32]	; (8002b20 <vPortFree+0xb0>)
 8002b00:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b02:	6938      	ldr	r0, [r7, #16]
 8002b04:	f000 f86c 	bl	8002be0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002b08:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <vPortFree+0xb4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	4a05      	ldr	r2, [pc, #20]	; (8002b24 <vPortFree+0xb4>)
 8002b10:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002b12:	f7ff f9a1 	bl	8001e58 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002b16:	bf00      	nop
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20004010 	.word	0x20004010
 8002b24:	2000401c 	.word	0x2000401c

08002b28 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002b2e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002b32:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002b34:	4b25      	ldr	r3, [pc, #148]	; (8002bcc <prvHeapInit+0xa4>)
 8002b36:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00c      	beq.n	8002b5c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3307      	adds	r3, #7
 8002b46:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f023 0307 	bic.w	r3, r3, #7
 8002b4e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	4a1d      	ldr	r2, [pc, #116]	; (8002bcc <prvHeapInit+0xa4>)
 8002b58:	4413      	add	r3, r2
 8002b5a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002b60:	4a1b      	ldr	r2, [pc, #108]	; (8002bd0 <prvHeapInit+0xa8>)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002b66:	4b1a      	ldr	r3, [pc, #104]	; (8002bd0 <prvHeapInit+0xa8>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	4413      	add	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002b74:	2208      	movs	r2, #8
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f023 0307 	bic.w	r3, r3, #7
 8002b82:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4a13      	ldr	r2, [pc, #76]	; (8002bd4 <prvHeapInit+0xac>)
 8002b88:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002b8a:	4b12      	ldr	r3, [pc, #72]	; (8002bd4 <prvHeapInit+0xac>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <prvHeapInit+0xac>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	1ad2      	subs	r2, r2, r3
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002ba8:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <prvHeapInit+0xac>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	4a08      	ldr	r2, [pc, #32]	; (8002bd8 <prvHeapInit+0xb0>)
 8002bb6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	4a07      	ldr	r2, [pc, #28]	; (8002bdc <prvHeapInit+0xb4>)
 8002bbe:	6013      	str	r3, [r2, #0]
}
 8002bc0:	bf00      	nop
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	20000404 	.word	0x20000404
 8002bd0:	20004004 	.word	0x20004004
 8002bd4:	2000400c 	.word	0x2000400c
 8002bd8:	20004014 	.word	0x20004014
 8002bdc:	20004010 	.word	0x20004010

08002be0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002be8:	4b28      	ldr	r3, [pc, #160]	; (8002c8c <prvInsertBlockIntoFreeList+0xac>)
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	e002      	b.n	8002bf4 <prvInsertBlockIntoFreeList+0x14>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	60fb      	str	r3, [r7, #12]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d8f7      	bhi.n	8002bee <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	4413      	add	r3, r2
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d108      	bne.n	8002c22 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	441a      	add	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	441a      	add	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d118      	bne.n	8002c68 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <prvInsertBlockIntoFreeList+0xb0>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d00d      	beq.n	8002c5e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	441a      	add	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	e008      	b.n	8002c70 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002c5e:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <prvInsertBlockIntoFreeList+0xb0>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e003      	b.n	8002c70 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d002      	beq.n	8002c7e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002c7e:	bf00      	nop
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20004004 	.word	0x20004004
 8002c90:	2000400c 	.word	0x2000400c

08002c94 <memset>:
 8002c94:	4402      	add	r2, r0
 8002c96:	4603      	mov	r3, r0
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d100      	bne.n	8002c9e <memset+0xa>
 8002c9c:	4770      	bx	lr
 8002c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8002ca2:	e7f9      	b.n	8002c98 <memset+0x4>

08002ca4 <__libc_init_array>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	4d0d      	ldr	r5, [pc, #52]	; (8002cdc <__libc_init_array+0x38>)
 8002ca8:	4c0d      	ldr	r4, [pc, #52]	; (8002ce0 <__libc_init_array+0x3c>)
 8002caa:	1b64      	subs	r4, r4, r5
 8002cac:	10a4      	asrs	r4, r4, #2
 8002cae:	2600      	movs	r6, #0
 8002cb0:	42a6      	cmp	r6, r4
 8002cb2:	d109      	bne.n	8002cc8 <__libc_init_array+0x24>
 8002cb4:	4d0b      	ldr	r5, [pc, #44]	; (8002ce4 <__libc_init_array+0x40>)
 8002cb6:	4c0c      	ldr	r4, [pc, #48]	; (8002ce8 <__libc_init_array+0x44>)
 8002cb8:	f000 f818 	bl	8002cec <_init>
 8002cbc:	1b64      	subs	r4, r4, r5
 8002cbe:	10a4      	asrs	r4, r4, #2
 8002cc0:	2600      	movs	r6, #0
 8002cc2:	42a6      	cmp	r6, r4
 8002cc4:	d105      	bne.n	8002cd2 <__libc_init_array+0x2e>
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ccc:	4798      	blx	r3
 8002cce:	3601      	adds	r6, #1
 8002cd0:	e7ee      	b.n	8002cb0 <__libc_init_array+0xc>
 8002cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd6:	4798      	blx	r3
 8002cd8:	3601      	adds	r6, #1
 8002cda:	e7f2      	b.n	8002cc2 <__libc_init_array+0x1e>
 8002cdc:	08002d64 	.word	0x08002d64
 8002ce0:	08002d64 	.word	0x08002d64
 8002ce4:	08002d64 	.word	0x08002d64
 8002ce8:	08002d68 	.word	0x08002d68

08002cec <_init>:
 8002cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cee:	bf00      	nop
 8002cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cf2:	bc08      	pop	{r3}
 8002cf4:	469e      	mov	lr, r3
 8002cf6:	4770      	bx	lr

08002cf8 <_fini>:
 8002cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfa:	bf00      	nop
 8002cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cfe:	bc08      	pop	{r3}
 8002d00:	469e      	mov	lr, r3
 8002d02:	4770      	bx	lr
