0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/TESTBED/testbench.v,1744127864,verilog,,,,clk_gen;testbench,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/VIVADO/DSP_in_VLSI_HW3_v1/DSP_in_VLSI_HW3_v1.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1744128002,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW3/TESTBED/testbench.v,,TF32_mul;TF32_mul_0;glbl;parabolic_interpolator,,,,,,,,
