$date
	Sun Oct 23 06:19:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#314662
b11 &
b11 %
1$
b11 !
1"
#314663
0"
#314666
b1010 &
b1010 %
#314670
b101 &
b101 %
#314674
b10000 &
b10000 %
#314678
b1000 &
b1000 %
#314682
b100 &
b100 %
#314686
b10 &
b10 %
#314690
b1 &
b1 %
1#
#314694
b0 &
0#
b0 %
0$
#1386026
b10000 &
b10000 %
1$
b10000 !
1"
#1386027
0"
#1386030
b1000 &
b1000 %
#1386034
b100 &
b100 %
#1386038
b10 &
b10 %
#1386042
b1 &
b1 %
1#
#1386046
b0 &
0#
b0 %
0$
#2393003
b1101 !
1"
#2393006
b1101 &
b1101 %
1$
#2393007
0"
#2393010
b101000 &
b101000 %
#2393014
b10100 &
b10100 %
#2393018
b1010 &
b1010 %
#2393022
b101 &
b101 %
#2393026
b10000 &
b10000 %
#2393030
b1000 &
b1000 %
#2393034
b100 &
b100 %
#2393038
b10 &
b10 %
#2393042
b1 &
b1 %
1#
#2393046
b0 &
0#
b0 %
0$
#4500012
