/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2015 Analog Devices, Inc.  All Rights Reserved.                               *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *
*                                                                              *
* This software is intended for use with the ADV7619 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 22 Jul 2010 16:4:20                                                    *
*                                                                              *
*******************************************************************************/


#ifndef ADV7619_HDMI_MAP_DEF_H
#define ADV7619_HDMI_MAP_DEF_H

#define VRX_FIELD_HDCP_A0_DEF                               0x0
#define VRX_FIELD_HDCP_A0_BIT_SIZE                          1

#define VRX_FIELD_HDCP_ONLY_MODE_DEF                        0x0
#define VRX_FIELD_HDCP_ONLY_MODE_BIT_SIZE                   1

#define VRX_FIELD_BG_MEAS_PORT_SEL_DEF                      0x0
#define VRX_FIELD_BG_MEAS_PORT_SEL_BIT_SIZE                 3

#define VRX_FIELD_HDMI_PORT_SELECT_DEF                      0x0
#define VRX_FIELD_HDMI_PORT_SELECT_BIT_SIZE                 3

#define VRX_FIELD_MUX_DSD_OUT_DEF                           0x0
#define VRX_FIELD_MUX_DSD_OUT_BIT_SIZE                      1

#define VRX_FIELD_OVR_AUTO_MUX_DSD_OUT_DEF                  0x0
#define VRX_FIELD_OVR_AUTO_MUX_DSD_OUT_BIT_SIZE             1

#define VRX_FIELD_OVR_MUX_HBR_DEF                           0x0
#define VRX_FIELD_OVR_MUX_HBR_BIT_SIZE                      1

#define VRX_FIELD_MUX_HBR_OUT_DEF                           0x0
#define VRX_FIELD_MUX_HBR_OUT_BIT_SIZE                      1

#define VRX_FIELD_TERM_AUTO_DEF                             0x0
#define VRX_FIELD_TERM_AUTO_BIT_SIZE                        1

#define VRX_REG_HDMI_02H_DEF                                0x00
#define VRX_FIELD_EN_BG_PORT_B_DEF                          0x0
#define VRX_FIELD_EN_BG_PORT_B_BIT_SIZE                     1

#define VRX_FIELD_EN_BG_PORT_A_DEF                          0x0
#define VRX_FIELD_EN_BG_PORT_A_BIT_SIZE                     1

#define VRX_REG_HDMI_03H_DEF                                0x18
#define VRX_FIELD_I2SOUTMODE_DEF                            0x0
#define VRX_FIELD_I2SOUTMODE_BIT_SIZE                       2

#define VRX_FIELD_I2SBITWIDTH_DEF                           0x18
#define VRX_FIELD_I2SBITWIDTH_BIT_SIZE                      5

#define VRX_REG_HDMI_04H_DEF                                0x00
#define VRX_FIELD_AV_MUTE_DEF                               0x0
#define VRX_FIELD_AV_MUTE_BIT_SIZE                          1

#define VRX_FIELD_HDCP_KEYS_READ_DEF                        0x0
#define VRX_FIELD_HDCP_KEYS_READ_BIT_SIZE                   1

#define VRX_FIELD_HDCP_KEY_ERROR_DEF                        0x0
#define VRX_FIELD_HDCP_KEY_ERROR_BIT_SIZE                   1

#define VRX_FIELD_HDCP_RI_EXPIRED_DEF                       0x0
#define VRX_FIELD_HDCP_RI_EXPIRED_BIT_SIZE                  1

#define VRX_FIELD_TMDS_PLL_LOCKED_DEF                       0x0
#define VRX_FIELD_TMDS_PLL_LOCKED_BIT_SIZE                  1

#define VRX_FIELD_AUDIO_PLL_LOCKED_DEF                      0x0
#define VRX_FIELD_AUDIO_PLL_LOCKED_BIT_SIZE                 1

#define VRX_REG_HDMI_05H_DEF                                0x00
#define VRX_FIELD_HDMI_MODE_DEF                             0x0
#define VRX_FIELD_HDMI_MODE_BIT_SIZE                        1

#define VRX_FIELD_HDMI_CONTENT_ENCRYPTED_DEF                0x0
#define VRX_FIELD_HDMI_CONTENT_ENCRYPTED_BIT_SIZE           1

#define VRX_FIELD_DVI_HSYNC_POLARITY_DEF                    0x0
#define VRX_FIELD_DVI_HSYNC_POLARITY_BIT_SIZE               1

#define VRX_FIELD_DVI_VSYNC_POLARITY_DEF                    0x0
#define VRX_FIELD_DVI_VSYNC_POLARITY_BIT_SIZE               1

#define VRX_FIELD_HDMI_PIXEL_REPETITION_DEF                 0x0
#define VRX_FIELD_HDMI_PIXEL_REPETITION_BIT_SIZE            4

#define VRX_REG_HDMI_07H_DEF                                0x00
#define VRX_FIELD_VERT_FILTER_LOCKED_DEF                    0x0
#define VRX_FIELD_VERT_FILTER_LOCKED_BIT_SIZE               1

#define VRX_FIELD_AUDIO_CHANNEL_MODE_DEF                    0x0
#define VRX_FIELD_AUDIO_CHANNEL_MODE_BIT_SIZE               1

#define VRX_FIELD_DE_REGEN_FILTER_LOCKED_DEF                0x0
#define VRX_FIELD_DE_REGEN_FILTER_LOCKED_BIT_SIZE           1

#define VRX_REG_HDMI_08H_DEF                                0x00
#define VRX_FIELD_LINE_WIDTH_DEF                            0x0
#define VRX_FIELD_LINE_WIDTH_BIT_SIZE                       13

#define VRX_REG_HDMI_09H_DEF                                0x00
#define VRX_REG_HDMI_0AH_DEF                                0x00
#define VRX_FIELD_FIELD0_HEIGHT_DEF                         0x0
#define VRX_FIELD_FIELD0_HEIGHT_BIT_SIZE                    13

#define VRX_REG_HDMI_0BH_DEF                                0x00
#define VRX_FIELD_DEEP_COLOR_MODE_DEF                       0x0
#define VRX_FIELD_DEEP_COLOR_MODE_BIT_SIZE                  2

#define VRX_FIELD_HDMI_INTERLACED_DEF                       0x0
#define VRX_FIELD_HDMI_INTERLACED_BIT_SIZE                  1

#define VRX_REG_HDMI_0CH_DEF                                0x00
#define VRX_FIELD_FIELD1_HEIGHT_DEF                         0x0
#define VRX_FIELD_FIELD1_HEIGHT_BIT_SIZE                    13

#define VRX_REG_HDMI_0DH_DEF                                0x04
#define VRX_FIELD_FREQTOLERANCE_DEF                         0x4
#define VRX_FIELD_FREQTOLERANCE_BIT_SIZE                    4

#define VRX_REG_HDMI_0FH_DEF                                0x1F
#define VRX_FIELD_MAN_AUDIO_DL_BYPASS_DEF                   0x0
#define VRX_FIELD_MAN_AUDIO_DL_BYPASS_BIT_SIZE              1

#define VRX_FIELD_AUDIO_DELAY_LINE_BYPASS_DEF               0x0
#define VRX_FIELD_AUDIO_DELAY_LINE_BYPASS_BIT_SIZE          1

#define VRX_FIELD_AUDIO_MUTE_SPEED_DEF                      0x1f
#define VRX_FIELD_AUDIO_MUTE_SPEED_BIT_SIZE                 5

#define VRX_REG_HDMI_10H_DEF                                0x25
#define VRX_FIELD_CTS_CHANGE_THRESHOLD_DEF                  0x25
#define VRX_FIELD_CTS_CHANGE_THRESHOLD_BIT_SIZE             6

#define VRX_REG_HDMI_11H_DEF                                0x7D
#define VRX_FIELD_AUDIO_FIFO_ALMOST_FULL_THRESHOLD_DEF      0x7d
#define VRX_FIELD_AUDIO_FIFO_ALMOST_FULL_THRESHOLD_BIT_SIZE 7

#define VRX_REG_HDMI_12H_DEF                                0x02
#define VRX_FIELD_AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD_DEF     0x2
#define VRX_FIELD_AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD_BIT_SIZE  7

#define VRX_REG_HDMI_13H_DEF                                0x7F
#define VRX_FIELD_AC_MSK_VCLK_CHNG_DEF                      0x1
#define VRX_FIELD_AC_MSK_VCLK_CHNG_BIT_SIZE                 1

#define VRX_FIELD_AC_MSK_VPLL_UNLOCK_DEF                    0x1
#define VRX_FIELD_AC_MSK_VPLL_UNLOCK_BIT_SIZE               1

#define VRX_FIELD_AC_MSK_NEW_CTS_DEF                        0x1
#define VRX_FIELD_AC_MSK_NEW_CTS_BIT_SIZE                   1

#define VRX_FIELD_AC_MSK_NEW_N_DEF                          0x1
#define VRX_FIELD_AC_MSK_NEW_N_BIT_SIZE                     1

#define VRX_FIELD_AC_MSK_CHNG_PORT_DEF                      0x1
#define VRX_FIELD_AC_MSK_CHNG_PORT_BIT_SIZE                 1

#define VRX_FIELD_AC_MSK_VCLK_DET_DEF                       0x1
#define VRX_FIELD_AC_MSK_VCLK_DET_BIT_SIZE                  1

#define VRX_REG_HDMI_14H_DEF                                0x3F
#define VRX_FIELD_MT_MSK_COMPRS_AUD_DEF                     0x1
#define VRX_FIELD_MT_MSK_COMPRS_AUD_BIT_SIZE                1

#define VRX_FIELD_MT_MSK_AUD_MODE_CHNG_DEF                  0x1
#define VRX_FIELD_MT_MSK_AUD_MODE_CHNG_BIT_SIZE             1

#define VRX_FIELD_MT_MSK_PARITY_ERR_DEF                     0x1
#define VRX_FIELD_MT_MSK_PARITY_ERR_BIT_SIZE                1

#define VRX_FIELD_MT_MSK_VCLK_CHNG_DEF                      0x1
#define VRX_FIELD_MT_MSK_VCLK_CHNG_BIT_SIZE                 1

#define VRX_REG_HDMI_15H_DEF                                0xFF
#define VRX_FIELD_MT_MSK_APLL_UNLOCK_DEF                    0x1
#define VRX_FIELD_MT_MSK_APLL_UNLOCK_BIT_SIZE               1

#define VRX_FIELD_MT_MSK_VPLL_UNLOCK_DEF                    0x1
#define VRX_FIELD_MT_MSK_VPLL_UNLOCK_BIT_SIZE               1

#define VRX_FIELD_MT_MSK_ACR_NOT_DET_DEF                    0x1
#define VRX_FIELD_MT_MSK_ACR_NOT_DET_BIT_SIZE               1

#define VRX_FIELD_MT_MSK_FLATLINE_DET_DEF                   0x1
#define VRX_FIELD_MT_MSK_FLATLINE_DET_BIT_SIZE              1

#define VRX_FIELD_MT_MSK_FIFO_UNDERLFOW_DEF                 0x1
#define VRX_FIELD_MT_MSK_FIFO_UNDERLFOW_BIT_SIZE            1

#define VRX_FIELD_MT_MSK_FIFO_OVERFLOW_DEF                  0x1
#define VRX_FIELD_MT_MSK_FIFO_OVERFLOW_BIT_SIZE             1

#define VRX_REG_HDMI_16H_DEF                                0xFF
#define VRX_FIELD_MT_MSK_AVMUTE_DEF                         0x1
#define VRX_FIELD_MT_MSK_AVMUTE_BIT_SIZE                    1

#define VRX_FIELD_MT_MSK_NOT_HDMIMODE_DEF                   0x1
#define VRX_FIELD_MT_MSK_NOT_HDMIMODE_BIT_SIZE              1

#define VRX_FIELD_MT_MSK_NEW_CTS_DEF                        0x1
#define VRX_FIELD_MT_MSK_NEW_CTS_BIT_SIZE                   1

#define VRX_FIELD_MT_MSK_NEW_N_DEF                          0x1
#define VRX_FIELD_MT_MSK_NEW_N_BIT_SIZE                     1

#define VRX_FIELD_MT_MSK_CHMODE_CHNG_DEF                    0x1
#define VRX_FIELD_MT_MSK_CHMODE_CHNG_BIT_SIZE               1

#define VRX_FIELD_MT_MSK_APCKT_ECC_ERR_DEF                  0x1
#define VRX_FIELD_MT_MSK_APCKT_ECC_ERR_BIT_SIZE             1

#define VRX_FIELD_MT_MSK_CHNG_PORT_DEF                      0x1
#define VRX_FIELD_MT_MSK_CHNG_PORT_BIT_SIZE                 1

#define VRX_FIELD_MT_MSK_VCLK_DET_DEF                       0x1
#define VRX_FIELD_MT_MSK_VCLK_DET_BIT_SIZE                  1

#define VRX_REG_HDMI_18H_DEF                                0x00
#define VRX_FIELD_HBR_AUDIO_PCKT_DET_DEF                    0x0
#define VRX_FIELD_HBR_AUDIO_PCKT_DET_BIT_SIZE               1

#define VRX_FIELD_DST_AUDIO_PCKT_DET_DEF                    0x0
#define VRX_FIELD_DST_AUDIO_PCKT_DET_BIT_SIZE               1

#define VRX_FIELD_DSD_PACKET_DET_DEF                        0x0
#define VRX_FIELD_DSD_PACKET_DET_BIT_SIZE                   1

#define VRX_FIELD_AUDIO_SAMPLE_PCKT_DET_DEF                 0x0
#define VRX_FIELD_AUDIO_SAMPLE_PCKT_DET_BIT_SIZE            1

#define VRX_REG_HDMI_19H_DEF                                0x00
#define VRX_FIELD_DST_DOUBLE_DEF                            0x0
#define VRX_FIELD_DST_DOUBLE_BIT_SIZE                       1

#define VRX_REG_HDMI_1AH_DEF                                0x80
#define VRX_FIELD_IGNORE_PARITY_ERR_DEF                     0x0
#define VRX_FIELD_IGNORE_PARITY_ERR_BIT_SIZE                1

#define VRX_FIELD_MUTE_AUDIO_DEF                            0x0
#define VRX_FIELD_MUTE_AUDIO_BIT_SIZE                       1

#define VRX_FIELD_WAIT_UNMUTE_DEF                           0x0
#define VRX_FIELD_WAIT_UNMUTE_BIT_SIZE                      3

#define VRX_FIELD_NOT_AUTO_UNMUTE_DEF                       0x0
#define VRX_FIELD_NOT_AUTO_UNMUTE_BIT_SIZE                  1

#define VRX_REG_HDMI_1BH_DEF                                0x18
#define VRX_FIELD_DCFIFO_RESET_ON_LOCK_DEF                  0x1
#define VRX_FIELD_DCFIFO_RESET_ON_LOCK_BIT_SIZE             1

#define VRX_FIELD_DCFIFO_KILL_NOT_LOCKED_DEF                0x1
#define VRX_FIELD_DCFIFO_KILL_NOT_LOCKED_BIT_SIZE           1

#define VRX_FIELD_DCFIFO_KILL_DIS_DEF                       0x0
#define VRX_FIELD_DCFIFO_KILL_DIS_BIT_SIZE                  1

#define VRX_REG_HDMI_1CH_DEF                                0x00
#define VRX_FIELD_DCFIFO_LOCKED_DEF                         0x0
#define VRX_FIELD_DCFIFO_LOCKED_BIT_SIZE                    1

#define VRX_FIELD_DCFIFO_LEVEL_DEF                          0x0
#define VRX_FIELD_DCFIFO_LEVEL_BIT_SIZE                     3

#define VRX_REG_HDMI_1DH_DEF                                0x00
#define VRX_FIELD_UP_CONVERSION_MODE_DEF                    0x0
#define VRX_FIELD_UP_CONVERSION_MODE_BIT_SIZE               1

#define VRX_REG_HDMI_1EH_DEF                                0x00
#define VRX_REG_HDMI_1FH_DEF                                0x00
#define VRX_FIELD_TOTAL_LINE_WIDTH_DEF                      0x0
#define VRX_FIELD_TOTAL_LINE_WIDTH_BIT_SIZE                 14

#define VRX_REG_HDMI_20H_DEF                                0x00
#define VRX_REG_HDMI_21H_DEF                                0x00
#define VRX_FIELD_HSYNC_FRONT_PORCH_DEF                     0x0
#define VRX_FIELD_HSYNC_FRONT_PORCH_BIT_SIZE                13

#define VRX_REG_HDMI_22H_DEF                                0x00
#define VRX_REG_HDMI_23H_DEF                                0x00
#define VRX_FIELD_HSYNC_PULSE_WIDTH_DEF                     0x0
#define VRX_FIELD_HSYNC_PULSE_WIDTH_BIT_SIZE                13

#define VRX_REG_HDMI_24H_DEF                                0x00
#define VRX_REG_HDMI_25H_DEF                                0x00
#define VRX_FIELD_HSYNC_BACK_PORCH_DEF                      0x0
#define VRX_FIELD_HSYNC_BACK_PORCH_BIT_SIZE                 13

#define VRX_REG_HDMI_26H_DEF                                0x00
#define VRX_REG_HDMI_27H_DEF                                0x00
#define VRX_FIELD_FIELD0_TOTAL_HEIGHT_DEF                   0x0
#define VRX_FIELD_FIELD0_TOTAL_HEIGHT_BIT_SIZE              14

#define VRX_REG_HDMI_28H_DEF                                0x00
#define VRX_REG_HDMI_29H_DEF                                0x00
#define VRX_FIELD_FIELD1_TOTAL_HEIGHT_DEF                   0x0
#define VRX_FIELD_FIELD1_TOTAL_HEIGHT_BIT_SIZE              14

#define VRX_REG_HDMI_2AH_DEF                                0x00
#define VRX_REG_HDMI_2BH_DEF                                0x00
#define VRX_FIELD_FIELD0_VS_FRONT_PORCH_DEF                 0x0
#define VRX_FIELD_FIELD0_VS_FRONT_PORCH_BIT_SIZE            14

#define VRX_REG_HDMI_2CH_DEF                                0x00
#define VRX_REG_HDMI_2DH_DEF                                0x00
#define VRX_FIELD_FIELD1_VS_FRONT_PORCH_DEF                 0x0
#define VRX_FIELD_FIELD1_VS_FRONT_PORCH_BIT_SIZE            14

#define VRX_REG_HDMI_2EH_DEF                                0x00
#define VRX_REG_HDMI_2FH_DEF                                0x00
#define VRX_FIELD_FIELD0_VS_PULSE_WIDTH_DEF                 0x0
#define VRX_FIELD_FIELD0_VS_PULSE_WIDTH_BIT_SIZE            14

#define VRX_REG_HDMI_30H_DEF                                0x00
#define VRX_REG_HDMI_31H_DEF                                0x00
#define VRX_FIELD_FIELD1_VS_PULSE_WIDTH_DEF                 0x0
#define VRX_FIELD_FIELD1_VS_PULSE_WIDTH_BIT_SIZE            14

#define VRX_REG_HDMI_32H_DEF                                0x00
#define VRX_REG_HDMI_33H_DEF                                0x00
#define VRX_FIELD_FIELD0_VS_BACK_PORCH_DEF                  0x0
#define VRX_FIELD_FIELD0_VS_BACK_PORCH_BIT_SIZE             14

#define VRX_REG_HDMI_34H_DEF                                0x00
#define VRX_REG_HDMI_35H_DEF                                0x00
#define VRX_FIELD_FIELD1_VS_BACK_PORCH_DEF                  0x0
#define VRX_FIELD_FIELD1_VS_BACK_PORCH_BIT_SIZE             14

#define VRX_REG_HDMI_36H_DEF                                0x00
#define VRX_REG_HDMI_37H_DEF                                0x00
#define VRX_REG_HDMI_38H_DEF                                0x00
#define VRX_REG_HDMI_39H_DEF                                0x00
#define VRX_REG_HDMI_3AH_DEF                                0x00
#define VRX_FIELD_CS_DATA_BIT_SIZE                          40
#define VRX_FIELD_CS_DATA_BYTE_SIZE                         5

#define VRX_REG_HDMI_3CH_DEF                                0x02
#define VRX_FIELD_BYPASS_AUDIO_PASSTHRU_DEF                 0x0
#define VRX_FIELD_BYPASS_AUDIO_PASSTHRU_BIT_SIZE            1

#define VRX_REG_HDMI_40H_DEF                                0x00
#define VRX_FIELD_OVERRIDE_DEEP_COLOR_MODE_DEF              0x0
#define VRX_FIELD_OVERRIDE_DEEP_COLOR_MODE_BIT_SIZE         1

#define VRX_FIELD_DEEP_COLOR_MODE_USER_DEF                  0x0
#define VRX_FIELD_DEEP_COLOR_MODE_USER_BIT_SIZE             2

#define VRX_REG_HDMI_41H_DEF                                0x40
#define VRX_FIELD_DEREP_N_OVERRIDE_DEF                      0x0
#define VRX_FIELD_DEREP_N_OVERRIDE_BIT_SIZE                 1

#define VRX_FIELD_DEREP_N_DEF                               0x0
#define VRX_FIELD_DEREP_N_BIT_SIZE                          4

#define VRX_REG_HDMI_47H_DEF                                0x00
#define VRX_FIELD_QZERO_ITC_DIS_DEF                         0x0
#define VRX_FIELD_QZERO_ITC_DIS_BIT_SIZE                    1

#define VRX_FIELD_QZERO_RGB_FULL_DEF                        0x0
#define VRX_FIELD_QZERO_RGB_FULL_BIT_SIZE                   1

#define VRX_FIELD_ALWAYS_STORE_INF_DEF                      0x0
#define VRX_FIELD_ALWAYS_STORE_INF_BIT_SIZE                 1

#define VRX_REG_HDMI_48H_DEF                                0x00
#define VRX_FIELD_DIS_PWRDNB_DEF                            0x0
#define VRX_FIELD_DIS_PWRDNB_BIT_SIZE                       1

#define VRX_FIELD_DIS_CABLE_DET_RST_DEF                     0x0
#define VRX_FIELD_DIS_CABLE_DET_RST_BIT_SIZE                1

#define VRX_REG_HDMI_50H_DEF                                0x00
#define VRX_FIELD_GAMUT_IRQ_NEXT_FIELD_DEF                  0x0
#define VRX_FIELD_GAMUT_IRQ_NEXT_FIELD_BIT_SIZE             1

#define VRX_FIELD_CS_COPYRIGHT_MANUAL_DEF                   0x0
#define VRX_FIELD_CS_COPYRIGHT_MANUAL_BIT_SIZE              1

#define VRX_FIELD_CS_COPYRIGHT_VALUE_DEF                    0x0
#define VRX_FIELD_CS_COPYRIGHT_VALUE_BIT_SIZE               1

#define VRX_REG_HDMI_51H_DEF                                0x00
#define VRX_REG_HDMI_52H_DEF                                0x00
#define VRX_FIELD_TMDSFREQ_DEF                              0x0
#define VRX_FIELD_TMDSFREQ_BIT_SIZE                         9

#define VRX_FIELD_TMDSFREQ_FRAC_DEF                         0x0
#define VRX_FIELD_TMDSFREQ_FRAC_BIT_SIZE                    7

#define VRX_REG_HDMI_53H_DEF                                0x00
#define VRX_FIELD_HDMI_COLORSPACE_DEF                       0x0
#define VRX_FIELD_HDMI_COLORSPACE_BIT_SIZE                  4

#define VRX_REG_HDMI_56H_DEF                                0x58
#define VRX_FIELD_FILT_5V_DET_DIS_DEF                       0x0
#define VRX_FIELD_FILT_5V_DET_DIS_BIT_SIZE                  1

#define VRX_FIELD_FILT_5V_DET_TIMER_DEF                     0x58
#define VRX_FIELD_FILT_5V_DET_TIMER_BIT_SIZE                7

#define VRX_REG_HDMI_5AH_DEF                                0x00
#define VRX_FIELD_BG_MEAS_REQ_DEF                           0x0
#define VRX_FIELD_BG_MEAS_REQ_BIT_SIZE                      1

#define VRX_FIELD_HDCP_REPT_EDID_RESET_DEF                  0x0
#define VRX_FIELD_HDCP_REPT_EDID_RESET_BIT_SIZE             1

#define VRX_FIELD_DCFIFO_RECENTER_DEF                       0x0
#define VRX_FIELD_DCFIFO_RECENTER_BIT_SIZE                  1

#define VRX_FIELD_FORCE_N_UPDATE_DEF                        0x0
#define VRX_FIELD_FORCE_N_UPDATE_BIT_SIZE                   1

#define VRX_REG_HDMI_5BH_DEF                                0x00
#define VRX_REG_HDMI_5CH_DEF                                0x00
#define VRX_REG_HDMI_5DH_DEF                                0x00
#define VRX_FIELD_CTS_DEF                                   0x0
#define VRX_FIELD_CTS_BIT_SIZE                              20

#define VRX_REG_HDMI_5EH_DEF                                0x00
#define VRX_REG_HDMI_5FH_DEF                                0x00
#define VRX_FIELD_N_DEF                                     0x0
#define VRX_FIELD_N_BIT_SIZE                                20

#define VRX_REG_HDMI_6CH_DEF                                0xA2
#define VRX_FIELD_HPA_DELAY_SEL_DEF                         0xa
#define VRX_FIELD_HPA_DELAY_SEL_BIT_SIZE                    4

#define VRX_FIELD_HPA_OVR_TERM_DEF                          0x0
#define VRX_FIELD_HPA_OVR_TERM_BIT_SIZE                     1

#define VRX_FIELD_HPA_AUTO_INT_EDID_DEF                     0x1
#define VRX_FIELD_HPA_AUTO_INT_EDID_BIT_SIZE                2

#define VRX_FIELD_HPA_MANUAL_DEF                            0x0
#define VRX_FIELD_HPA_MANUAL_BIT_SIZE                       1

#define VRX_REG_HDMI_6DH_DEF                                0x00
#define VRX_FIELD_I2S_TDM_MODE_ENABLE_DEF                   0x0
#define VRX_FIELD_I2S_TDM_MODE_ENABLE_BIT_SIZE              1

#define VRX_FIELD_I2S_SPDIF_MAP_INV_DEF                     0x0
#define VRX_FIELD_I2S_SPDIF_MAP_INV_BIT_SIZE                1

#define VRX_FIELD_I2S_SPDIF_MAP_ROT_DEF                     0x0
#define VRX_FIELD_I2S_SPDIF_MAP_ROT_BIT_SIZE                2

#define VRX_FIELD_DSD_MAP_INV_DEF                           0x0
#define VRX_FIELD_DSD_MAP_INV_BIT_SIZE                      1

#define VRX_FIELD_DSD_MAP_ROT_DEF                           0x0
#define VRX_FIELD_DSD_MAP_ROT_BIT_SIZE                      3

#define VRX_REG_HDMI_6EH_DEF                                0x04
#define VRX_FIELD_DST_MAP_ROT_DEF                           0x4
#define VRX_FIELD_DST_MAP_ROT_BIT_SIZE                      3

#define VRX_REG_HDMI_83H_DEF                                0xFF
#define VRX_FIELD_CLOCK_TERMB_DISABLE_DEF                   0x1
#define VRX_FIELD_CLOCK_TERMB_DISABLE_BIT_SIZE              1

#define VRX_FIELD_CLOCK_TERMA_DISABLE_DEF                   0x1
#define VRX_FIELD_CLOCK_TERMA_DISABLE_BIT_SIZE              1

#define VRX_REG_HDMI_E0H_DEF                                0x00
#define VRX_REG_HDMI_E1H_DEF                                0x00
#define VRX_FIELD_BG_TMDSFREQ_DEF                           0x0
#define VRX_FIELD_BG_TMDSFREQ_BIT_SIZE                      9

#define VRX_FIELD_BG_TMDSFREQ_FRAC_DEF                      0x0
#define VRX_FIELD_BG_TMDSFREQ_FRAC_BIT_SIZE                 7

#define VRX_REG_HDMI_E2H_DEF                                0x00
#define VRX_REG_HDMI_E3H_DEF                                0x00
#define VRX_FIELD_BG_LINE_WIDTH_DEF                         0x0
#define VRX_FIELD_BG_LINE_WIDTH_BIT_SIZE                    13

#define VRX_REG_HDMI_E4H_DEF                                0x00
#define VRX_REG_HDMI_E5H_DEF                                0x00
#define VRX_FIELD_BG_TOTAL_LINE_WIDTH_DEF                   0x0
#define VRX_FIELD_BG_TOTAL_LINE_WIDTH_BIT_SIZE              14

#define VRX_REG_HDMI_E6H_DEF                                0x00
#define VRX_REG_HDMI_E7H_DEF                                0x00
#define VRX_FIELD_BG_FIELD_HEIGHT_DEF                       0x0
#define VRX_FIELD_BG_FIELD_HEIGHT_BIT_SIZE                  13

#define VRX_REG_HDMI_E8H_DEF                                0x00
#define VRX_REG_HDMI_E9H_DEF                                0x00
#define VRX_FIELD_BG_TOTAL_FIELD_HEIGHT_DEF                 0x0
#define VRX_FIELD_BG_TOTAL_FIELD_HEIGHT_BIT_SIZE            13

#define VRX_REG_HDMI_EAH_DEF                                0x00
#define VRX_FIELD_BG_PIX_REP_DEF                            0x0
#define VRX_FIELD_BG_PIX_REP_BIT_SIZE                       4

#define VRX_FIELD_BG_DEEP_COLOR_MODE_DEF                    0x0
#define VRX_FIELD_BG_DEEP_COLOR_MODE_BIT_SIZE               2

#define VRX_FIELD_BG_PARAM_LOCK_DEF                         0x0
#define VRX_FIELD_BG_PARAM_LOCK_BIT_SIZE                    1

#define VRX_FIELD_BG_HDMI_INTERLACED_DEF                    0x0
#define VRX_FIELD_BG_HDMI_INTERLACED_BIT_SIZE               1

#define VRX_REG_HDMI_EBH_DEF                                0x00
#define VRX_FIELD_BG_HDMI_MODE_DEF                          0x0
#define VRX_FIELD_BG_HDMI_MODE_BIT_SIZE                     1

#define VRX_REG_HDMI_EEH_DEF                                0x00
#define VRX_FIELD_BG_AUDIO_LAYOUT_DEF                       0x0
#define VRX_FIELD_BG_AUDIO_LAYOUT_BIT_SIZE                  1

#define VRX_FIELD_BG_DST_DOUBLE_DEF                         0x0
#define VRX_FIELD_BG_DST_DOUBLE_BIT_SIZE                    1

#define VRX_FIELD_BG_AUDIO_DETECTED_DEF                     0x0
#define VRX_FIELD_BG_AUDIO_DETECTED_BIT_SIZE                4

#define VRX_REG_HDMI_EFH_DEF                                0x82
#define VRX_FIELD_BG_HEADER_REQUESTED_DEF                   0x82
#define VRX_FIELD_BG_HEADER_REQUESTED_BIT_SIZE              8

#define VRX_REG_HDMI_F0H_DEF                                0x00
#define VRX_FIELD_BG_HEADER_BYTE1_DEF                       0x0
#define VRX_FIELD_BG_HEADER_BYTE1_BIT_SIZE                  8

#define VRX_REG_HDMI_F1H_DEF                                0x00
#define VRX_FIELD_BG_PACKET_BYTE1_DEF                       0x0
#define VRX_FIELD_BG_PACKET_BYTE1_BIT_SIZE                  8

#define VRX_REG_HDMI_F2H_DEF                                0x00
#define VRX_FIELD_BG_PACKET_BYTE2_DEF                       0x0
#define VRX_FIELD_BG_PACKET_BYTE2_BIT_SIZE                  8

#define VRX_REG_HDMI_F3H_DEF                                0x00
#define VRX_FIELD_BG_PACKET_BYTE3_DEF                       0x0
#define VRX_FIELD_BG_PACKET_BYTE3_BIT_SIZE                  8

#define VRX_REG_HDMI_F4H_DEF                                0x00
#define VRX_FIELD_BG_PACKET_BYTE4_DEF                       0x0
#define VRX_FIELD_BG_PACKET_BYTE4_BIT_SIZE                  8

#define VRX_REG_HDMI_F5H_DEF                                0x00
#define VRX_FIELD_BG_PACKET_BYTE5_DEF                       0x0
#define VRX_FIELD_BG_PACKET_BYTE5_BIT_SIZE                  8

#define VRX_REG_HDMI_F6H_DEF                                0x00
#define VRX_FIELD_BG_VALID_PACKET_DEF                       0x0
#define VRX_FIELD_BG_VALID_PACKET_BIT_SIZE                  1

#endif
