;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 2, <0
	CMP @121, 103
	SPL -1, @-20
	ADD @1, -7
	CMP 22, 0
	SLT <-30, 23
	SPL 2, <404
	SPL 2, <404
	JMN 2, @0
	SUB @621, -103
	SUB 22, 0
	SUB @621, -103
	DJN 0, <332
	SPL 2, <404
	SUB -207, <-120
	JMN 0, <332
	SPL <621, -103
	SUB @121, 103
	ADD <-30, 3
	JMZ 32, 9
	ADD <-30, 3
	CMP -207, <-120
	SUB @721, <113
	SUB @721, <113
	DJN @-21, @-20
	ADD #270, <1
	SUB #1, 0
	DJN 10, #2
	SUB #1, 0
	SUB @121, 106
	SUB @-127, 100
	SUB #1, 0
	ADD 0, 332
	MOV -1, <-20
	SUB @721, <113
	SUB 1, 10
	ADD 280, @633
	SPL 0, <332
	MOV -1, <-20
	DJN 0, <332
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
