Port
fan;2
sfp_1_tx_dis;2
sfp_1_tx_n;2
sfp_1_tx_p;2
txd;2
QR1_ref_clk_156_n;1
QR1_ref_clk_156_p;1
fpga_rst_n;1
i_clk_50;1
i_clk_100_n;1
i_clk_100_p;1
rxd;1
sfp_1_loss;1
sfp_1_rx_n;1
sfp_1_rx_p;1

Inst
LinkMain/CLKBUFG_u;GTP_CLKBUFG
Pin
CLKOUT;2
CLKIN;1

Inst
GRS_INST;GTP_GRS
Pin
GRS_N;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
Pll_50mhz/u_gpll;GTP_GPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_3;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
fan_obuf;GTP_OUTBUF
Pin
O;2
I;1

Inst
fpga_rst_n_ibuf;GTP_INBUF
Pin
O;2
I;1

Inst
i_clk_50_ibuf;GTP_INBUF
Pin
O;2
I;1

Inst
it_54_inv;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_55_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_55_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_55_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_56_1_1;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
it_57;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_58;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rxd_ibuf;GTP_INBUF
Pin
O;2
I;1

Inst
sfp_1_tx_dis_obuf;GTP_OUTBUF
Pin
O;2
I;1

Inst
txd_obuf;GTP_OUTBUF
Pin
O;2
I;1

Inst
Debug/u_buf1;GTP_INBUFDS
Pin
O;2
I;1
IB;1

Inst
Debug/u_gpll;GTP_GPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
LinkMain/CLKBUFX_rx;GTP_CLKBUFX
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/CLKBUFX_tx;GTP_CLKBUFX
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N137_2_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/N31_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/N33_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/N44_inv;GTP_LUT1
Pin
Z;2
I0;1

Inst
LinkMain/N44_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/N58_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/pma_hsst_rst_inst/N5_mux6_5;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/pcs_tx_rst_inst/N0_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/pcs_rx_rst_inst/N0_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/Reg_bridge/N13[16];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/N114_inv;GTP_LUT1
Pin
Z;2
I0;1

Inst
LinkMain/rst_debounce_inst/N11_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_rstn_sync/rst_n_ff1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N7[0]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/reset_pro_top/N0_3;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N13_31;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/N23_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N2[0];GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1;GTP_DRM36K_E1
Pin
COUTA;2
COUTB;2
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOA[18];2
DOA[19];2
DOA[20];2
DOA[21];2
DOA[22];2
DOA[23];2
DOA[24];2
DOA[25];2
DOA[26];2
DOA[27];2
DOA[28];2
DOA[29];2
DOA[30];2
DOA[31];2
DOA[32];2
DOA[33];2
DOA[34];2
DOA[35];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
DOB[18];2
DOB[19];2
DOB[20];2
DOB[21];2
DOB[22];2
DOB[23];2
DOB[24];2
DOB[25];2
DOB[26];2
DOB[27];2
DOB[28];2
DOB[29];2
DOB[30];2
DOB[31];2
DOB[32];2
DOB[33];2
DOB[34];2
DOB[35];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA[13];1
ADDRA[14];1
ADDRA[15];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB[13];1
ADDRB[14];1
ADDRB[15];1
ADDRB_HOLD;1
BWEA[0];1
BWEA[1];1
BWEA[2];1
BWEA[3];1
BWEA[4];1
BWEA[5];1
BWEA[6];1
BWEA[7];1
BWEB[0];1
BWEB[1];1
BWEB[2];1
BWEB[3];1
CEA;1
CEB;1
CINA;1
CINB;1
CLKA;1
CLKB;1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIA[18];1
DIA[19];1
DIA[20];1
DIA[21];1
DIA[22];1
DIA[23];1
DIA[24];1
DIA[25];1
DIA[26];1
DIA[27];1
DIA[28];1
DIA[29];1
DIA[30];1
DIA[31];1
DIA[32];1
DIA[33];1
DIA[34];1
DIA[35];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
DIB[18];1
DIB[19];1
DIB[20];1
DIB[21];1
DIB[22];1
DIB[23];1
DIB[24];1
DIB[25];1
DIB[26];1
DIB[27];1
DIB[28];1
DIB[29];1
DIB[30];1
DIB[31];1
DIB[32];1
DIB[33];1
DIB[34];1
DIB[35];1
INJECT_DBITERR;1
INJECT_SBITERR;1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N57_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N35;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N0;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N3_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u7_reg_management/N5;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N18;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/N0_inv;GTP_INV
Pin
Z;2
I;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N0_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/RegCONFIG/N1[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[7];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[10];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[11];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[12];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[13];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N1[14];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N10[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/RegCONFIG/N20[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[7];GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/RegCONFIG/N25_2[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N52[0]_0;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N55_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/RegCONFIG/core_enable_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/RegCONFIG/core_enable_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/RegCONFIG/core_pready;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/Reg_bridge/N27;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/Reg_bridge/N28_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/Reg_bridge/N52[1]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/Reg_bridge/N55_2;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/Reg_bridge/mac_enable_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/Reg_bridge/mac_enable_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/Reg_bridge/mac_pready;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/N5_mux6_5;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/pcs_rx_rst_inst/N8_ac4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/pcs_rx_rst_inst/N21;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N22_1[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N22_1[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N22_1[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N22_1[5]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N22_1[7]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/pcs_rx_rst_inst/N22_1[8]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/cfg_rst_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/cfg_rst_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_rx_rst_inst/rst_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/N5_mux6_5;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/pcs_tx_rst_inst/N8_ac4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/pcs_tx_rst_inst/N21;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N22_1[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N22_1[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N22_1[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N22_1[5]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N22_1[7]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/pcs_tx_rst_inst/N22_1[8]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/cfg_rst_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/cfg_rst_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pcs_tx_rst_inst/rst_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/N8_ac4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/pma_hsst_rst_inst/N21;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N22_1[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N22_1[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N22_1[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N22_1[5]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N22_1[7]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/pma_hsst_rst_inst/N22_1[8]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/cfg_rst_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/cfg_rst_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/pma_hsst_rst_inst/rst_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/N11_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N11_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N32_5;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/rst_debounce_inst/N32_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N32_12;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/signal_deb_pre;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/rst_debounce_inst/signal_deb_pre_ce_mux;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_rstn_sync/rst_n_ff2;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[7];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N8;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_fsm[3:0]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N14_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1;GTP_DRM36K_E1
Pin
COUTA;2
COUTB;2
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOA[18];2
DOA[19];2
DOA[20];2
DOA[21];2
DOA[22];2
DOA[23];2
DOA[24];2
DOA[25];2
DOA[26];2
DOA[27];2
DOA[28];2
DOA[29];2
DOA[30];2
DOA[31];2
DOA[32];2
DOA[33];2
DOA[34];2
DOA[35];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
DOB[18];2
DOB[19];2
DOB[20];2
DOB[21];2
DOB[22];2
DOB[23];2
DOB[24];2
DOB[25];2
DOB[26];2
DOB[27];2
DOB[28];2
DOB[29];2
DOB[30];2
DOB[31];2
DOB[32];2
DOB[33];2
DOB[34];2
DOB[35];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA[13];1
ADDRA[14];1
ADDRA[15];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB[13];1
ADDRB[14];1
ADDRB[15];1
ADDRB_HOLD;1
BWEA[0];1
BWEA[1];1
BWEA[2];1
BWEA[3];1
BWEA[4];1
BWEA[5];1
BWEA[6];1
BWEA[7];1
BWEB[0];1
BWEB[1];1
BWEB[2];1
BWEB[3];1
CEA;1
CEB;1
CINA;1
CINB;1
CLKA;1
CLKB;1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIA[18];1
DIA[19];1
DIA[20];1
DIA[21];1
DIA[22];1
DIA[23];1
DIA[24];1
DIA[25];1
DIA[26];1
DIA[27];1
DIA[28];1
DIA[29];1
DIA[30];1
DIA[31];1
DIA[32];1
DIA[33];1
DIA[34];1
DIA[35];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
DIB[18];1
DIB[19];1
DIB[20];1
DIB[21];1
DIB[22];1
DIB[23];1
DIB[24];1
DIB[25];1
DIB[26];1
DIB[27];1
DIB[28];1
DIB[29];1
DIB[30];1
DIB[31];1
DIB[32];1
DIB[33];1
DIB[34];1
DIB[35];1
INJECT_DBITERR;1
INJECT_SBITERR;1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/N2_3;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_11_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_18_1_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_19;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N70;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N82;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_13;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_19;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_shiftout;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N107_shiftout;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N150_shiftout;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N181_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N204_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N234_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N245_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N256_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N267_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N278_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N344_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N366_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N377_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N388_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N399_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N410_shiftout;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N421_5;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_9;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_26;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_36;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_46;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_56;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_66;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_76;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_86;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_96;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_106;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_116;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_125;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_135;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_145;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[10];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[12];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[14];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[1];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[3];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[4];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[5];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[6];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[7];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[8];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[9];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[10];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[11];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[12];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[13];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[14];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[15];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[8];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[10];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[11];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[13];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[14];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[15];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[10];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[12];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[14];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[1];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[3];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[4];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[5];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[6];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[7];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[1];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[3];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[4];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[5];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[6];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[7];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[8];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[9];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[10];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[11];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[12];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[13];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[14];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62[0];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62[1];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62[2];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62[3];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62[4];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62[5];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62_95;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_65[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_65[1];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_65[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_65[3];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_65[4];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_65[5];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_68[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_68[1];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_68[2];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_68[3];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_68[4];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_68[5];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69[0];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69[1];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69[2];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69[3];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69[4];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69[5];GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_7;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_15;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_23;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_31;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_39;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_46;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_54;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_62;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_70;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_78;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[0];GTP_MUX2LUT8
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[1];GTP_MUX2LUT8
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[2];GTP_MUX2LUT8
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[3];GTP_MUX2LUT8
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[4];GTP_MUX2LUT8
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[5];GTP_MUX2LUT8
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[8];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[10];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[11];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[13];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[14];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[15];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_73[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_74[15];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_77[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_80[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[6];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[8];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[10];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[11];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[13];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[14];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[8];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[10];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[11];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[13];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[14];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[15];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[8];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[10];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[11];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[13];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[14];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[15];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[17];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[20];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[23];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[24];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[25];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[26];GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[29];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_85[31];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_fault_inhibit;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_rx_reset;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_reset;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg_ce_mux_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[32];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[33];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[34];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[35];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[36];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[37];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[38];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[39];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[40];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[41];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[42];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[43];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[44];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[45];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[46];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[47];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_dly;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb_ff1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg_ce_mux_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg_ce_mux_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg_ce_mux_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg_ce_mux_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg_ce_mux_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg_ce_mux_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg_ce_mux_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg_ce_mux_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg_ce_mux_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/xon_reg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/xon_reg_ce_mux_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_10;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_15;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_20;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_25;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_30;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_31;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_35;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N32_31;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_5;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_10;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_15;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_20;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_25;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_30;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_35;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N83_mux6_6;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N99_ac2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N225;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N227;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N228;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N233;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N234;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[10];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[12];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[14];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[16];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[18];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[20];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[22];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[24];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[26];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[28];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N235[30];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N247;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_3_sum0_inv;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_3_sum1_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_9;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_22;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N269;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N270;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N271[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N271[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N271[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N271[7]_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N275;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N275_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[0];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[1];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[2];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[3];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[4];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[5];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[6];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[7];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s0;GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4;GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[0];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[1];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[2];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[0];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[1];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[2];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[0];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[1];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[2];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[0];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[1];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[2];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[3];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[4];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[5];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[6];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[7];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[8];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[9];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[10];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[11];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[12];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[13];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[14];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[15];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[16];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[17];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[18];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[19];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[20];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[21];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[22];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[23];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[24];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[25];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[26];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[27];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[28];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[29];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[30];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[31];GTP_DFF_RE
Pin
Q;2
CE;1
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[0];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[1];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[2];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[3];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[4];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[5];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[6];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[7];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[8];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[9];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[10];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[11];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[12];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[13];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[14];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[15];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[16];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[17];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[18];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[19];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[20];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[21];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[22];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[23];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[24];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[25];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[26];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[27];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[28];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[29];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[30];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[31];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[32];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[33];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[34];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[35];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[36];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[37];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[38];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[39];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[40];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[41];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[42];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[43];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[44];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[45];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[46];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[47];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[48];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[49];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[50];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[51];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[52];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[53];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[54];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[55];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[56];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[57];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[58];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[59];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[60];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[61];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[62];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[63];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/N33;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txc[1];GTP_DFF_S
Pin
Q;2
CLK;1
D;1
S;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[3];GTP_DFF_R
Pin
Q;2
CLK;1
D;1
R;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N2[1];GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N2[2];GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N2[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N2[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N2[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[2]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[4]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[6]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[8]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[10]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[12]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[14]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[16]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[18]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[20]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[22]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[24]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[26]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[28]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N15_7[30]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N142_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[11];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[13];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[15];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N57_inv;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[3];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[1];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[3];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N149_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N155_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N158;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N161_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N164_1_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N167_1_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N176;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N179;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N182;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N185_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N188_1_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N191_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N197;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N200;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N203;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N209_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N215_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N230;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N233;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N239;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N261_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N266_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N271_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N296;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N306_1_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N311_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N336;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N346_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N353_1_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N381;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/N388;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[1];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/sync_header[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/sync_header[1];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[1];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[64];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[65];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_in[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_in[3];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[1];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[64];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[65];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N2_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N25_ac3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N40_ac4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N68_mux4_5;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N85_6;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N86_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N91_inv;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N93[5]_4;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N96[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N96[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N96[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N96[5]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[5:0]_10;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[5:0]_374;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d2;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_h[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_h[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[64];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[65];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N38_ac4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N68_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N68_5_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N123;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N178;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N189_5;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N189_7;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N253_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N267_3_inv;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N270_2[0]_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N295;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_12[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_12[2]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_12[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_12[6]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_14_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N331_2;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N331_6[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N331_6[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N331_6[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[2]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[4]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[6]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[8]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[10]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[12]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[14]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[16]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[18]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[20]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[22]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[24]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[26]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[28]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[30]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[32]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[34]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[36]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[38]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[40]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[42]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[44]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[46]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[48]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[50]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[52]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[54]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[56]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[58]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[60]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N332[62]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N333[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N336_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld_ce_mux;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/next_state[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/next_state[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/o_rxq_start_0_d;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_slip;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_vld_d;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_h[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_h[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_vld;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[6:0]_493;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[6:0]_504;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/state[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/state[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/syn_align;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/syn_align_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/test_sh_d;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N148_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N169_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N175_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N178_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N184_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N190_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N196_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N202_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N208_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N211_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N214_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N217_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N220_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N223_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N229_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N238_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N244_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N250_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N256_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N262_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N265_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N283_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N289_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N298_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N304_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N310_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N316_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N325_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N328_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N331_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N334_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N337_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[10];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[12];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[14];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[16];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[18];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[20];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[22];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[24];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[26];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[28];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[30];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[32];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[34];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[36];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[38];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[40];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[42];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[44];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[46];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[48];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[50];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[52];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[54];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[56];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[58];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[60];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N408[62];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N409[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N410;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[2]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[4]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[6]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[8]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[10]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[12]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[14]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[16]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[18]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[20]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[22]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[24]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[26]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[28]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[30]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[32]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[34]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[36]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[38]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[40]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[42]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[44]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[46]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[48]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[50]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[52]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[54]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[56]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[58]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[60]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N412[62]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N413[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[1];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[32];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[33];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[34];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[35];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[36];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[37];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[38];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[39];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[40];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[41];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[42];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[43];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[44];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[45];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[46];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[47];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[48];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[49];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[50];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[51];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[52];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[53];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[54];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[55];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[56];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register[57];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_h[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_h[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_vld;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_d;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux_copy;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[32];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[33];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[34];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[35];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[36];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[37];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[38];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[39];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[40];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[41];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[42];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[43];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[45];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[46];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[47];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[48];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[49];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[50];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[51];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[52];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[53];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[54];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[55];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[56];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[58];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[59];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[60];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[61];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[62];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[63];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[3];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[4];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[5];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[6];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[32];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[33];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[34];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[35];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[36];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[37];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[38];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[39];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[40];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[41];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[42];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[43];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[44];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[45];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[46];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[47];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[48];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[49];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[50];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[51];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[52];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[53];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[54];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[55];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[56];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[57];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[58];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[59];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[60];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[61];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[62];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[63];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[64];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[65];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/sync_header[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/sync_header[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N5_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_5_fastcpy;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_7;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_13;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_15;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_18;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_26;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N24_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N48_5_fastcpy;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N60_3_fastcpy;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N86_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N86_5;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N112_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N112_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N125_5;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N125_5_fastcpy;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N138_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N138_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N149_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N162_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N162_5;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N190_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N221_5_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N221_and_3_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[0]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[1]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[2]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[3]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[5]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[6]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N231[7]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[7];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[4];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_8[7];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_inv[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_inv[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_or[3]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_or[4]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_or[5]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_or[6]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_or[7]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_inv[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_inv[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[1]_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[1]_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[3]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[4]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[5]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[6]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_or[7]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_inv[0];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_inv[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_or[1]_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_or[3]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_or[4]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_or[5]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_or[6]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_31:24_1_or[7]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_inv[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_inv[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_inv[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_inv[3];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_inv[4];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_inv[7];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_9;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_11;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_15;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[6]_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_inv[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_inv[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_inv[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[3]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[4]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[5]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[6]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[7]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_55:48_1_inv[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_55:48_1_inv[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_55:48_1_or[5]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_63:56_1_inv[1];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_63:56_1_or[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_63:56_1_or[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_63:56_1_or[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_63:56_1_or[7];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_63:56_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N244;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N547;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N547_fastcpy;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N558;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N564;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N597_10_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N597_11_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N720_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N776;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N816_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N855_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N858_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N893_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N926_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N927;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N928;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N929_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N929_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N929_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[4];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[4];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[2];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[3];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[4];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[7];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[24];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[34];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[35];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[36];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[39];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[56];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_h[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_h[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[2];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[3];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[4];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[7];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[24];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[32];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[33];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[34];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[35];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[36];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[37];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[38];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[39];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[40];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[41];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[42];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[43];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[44];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[45];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[46];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[47];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[48];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[49];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[50];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[51];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[52];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[53];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[54];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[55];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[56];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[57];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[58];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[59];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[60];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[61];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[62];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[63];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_vld;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_vld_d;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_10;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_21;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_26;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_31;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_36;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_41;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_46;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_51;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_56;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_61;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_65;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_71;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_21;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_26;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_31;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_36;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_41;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_46;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_51;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_56;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_61;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_66;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_71;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N142;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[7];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[12];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[14];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[16];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[18];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[19];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[21];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[23];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[25];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[28];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[30];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[32];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[34];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[35];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[37];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[39];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[41];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[44];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[46];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[48];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[50];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[51];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[53];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[55];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[57];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[60];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N145[62];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N146[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N146[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N146[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N146[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/almost_full_r1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/aligned_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_en_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d0;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r2;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[2];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[3];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[4];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[7];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[24];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[34];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[35];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[36];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[39];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[56];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[4];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[18];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[19];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[20];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[21];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[22];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[23];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[24];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[25];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[26];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[27];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[28];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[29];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[30];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[31];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[32];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[33];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[34];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[35];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[36];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[37];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[38];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[39];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[40];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[41];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[42];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[43];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[44];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[45];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[46];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[47];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[48];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[49];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[50];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[51];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[52];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[53];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[54];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[55];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[56];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[57];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[58];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[59];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[60];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[61];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[62];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[63];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[64];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[65];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[66];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[67];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[68];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[69];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[70];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_data[71];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/N19;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_11_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_11_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N54_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N92_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_40[5];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_40[15];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[4]_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[8];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[11]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[13];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48_20;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[7];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[13];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[14];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_63[10];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[0]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[1]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[2]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[3]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[5]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[6]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[7]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[8]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[9]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[11]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[12]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[13]_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[14]_4_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_64[15]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_69[7]_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_76[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u7_reg_management/block_lock_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/rx_sigdet_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pcs_loopback;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pcs_reset;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pma_loopback;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pma_reset;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_prbs_rx_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/pcs_loopback_reg;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/pcs_reset_reg;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/pma_loopback_reg;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/pma_reset_reg;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prbs_rx_en_reg;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prbs_tx_en_reg;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_renb_dly;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wenb_ff1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0;GTP_HSSTHP_LANE
Pin
LANE_COUT_BUS_BACKWARD[0];2
LANE_COUT_BUS_BACKWARD[1];2
LANE_COUT_BUS_FORWARD[0];2
LANE_COUT_BUS_FORWARD[1];2
LANE_COUT_BUS_FORWARD[2];2
LANE_COUT_BUS_FORWARD[3];2
LANE_COUT_BUS_FORWARD[4];2
LANE_COUT_BUS_FORWARD[5];2
LANE_COUT_BUS_FORWARD[6];2
LANE_COUT_BUS_FORWARD[7];2
LANE_COUT_BUS_FORWARD[8];2
LANE_COUT_BUS_FORWARD[9];2
LANE_COUT_BUS_FORWARD[10];2
LANE_COUT_BUS_FORWARD[11];2
LANE_COUT_BUS_FORWARD[12];2
LANE_COUT_BUS_FORWARD[13];2
LANE_COUT_BUS_FORWARD[14];2
LANE_COUT_BUS_FORWARD[15];2
LANE_COUT_BUS_FORWARD[16];2
LANE_COUT_BUS_FORWARD[17];2
LANE_COUT_BUS_FORWARD[18];2
LANE_COUT_BUS_FORWARD[19];2
LANE_COUT_BUS_FORWARD[20];2
LANE_COUT_BUS_FORWARD[21];2
LANE_COUT_BUS_FORWARD[22];2
LANE_COUT_BUS_FORWARD[23];2
LANE_COUT_BUS_FORWARD[24];2
P_CA_ALIGN_RX;2
P_CA_ALIGN_TX;2
P_CFG_INT;2
P_CFG_RDATA[0];2
P_CFG_RDATA[1];2
P_CFG_RDATA[2];2
P_CFG_RDATA[3];2
P_CFG_RDATA[4];2
P_CFG_RDATA[5];2
P_CFG_RDATA[6];2
P_CFG_RDATA[7];2
P_CFG_READY;2
P_EM_ERROR_CNT[0];2
P_EM_ERROR_CNT[1];2
P_EM_ERROR_CNT[2];2
P_LPLL_READY;2
P_PCS_LSM_SYNCED;2
P_PCS_RX_MCB_STATUS;2
P_RCLK2FABRIC;2
P_RDATA[0];2
P_RDATA[1];2
P_RDATA[2];2
P_RDATA[3];2
P_RDATA[4];2
P_RDATA[5];2
P_RDATA[6];2
P_RDATA[7];2
P_RDATA[8];2
P_RDATA[9];2
P_RDATA[10];2
P_RDATA[11];2
P_RDATA[12];2
P_RDATA[13];2
P_RDATA[14];2
P_RDATA[15];2
P_RDATA[16];2
P_RDATA[17];2
P_RDATA[18];2
P_RDATA[19];2
P_RDATA[20];2
P_RDATA[21];2
P_RDATA[22];2
P_RDATA[23];2
P_RDATA[24];2
P_RDATA[25];2
P_RDATA[26];2
P_RDATA[27];2
P_RDATA[28];2
P_RDATA[29];2
P_RDATA[30];2
P_RDATA[31];2
P_RDATA[32];2
P_RDATA[33];2
P_RDATA[34];2
P_RDATA[35];2
P_RDATA[36];2
P_RDATA[37];2
P_RDATA[38];2
P_RDATA[39];2
P_RDATA[40];2
P_RDATA[41];2
P_RDATA[42];2
P_RDATA[43];2
P_RDATA[44];2
P_RDATA[45];2
P_RDATA[46];2
P_RDATA[47];2
P_RDATA[48];2
P_RDATA[49];2
P_RDATA[50];2
P_RDATA[51];2
P_RDATA[52];2
P_RDATA[53];2
P_RDATA[54];2
P_RDATA[55];2
P_RDATA[56];2
P_RDATA[57];2
P_RDATA[58];2
P_RDATA[59];2
P_RDATA[60];2
P_RDATA[61];2
P_RDATA[62];2
P_RDATA[63];2
P_RDATA[64];2
P_RDATA[65];2
P_RDATA[66];2
P_RDATA[67];2
P_RDATA[68];2
P_RDATA[69];2
P_RDATA[70];2
P_RDATA[71];2
P_RDATA[72];2
P_RDATA[73];2
P_RDATA[74];2
P_RDATA[75];2
P_RDATA[76];2
P_RDATA[77];2
P_RDATA[78];2
P_RDATA[79];2
P_RDATA[80];2
P_RDATA[81];2
P_RDATA[82];2
P_RDATA[83];2
P_RDATA[84];2
P_RDATA[85];2
P_RDATA[86];2
P_RDATA[87];2
P_RXDVLD;2
P_RXDVLD_H;2
P_RXSTATUS[0];2
P_RXSTATUS[1];2
P_RXSTATUS[2];2
P_RXSTATUS[3];2
P_RXSTATUS[4];2
P_RXSTATUS[5];2
P_RX_LS_DATA;2
P_RX_PRBS_ERROR;2
P_RX_READY;2
P_RX_SATA_COMINIT;2
P_RX_SATA_COMWAKE;2
P_RX_SIGDET_STATUS;2
P_TCLK2FABRIC;2
P_TEST_STATUS[0];2
P_TEST_STATUS[1];2
P_TEST_STATUS[2];2
P_TEST_STATUS[3];2
P_TEST_STATUS[4];2
P_TEST_STATUS[5];2
P_TEST_STATUS[6];2
P_TEST_STATUS[7];2
P_TEST_STATUS[8];2
P_TEST_STATUS[9];2
P_TEST_STATUS[10];2
P_TEST_STATUS[11];2
P_TEST_STATUS[12];2
P_TEST_STATUS[13];2
P_TEST_STATUS[14];2
P_TEST_STATUS[15];2
P_TEST_STATUS[16];2
P_TEST_STATUS[17];2
P_TEST_STATUS[18];2
P_TEST_STATUS[19];2
P_TX_RXDET_STATUS;2
P_TX_SDN;2
P_TX_SDP;2
LANE_CIN_BUS_BACKWARD[0];1
LANE_CIN_BUS_BACKWARD[1];1
LANE_CIN_BUS_FORWARD[0];1
LANE_CIN_BUS_FORWARD[1];1
LANE_CIN_BUS_FORWARD[2];1
LANE_CIN_BUS_FORWARD[3];1
LANE_CIN_BUS_FORWARD[4];1
LANE_CIN_BUS_FORWARD[5];1
LANE_CIN_BUS_FORWARD[6];1
LANE_CIN_BUS_FORWARD[7];1
LANE_CIN_BUS_FORWARD[8];1
LANE_CIN_BUS_FORWARD[9];1
LANE_CIN_BUS_FORWARD[10];1
LANE_CIN_BUS_FORWARD[11];1
LANE_CIN_BUS_FORWARD[12];1
LANE_CIN_BUS_FORWARD[13];1
LANE_CIN_BUS_FORWARD[14];1
LANE_CIN_BUS_FORWARD[15];1
LANE_CIN_BUS_FORWARD[16];1
LANE_CIN_BUS_FORWARD[17];1
LANE_CIN_BUS_FORWARD[18];1
LANE_CIN_BUS_FORWARD[19];1
LANE_CIN_BUS_FORWARD[20];1
LANE_CIN_BUS_FORWARD[21];1
LANE_CIN_BUS_FORWARD[22];1
LANE_CIN_BUS_FORWARD[23];1
LANE_CIN_BUS_FORWARD[24];1
PMA_HPLL_CK0;1
PMA_HPLL_CK90;1
PMA_HPLL_CK180;1
PMA_HPLL_CK270;1
PMA_HPLL_READY_IN;1
PMA_HPLL_REFCLK_IN;1
PMA_TX_SYNC_HPLL_IN;1
P_ALIGN_MODE_RX[0];1
P_ALIGN_MODE_RX[1];1
P_ALIGN_MODE_TX[0];1
P_ALIGN_MODE_TX[1];1
P_ALIGN_MODE_TX[2];1
P_ALIGN_MODE_VALID_RX;1
P_ALIGN_MODE_VALID_TX;1
P_BLK_ALIGN_CTRL;1
P_CFG_ADDR[0];1
P_CFG_ADDR[1];1
P_CFG_ADDR[2];1
P_CFG_ADDR[3];1
P_CFG_ADDR[4];1
P_CFG_ADDR[5];1
P_CFG_ADDR[6];1
P_CFG_ADDR[7];1
P_CFG_ADDR[8];1
P_CFG_ADDR[9];1
P_CFG_ADDR[10];1
P_CFG_ADDR[11];1
P_CFG_CLK;1
P_CFG_ENABLE;1
P_CFG_PSEL;1
P_CFG_RST;1
P_CFG_WDATA[0];1
P_CFG_WDATA[1];1
P_CFG_WDATA[2];1
P_CFG_WDATA[3];1
P_CFG_WDATA[4];1
P_CFG_WDATA[5];1
P_CFG_WDATA[6];1
P_CFG_WDATA[7];1
P_CFG_WRITE;1
P_CIM_CLK_ALIGNER_RX[0];1
P_CIM_CLK_ALIGNER_RX[1];1
P_CIM_CLK_ALIGNER_RX[2];1
P_CIM_CLK_ALIGNER_RX[3];1
P_CIM_CLK_ALIGNER_RX[4];1
P_CIM_CLK_ALIGNER_RX[5];1
P_CIM_CLK_ALIGNER_RX[6];1
P_CIM_CLK_ALIGNER_RX[7];1
P_CIM_CLK_ALIGNER_TX[0];1
P_CIM_CLK_ALIGNER_TX[1];1
P_CIM_CLK_ALIGNER_TX[2];1
P_CIM_CLK_ALIGNER_TX[3];1
P_CIM_CLK_ALIGNER_TX[4];1
P_CIM_CLK_ALIGNER_TX[5];1
P_CIM_CLK_ALIGNER_TX[6];1
P_CIM_CLK_ALIGNER_TX[7];1
P_EM_MODE_CTRL[0];1
P_EM_MODE_CTRL[1];1
P_EM_RD_TRIGGER;1
P_EXT_BRIDGE_PCS_RST;1
P_LANE_POWERDOWN;1
P_LANE_RST;1
P_LPLL_LOCKDET_RST;1
P_LPLL_POWERDOWN;1
P_LPLL_REFCLK_IN;1
P_LPLL_RST;1
P_PCIE_EI_H;1
P_PCIE_EI_L;1
P_PCS_BIT_SLIP;1
P_PCS_FAREND_LOOP;1
P_PCS_MCB_EXT_EN;1
P_PCS_NEAREND_LOOP;1
P_PCS_PRBS_EN;1
P_PCS_RX_RST;1
P_PCS_TX_RST;1
P_PCS_WORD_ALIGN_EN;1
P_PMA_FAREND_PLOOP;1
P_PMA_NEAREND_PLOOP;1
P_PMA_NEAREND_SLOOP;1
P_RCLK2_FR_CORE;1
P_RX_BUSWIDTH[0];1
P_RX_BUSWIDTH[1];1
P_RX_BUSWIDTH[2];1
P_RX_CDRX_EN;1
P_RX_CDR_RST;1
P_RX_CLKPATH_RST;1
P_RX_CLK_FR_CORE;1
P_RX_CTLE_DCCAL_EN;1
P_RX_CTLE_DCCAL_RST;1
P_RX_DEC_TYPE;1
P_RX_DFE_EN;1
P_RX_DFE_RST;1
P_RX_EYE_EN;1
P_RX_EYE_RST;1
P_RX_EYE_TAP[0];1
P_RX_EYE_TAP[1];1
P_RX_EYE_TAP[2];1
P_RX_EYE_TAP[3];1
P_RX_EYE_TAP[4];1
P_RX_EYE_TAP[5];1
P_RX_EYE_TAP[6];1
P_RX_EYE_TAP[7];1
P_RX_HIGHZ;1
P_RX_LANE_POWERDOWN;1
P_RX_LEQ_RST;1
P_RX_PIC_EYE[0];1
P_RX_PIC_EYE[1];1
P_RX_PIC_EYE[2];1
P_RX_PIC_EYE[3];1
P_RX_PIC_EYE[4];1
P_RX_PIC_EYE[5];1
P_RX_PIC_EYE[6];1
P_RX_PIC_EYE[7];1
P_RX_PIC_FASTLOCK[0];1
P_RX_PIC_FASTLOCK[1];1
P_RX_PIC_FASTLOCK[2];1
P_RX_PIC_FASTLOCK[3];1
P_RX_PIC_FASTLOCK[4];1
P_RX_PIC_FASTLOCK[5];1
P_RX_PIC_FASTLOCK[6];1
P_RX_PIC_FASTLOCK[7];1
P_RX_PIC_FASTLOCK_STROBE;1
P_RX_PMA_RST;1
P_RX_POLARITY_INVERT;1
P_RX_RATE[0];1
P_RX_RATE[1];1
P_RX_SDN;1
P_RX_SDP;1
P_RX_SLICER_DCCAL_EN;1
P_RX_SLICER_DCCAL_RST;1
P_RX_SLIDING_EN;1
P_RX_SLIDING_RST;1
P_RX_SLIP_EN;1
P_RX_SLIP_RST;1
P_RX_T1_DFE_EN;1
P_RX_T1_EN;1
P_RX_T2_DFE_EN;1
P_RX_T3_DFE_EN;1
P_RX_T4_DFE_EN;1
P_RX_T5_DFE_EN;1
P_RX_T6_DFE_EN;1
P_TCLK2_FR_CORE;1
P_TDATA[0];1
P_TDATA[1];1
P_TDATA[2];1
P_TDATA[3];1
P_TDATA[4];1
P_TDATA[5];1
P_TDATA[6];1
P_TDATA[7];1
P_TDATA[8];1
P_TDATA[9];1
P_TDATA[10];1
P_TDATA[11];1
P_TDATA[12];1
P_TDATA[13];1
P_TDATA[14];1
P_TDATA[15];1
P_TDATA[16];1
P_TDATA[17];1
P_TDATA[18];1
P_TDATA[19];1
P_TDATA[20];1
P_TDATA[21];1
P_TDATA[22];1
P_TDATA[23];1
P_TDATA[24];1
P_TDATA[25];1
P_TDATA[26];1
P_TDATA[27];1
P_TDATA[28];1
P_TDATA[29];1
P_TDATA[30];1
P_TDATA[31];1
P_TDATA[32];1
P_TDATA[33];1
P_TDATA[34];1
P_TDATA[35];1
P_TDATA[36];1
P_TDATA[37];1
P_TDATA[38];1
P_TDATA[39];1
P_TDATA[40];1
P_TDATA[41];1
P_TDATA[42];1
P_TDATA[43];1
P_TDATA[44];1
P_TDATA[45];1
P_TDATA[46];1
P_TDATA[47];1
P_TDATA[48];1
P_TDATA[49];1
P_TDATA[50];1
P_TDATA[51];1
P_TDATA[52];1
P_TDATA[53];1
P_TDATA[54];1
P_TDATA[55];1
P_TDATA[56];1
P_TDATA[57];1
P_TDATA[58];1
P_TDATA[59];1
P_TDATA[60];1
P_TDATA[61];1
P_TDATA[62];1
P_TDATA[63];1
P_TDATA[64];1
P_TDATA[65];1
P_TDATA[66];1
P_TDATA[67];1
P_TDATA[68];1
P_TDATA[69];1
P_TDATA[70];1
P_TDATA[71];1
P_TDATA[72];1
P_TDATA[73];1
P_TDATA[74];1
P_TDATA[75];1
P_TDATA[76];1
P_TDATA[77];1
P_TDATA[78];1
P_TDATA[79];1
P_TDATA[80];1
P_TDATA[81];1
P_TDATA[82];1
P_TDATA[83];1
P_TDATA[84];1
P_TDATA[85];1
P_TDATA[86];1
P_TDATA[87];1
P_TX_BEACON_EN;1
P_TX_BUSWIDTH[0];1
P_TX_BUSWIDTH[1];1
P_TX_BUSWIDTH[2];1
P_TX_CLK_FR_CORE;1
P_TX_DEEMP[0];1
P_TX_DEEMP[1];1
P_TX_DEEMP[2];1
P_TX_DEEMP[3];1
P_TX_DEEMP[4];1
P_TX_DEEMP[5];1
P_TX_DEEMP[6];1
P_TX_DEEMP[7];1
P_TX_DEEMP[8];1
P_TX_DEEMP[9];1
P_TX_DEEMP[10];1
P_TX_DEEMP[11];1
P_TX_DEEMP[12];1
P_TX_DEEMP[13];1
P_TX_DEEMP[14];1
P_TX_DEEMP[15];1
P_TX_DEEMP_POST_SEL[0];1
P_TX_DEEMP_POST_SEL[1];1
P_TX_ENC_TYPE;1
P_TX_FREERUN_BUSWIDTH[0];1
P_TX_FREERUN_BUSWIDTH[1];1
P_TX_FREERUN_BUSWIDTH[2];1
P_TX_LANE_POWERDOWN;1
P_TX_LS_DATA;1
P_TX_MARGIN[0];1
P_TX_MARGIN[1];1
P_TX_MARGIN[2];1
P_TX_PIC_EN;1
P_TX_PMA_RST;1
P_TX_RATE[0];1
P_TX_RATE[1];1
P_TX_RATE_CHANGE_ON_0;1
P_TX_RATE_CHANGE_ON_1;1
P_TX_RXDET_REQ;1
P_TX_SWING;1
P_TX_SYNC;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS;GTP_HSSTHP_BUFDS
Pin
PMA_REFCLK_TO_FABRIC;2
REFCLK_OUTP;2
COM_POWERDOWN;1
PAD_REFCLKN;1
PAD_REFCLKP;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N2;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/N14_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N39;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N124;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N124_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N124_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142[2]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142[4]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142[5]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142[6]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142[7]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N143;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N198_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[1];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[7];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[8];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[9];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[10];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[11];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[12];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[13];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[14];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[15];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[16];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[17];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[18];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[19];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[20];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[21];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[22];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211_1[23];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N226;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N234;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N235[1]_1;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req_ce_mux;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_ce;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_sel;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_we;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/time_out;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/tx_enable;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_9;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N313;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N317;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N321;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N325;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_14;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_15;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N383_5_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4:0]_0;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4:0]_9;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/apb_fifo_data_req;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_9;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_13_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_21_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_29_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_57;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_61_shiftout;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_62;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_70_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_75;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_102_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_113;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_114;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_fsm[3:0]_12;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_fsm[3:0]_18;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_fsm[3:0]_24;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N37_sum1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N45;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N105_or[1]_2_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_1_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq0_1_3;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq0_2;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_3;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_7;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq2_2;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112[2]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112[3]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N171_sum1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N190_0;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N241_3;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N309_1[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N309_1[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N353;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N354_1[1];GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N357_5_4;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cmd_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fifo_data_req;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op[1];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/clk_en;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N7[1]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N7[2]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N49[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N138_3;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N155_1_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N164_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[3:0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[3:0]_275;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[3];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8:0]_0;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8:0]_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8:0]_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8:0]_6;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_req;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_sample;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[1];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r2;GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[1];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[2];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N8_sum0_inv;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N9_1[1];GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N12;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N124_sum2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[1];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[2];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[3];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[4];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[5];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[6];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[7];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125_0[8]_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N126_1[1];GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N134_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/clken;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[1];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[2];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[3];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[4];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[5];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[6];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[7];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[8];GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_req;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/valid_temp;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d2;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4:0]_92;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4:0]_0;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4:0]_3_inv_shiftout;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_21;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_26;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_31;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_36;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_41;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_46;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_51;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_56;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_61;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_16;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1087_sum1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1087_sum3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_21;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_26;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_31;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1571;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1575;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[28];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[29];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[30];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[31];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[32];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[33];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[34];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[35];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[36];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[37];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[38];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[39];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[40];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[41];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[42];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[43];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[44];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[45];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[46];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[47];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[48];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[49];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[50];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[51];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[52];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[53];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[54];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[55];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[56];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[57];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[58];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[59];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[60];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[61];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[62];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[63];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[64];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/aligned_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/block_lock_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u7_reg_management/rx_sigdet_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N19_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N101;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N160_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N271_1_1;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N334;GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N336;GTP_MUX2LUT7
Pin
Z;2
I0;1
I1;1
S;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N338;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[1];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[2];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[6];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[7];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[1];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[2];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[3];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[10];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N351;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N365_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N378;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381[0]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381[1]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381[2]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381[3]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N394;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N408_6_or[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N408_9;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N412;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N413[0]_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL;GTP_HSSTHP_HPLL
Pin
ANA_TX_SYNC_O;2
DIV_SYNC_FOR_LOWER_HSST;2
DIV_SYNC_FOR_UPPER_HSST;2
DIV_SYNC_REFSYNC_O;2
LPLL_REFCKOUT_CH0;2
LPLL_REFCKOUT_CH1;2
LPLL_REFCKOUT_CH2;2
LPLL_REFCKOUT_CH3;2
PMA_HPLL_CK0;2
PMA_HPLL_CK90;2
PMA_HPLL_CK180;2
PMA_HPLL_CK270;2
PMA_HPLL_READY_O;2
PMA_HPLL_REFCLK_O;2
PMA_TX_SYNC_HPLL_O;2
P_CFG_INT_HPLL;2
P_CFG_RDATA_HPLL[0];2
P_CFG_RDATA_HPLL[1];2
P_CFG_RDATA_HPLL[2];2
P_CFG_RDATA_HPLL[3];2
P_CFG_RDATA_HPLL[4];2
P_CFG_RDATA_HPLL[5];2
P_CFG_RDATA_HPLL[6];2
P_CFG_RDATA_HPLL[7];2
P_CFG_READY_HPLL;2
P_HPLL_READY;2
P_RES_CAL_CODE_FABRIC[0];2
P_RES_CAL_CODE_FABRIC[1];2
P_RES_CAL_CODE_FABRIC[2];2
P_RES_CAL_CODE_FABRIC[3];2
P_RES_CAL_CODE_FABRIC[4];2
P_RES_CAL_CODE_FABRIC[5];2
REFCLK0_FOR_LOWER_HSST;2
REFCLK0_FOR_UPPER_HSST;2
REFCLK1_FOR_LOWER_HSST;2
REFCLK1_FOR_UPPER_HSST;2
REFCLK_SYNC_FOR_LOWER_HSST;2
REFCLK_SYNC_FOR_UPPER_HSST;2
REFCLK_SYNC_REFSYNC_O;2
TX_SYNC_FOR_LOWER_HSST;2
TX_SYNC_FOR_UPPER_HSST;2
TX_SYNC_REFSYNC_O;2
ANA_HPLL_DIV_SYNC_I;1
ANA_HPLL_REFCLK_SYNC_I;1
ANA_TX_SYNC_I;1
DIV_SYNC_FROM_LOWER_HSST;1
DIV_SYNC_FROM_UPPER_HSST;1
P_CFG_ADDR_HPLL[0];1
P_CFG_ADDR_HPLL[1];1
P_CFG_ADDR_HPLL[2];1
P_CFG_ADDR_HPLL[3];1
P_CFG_ADDR_HPLL[4];1
P_CFG_ADDR_HPLL[5];1
P_CFG_ADDR_HPLL[6];1
P_CFG_ADDR_HPLL[7];1
P_CFG_ADDR_HPLL[8];1
P_CFG_ADDR_HPLL[9];1
P_CFG_ADDR_HPLL[10];1
P_CFG_ADDR_HPLL[11];1
P_CFG_CLK_HPLL;1
P_CFG_ENABLE_HPLL;1
P_CFG_PSEL_HPLL;1
P_CFG_RST_HPLL;1
P_CFG_WDATA_HPLL[0];1
P_CFG_WDATA_HPLL[1];1
P_CFG_WDATA_HPLL[2];1
P_CFG_WDATA_HPLL[3];1
P_CFG_WDATA_HPLL[4];1
P_CFG_WDATA_HPLL[5];1
P_CFG_WDATA_HPLL[6];1
P_CFG_WDATA_HPLL[7];1
P_CFG_WRITE_HPLL;1
P_HPLL_DIV_CHANGE;1
P_HPLL_DIV_SYNC;1
P_HPLL_LOCKDET_RST;1
P_HPLL_POWERDOWN;1
P_HPLL_REFCLK_I;1
P_HPLL_RST;1
P_HPLL_VCO_CALIB_EN;1
P_PLL_REFCLK6_I;1
P_REFCLK_DIV_SYNC;1
P_RESCAL_I_CODE_I[0];1
P_RESCAL_I_CODE_I[1];1
P_RESCAL_I_CODE_I[2];1
P_RESCAL_I_CODE_I[3];1
P_RESCAL_I_CODE_I[4];1
P_RESCAL_I_CODE_I[5];1
P_RES_CAL_RST;1
P_TX_SYNC;1
REFCLK0;1
REFCLK0_FROM_LOWER_HSST;1
REFCLK0_FROM_UPPER_HSST;1
REFCLK1;1
REFCLK1_FROM_LOWER_HSST;1
REFCLK1_FROM_UPPER_HSST;1
REFCLK_FROM_FABRIC;1
REFCLK_SYNC_FROM_LOWER_HSST;1
REFCLK_SYNC_FROM_UPPER_HSST;1
REFCLK_TO_DIV_SYNC_I;1
REFCLK_TO_REFCLK_SYNC_I;1
REFCLK_TO_TX_SYNC_I;1
TX_SYNC_FROM_LOWER_HSST;1
TX_SYNC_FROM_UPPER_HSST;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_done_ce_mux_3;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_13_4;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_15;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_21;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_25;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_45_1_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_45_1_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_59;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_61_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg_ce_mux[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[0]_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[6];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_32[4];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_32[5];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_35;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn;GTP_DFF
Pin
Q;2
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N18_8;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_HPLL_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_PSEL_1_1_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_PSEL_HPLL_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_WRITE_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2_sum3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/N15;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/N17_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/N18;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/fifo_vld;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2_ac3_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N15;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N17_inv_1;GTP_INV
Pin
Z;2
I;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N18;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/fifo_vld;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4;GTP_RAM32X2X4
Pin
DO0[0];2
DO0[1];2
DO1[0];2
DO1[1];2
DO2[0];2
DO2[1];2
DO3[0];2
DO3[1];2
ADDR0[0];1
ADDR0[1];1
ADDR0[2];1
ADDR0[3];1
ADDR0[4];1
ADDR1[0];1
ADDR1[1];1
ADDR1[2];1
ADDR1[3];1
ADDR1[4];1
ADDR2[0];1
ADDR2[1];1
ADDR2[2];1
ADDR2[3];1
ADDR2[4];1
ADDR3[0];1
ADDR3[1];1
ADDR3[2];1
ADDR3[3];1
ADDR3[4];1
DI0[0];1
DI0[1];1
DI1[0];1
DI1[1];1
DI2[0];1
DI2[1];1
DI3[0];1
DI3[1];1
WCLK;1
WE;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_36_1_4_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N159_44_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_16;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_17;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_18;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_19;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_20;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_21;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_22;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_23;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_24;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_25;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_26;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_27;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux8_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_10;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_22_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_24_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N330_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N335_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362_15_or[0]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N363_inv;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/PMA_RX_PD;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/P_PCS_RX_RST;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/P_PCS_RX_RST_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/RX_PMA_RST;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/RX_PMA_RST_ce_mux;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[12];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[13];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[14];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[15];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[17];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[18];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[19];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[21];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[22];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[23];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[24];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[26];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/o_rxlane_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/o_rxlane_done_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_fsm[3:0]_40;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_fsm[3:0]_57;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_next_4_shiftout;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[0];GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_17;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_21;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N37_1;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[0];GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[1]_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[3]_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[5]_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[7]_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[9]_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[10]_shiftout;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_neg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N36_17;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N36_24;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N37;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N37_1_inv;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N37_1_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38_2[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[10];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[11];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_neg;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_deb_pre;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_11;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_16;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N87_5;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_12;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_13;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_14;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_15;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_16;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_17;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227_10_or[0]_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/PCS_TX_RST;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/PCS_TX_RST_ce_mux;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_LANE_POWERDOWN;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_LANE_POWERDOWN_ce_mux;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_PMA_RST;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_PMA_RST_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[12];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[13];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[14];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[15];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[16];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[17];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/o_txlane_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_fsm[2:0]_20;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_11;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_40;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_42[0]_4;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_42[0]_5_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_43[0];GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_43[1]_1;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_50;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_53;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN_ce_mux;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_RST;GTP_DFF_PE
Pin
Q;2
CE;1
CLK;1
D;1
P;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN;GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN_0_5;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN_59;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[10];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[11];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_fsm[2:0]_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_fsm[2:0]_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_fsm[2:0]_11_inv;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_fsm[2:0]_14;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done_5_6;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done_ce_mux_1;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_synced;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30[0]_1;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N31;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32[0];GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/wtchdg_rst_n;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4;GTP_RAM32X2X4
Pin
DO0[0];2
DO0[1];2
DO1[0];2
DO1[1];2
DO2[0];2
DO2[1];2
DO3[0];2
DO3[1];2
ADDR0[0];1
ADDR0[1];1
ADDR0[2];1
ADDR0[3];1
ADDR0[4];1
ADDR1[0];1
ADDR1[1];1
ADDR1[2];1
ADDR1[3];1
ADDR1[4];1
ADDR2[0];1
ADDR2[1];1
ADDR2[2];1
ADDR2[3];1
ADDR2[4];1
ADDR3[0];1
ADDR3[1];1
ADDR3[2];1
ADDR3[3];1
ADDR3[4];1
DI0[0];1
DI0[1];1
DI1[0];1
DI1[1];1
DI2[0];1
DI2[1];1
DI3[0];1
DI3[1];1
WCLK;1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N7_8;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_2;GTP_LUT3
Pin
Z;2
I0;1
I1;1
I2;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_5;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_8;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N89_8;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_6;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_8;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N174_mux6_5;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_7;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull_inv;GTP_INV
Pin
Z;2
I;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N7_8;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N43_2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N43_5;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N43_8;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[0];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[1];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[2];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[3];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[4];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[5];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[6];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[8];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[9];GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N89_8;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_3;GTP_LUT4
Pin
Z;2
I0;1
I1;1
I2;1
I3;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_5;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_6;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_8;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N176_inv;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N226_mux5_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N228_inv;GTP_LUT5
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_0;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_1;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_2;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_3;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_4;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_5;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_6;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_7;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_8;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_9;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_10;GTP_LUT6CARRY
Pin
COUT;2
Z;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[0];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[1];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[2];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[3];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[4];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[5];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[6];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[7];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[8];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[9];GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_3;GTP_RAM32X2DP
Pin
DO[0];2
DO[1];2
DI[0];1
DI[1];1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WCLK;1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N9_sum3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N14_eq0_1;GTP_LUT2
Pin
Z;2
I0;1
I1;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N16_eq2_2;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_1_2;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_1_3;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4:0]_0;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4:0]_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4:0]_10;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty;GTP_DFF_P
Pin
Q;2
CLK;1
D;1
P;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[3];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4:0]_0;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4:0]_3;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4:0]_10;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_3;GTP_RAM32X2DP
Pin
DO[0];2
DO[1];2
DI[0];1
DI[1];1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WCLK;1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2_sum2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2_sum3_pack;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N9_ac1;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N9_ac2;GTP_LUT6D
Pin
Z;2
Z5;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_2;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_4;GTP_LUT6
Pin
Z;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb;GTP_DFF_C
Pin
Q;2
C;1
CLK;1
D;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[0];GTP_DFF_CE
Pin
Q;2
C;1
CE;1
CLK;1
D;1

Net
QR1_ref_clk_156_n;
QR1_ref_clk_156_p;
_N2914;
_N3182;
_N5297;
_N5334;
_N13699;
_N13778;
_N13827;
_N13857;
_N13959;
_N14272;
_N14272_co;
_N15075;
apb_paddr[0];
apb_paddr[1];
apb_paddr[2];
apb_paddr[3];
apb_paddr[4];
apb_paddr[5];
apb_paddr[6];
apb_paddr[7];
apb_paddr[8];
apb_paddr[9];
apb_paddr[10];
apb_paddr[11];
apb_paddr[12];
apb_paddr[13];
apb_paddr[14];
apb_paddr[15];
apb_paddr[16];
apb_paddr[17];
apb_paddr[18];
apb_penable;
apb_pready;
apb_psel;
apb_pwdata[0];
apb_pwdata[1];
apb_pwdata[2];
apb_pwdata[3];
apb_pwdata[4];
apb_pwdata[5];
apb_pwdata[6];
apb_pwdata[7];
apb_pwdata[8];
apb_pwdata[9];
apb_pwdata[10];
apb_pwdata[11];
apb_pwdata[12];
apb_pwdata[13];
apb_pwdata[14];
apb_pwdata[15];
apb_pwdata[16];
apb_pwdata[17];
apb_pwdata[18];
apb_pwdata[19];
apb_pwdata[20];
apb_pwdata[21];
apb_pwdata[22];
apb_pwdata[23];
apb_pwdata[24];
apb_pwdata[25];
apb_pwdata[26];
apb_pwdata[27];
apb_pwdata[28];
apb_pwdata[29];
apb_pwdata[30];
apb_pwdata[31];
apb_pwrite;
clk_50;
fan;
fpga_rst_n;
i_clk_50;
i_clk_100_n;
i_clk_100_p;
nb0[0];
nb0[1];
nb0[2];
nb0[3];
nb0[4];
nb0[5];
nb0[6];
nb0[7];
nt_fpga_rst_n;
nt_i_clk_50;
nt_rxd;
nt_txd;
rxd;
sfp_1_rx_n;
sfp_1_rx_p;
sfp_1_tx_dis;
sfp_1_tx_n;
sfp_1_tx_p;
txd;
LinkMain/core_prdata [8];
LinkMain/core_prdata [9];
LinkMain/core_prdata [10];
LinkMain/core_prdata [11];
LinkMain/core_prdata [12];
LinkMain/core_prdata [13];
LinkMain/core_prdata [14];
LinkMain/core_prdata [15];
LinkMain/mac_prdata [8];
LinkMain/mac_prdata [9];
LinkMain/mac_prdata [10];
LinkMain/mac_prdata [11];
LinkMain/mac_prdata [12];
LinkMain/mac_prdata [13];
LinkMain/mac_prdata [14];
LinkMain/mac_prdata [15];
LinkMain/pcs_paddr [18];
LinkMain/MAC_10G/cfg_prdata [0];
LinkMain/MAC_10G/cfg_prdata [1];
LinkMain/MAC_10G/cfg_prdata [2];
LinkMain/MAC_10G/cfg_prdata [3];
LinkMain/MAC_10G/cfg_prdata [4];
LinkMain/MAC_10G/cfg_prdata [5];
LinkMain/MAC_10G/cfg_prdata [6];
LinkMain/MAC_10G/cfg_prdata [7];
LinkMain/MAC_10G/cfg_prdata [16];
LinkMain/MAC_10G/cfg_prdata [17];
LinkMain/MAC_10G/cfg_prdata [18];
LinkMain/MAC_10G/cfg_prdata [19];
LinkMain/MAC_10G/cfg_prdata [20];
LinkMain/MAC_10G/cfg_prdata [21];
LinkMain/MAC_10G/cfg_prdata [22];
LinkMain/MAC_10G/cfg_prdata [23];
LinkMain/MAC_10G/cfg_prdata [24];
LinkMain/MAC_10G/cfg_prdata [25];
LinkMain/MAC_10G/cfg_prdata [26];
LinkMain/MAC_10G/cfg_prdata [27];
LinkMain/MAC_10G/cfg_prdata [28];
LinkMain/MAC_10G/cfg_prdata [29];
LinkMain/MAC_10G/cfg_prdata [30];
LinkMain/MAC_10G/cfg_prdata [31];
LinkMain/MAC_10G/xge_mac_reg_union_inst/N142_4;
LinkMain/PCS_10G/u5_rx_decode/N15;
LinkMain/PCS_10G/u5_rx_decode/N24;
LinkMain/PCS_10G/u5_rx_decode/N37;
LinkMain/PCS_10G/u5_rx_decode/N60;
LinkMain/PCS_10G/u5_rx_decode/N73;
LinkMain/PCS_10G/u5_rx_decode/N86;
LinkMain/PCS_10G/u5_rx_decode/N99;
LinkMain/PCS_10G/u5_rx_decode/N112;
LinkMain/PCS_10G/u5_rx_decode/N149;
LinkMain/PCS_10G/u5_rx_decode/N244;
LinkMain/PCS_10G/u5_rx_decode/N557_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N919;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N311;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N276;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N38;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_next [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [3];
Debug/clkin1_tmp;
LinkMain/N31_inv_1;
LinkMain/N33_inv_1;
LinkMain/N44_inv;
LinkMain/N44_inv_1;
LinkMain/N58_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [7];
LinkMain/RegCONFIG/core_pready;
LinkMain/Reg_bridge/N28_inv_1;
LinkMain/cfg_pcs_loopback_0;
LinkMain/cfg_pcs_reset;
LinkMain/cfg_pma_reset;
LinkMain/core_paddr [0];
LinkMain/core_paddr [1];
LinkMain/core_paddr [2];
LinkMain/core_paddr [3];
LinkMain/core_paddr [4];
LinkMain/core_paddr [5];
LinkMain/core_paddr [6];
LinkMain/core_paddr [7];
LinkMain/core_paddr [8];
LinkMain/core_paddr [9];
LinkMain/core_paddr [10];
LinkMain/core_paddr [11];
LinkMain/core_paddr [12];
LinkMain/core_paddr [13];
LinkMain/core_paddr [14];
LinkMain/core_prdata [0];
LinkMain/core_prdata [1];
LinkMain/core_prdata [2];
LinkMain/core_prdata [3];
LinkMain/core_prdata [4];
LinkMain/core_prdata [5];
LinkMain/core_prdata [6];
LinkMain/core_prdata [7];
LinkMain/core_pwdata [0];
LinkMain/core_pwdata [4];
LinkMain/core_pwdata [5];
LinkMain/core_pwdata [14];
LinkMain/core_pwdata [15];
LinkMain/hsst_paddr [0];
LinkMain/hsst_paddr [1];
LinkMain/hsst_paddr [2];
LinkMain/hsst_paddr [3];
LinkMain/hsst_paddr [4];
LinkMain/hsst_paddr [5];
LinkMain/hsst_paddr [6];
LinkMain/hsst_paddr [7];
LinkMain/hsst_paddr [8];
LinkMain/hsst_paddr [9];
LinkMain/hsst_paddr [10];
LinkMain/hsst_paddr [11];
LinkMain/hsst_paddr [14];
LinkMain/hsst_pready;
LinkMain/hsst_pwdata [0];
LinkMain/hsst_pwdata [1];
LinkMain/hsst_pwdata [2];
LinkMain/hsst_pwdata [3];
LinkMain/hsst_pwdata [4];
LinkMain/hsst_pwdata [5];
LinkMain/hsst_pwdata [6];
LinkMain/hsst_pwdata [7];
LinkMain/hsst_rst_done;
LinkMain/hsst_rxlane_done_0;
LinkMain/hsst_txlane_done_0;
LinkMain/o_p_clk2core_rx_0;
LinkMain/o_p_clk2core_tx_0;
LinkMain/o_p_lx_cdr_align_0;
LinkMain/o_p_refck2core_0;
LinkMain/o_p_rx_sigdet_sta_0;
LinkMain/o_rxq_start_0;
LinkMain/o_usclk;
LinkMain/p_pma_nearend_ploop;
LinkMain/pcs_paddr_14;
LinkMain/pcs_paddr [16];
LinkMain/rx_data_group_0 [0];
LinkMain/rx_data_group_0 [1];
LinkMain/rx_data_group_0 [2];
LinkMain/rx_data_group_0 [3];
LinkMain/rx_data_group_0 [4];
LinkMain/rx_data_group_0 [5];
LinkMain/rx_data_group_0 [6];
LinkMain/rx_data_group_0 [7];
LinkMain/rx_data_group_0 [8];
LinkMain/rx_data_group_0 [9];
LinkMain/rx_data_group_0 [10];
LinkMain/rx_data_group_0 [11];
LinkMain/rx_data_group_0 [12];
LinkMain/rx_data_group_0 [13];
LinkMain/rx_data_group_0 [14];
LinkMain/rx_data_group_0 [15];
LinkMain/rx_data_group_0 [16];
LinkMain/rx_data_group_0 [17];
LinkMain/rx_data_group_0 [18];
LinkMain/rx_data_group_0 [19];
LinkMain/rx_data_group_0 [20];
LinkMain/rx_data_group_0 [21];
LinkMain/rx_data_group_0 [22];
LinkMain/rx_data_group_0 [23];
LinkMain/rx_data_group_0 [24];
LinkMain/rx_data_group_0 [25];
LinkMain/rx_data_group_0 [26];
LinkMain/rx_data_group_0 [27];
LinkMain/rx_data_group_0 [28];
LinkMain/rx_data_group_0 [29];
LinkMain/rx_data_group_0 [30];
LinkMain/rx_data_group_0 [31];
LinkMain/rx_data_group_0 [32];
LinkMain/rx_data_group_0 [33];
LinkMain/rx_data_group_0 [34];
LinkMain/rx_data_group_0 [35];
LinkMain/rx_data_group_0 [36];
LinkMain/rx_data_group_0 [37];
LinkMain/rx_data_group_0 [38];
LinkMain/rx_data_group_0 [39];
LinkMain/rx_data_group_0 [40];
LinkMain/rx_data_group_0 [41];
LinkMain/rx_data_group_0 [42];
LinkMain/rx_data_group_0 [43];
LinkMain/rx_data_group_0 [44];
LinkMain/rx_data_group_0 [45];
LinkMain/rx_data_group_0 [46];
LinkMain/rx_data_group_0 [47];
LinkMain/rx_data_group_0 [48];
LinkMain/rx_data_group_0 [49];
LinkMain/rx_data_group_0 [50];
LinkMain/rx_data_group_0 [51];
LinkMain/rx_data_group_0 [52];
LinkMain/rx_data_group_0 [53];
LinkMain/rx_data_group_0 [54];
LinkMain/rx_data_group_0 [55];
LinkMain/rx_data_group_0 [56];
LinkMain/rx_data_group_0 [57];
LinkMain/rx_data_group_0 [58];
LinkMain/rx_data_group_0 [59];
LinkMain/rx_data_group_0 [60];
LinkMain/rx_data_group_0 [61];
LinkMain/rx_data_group_0 [62];
LinkMain/rx_data_group_0 [63];
LinkMain/rx_data_h_0 [0];
LinkMain/rx_data_h_0 [1];
LinkMain/rx_data_slip_0;
LinkMain/rx_data_vld_0;
LinkMain/rxclk;
LinkMain/rxlane_done;
LinkMain/slow_rst_done;
LinkMain/syn_align;
LinkMain/tx_data_group_0 [0];
LinkMain/tx_data_group_0 [1];
LinkMain/tx_data_group_0 [2];
LinkMain/tx_data_group_0 [3];
LinkMain/tx_data_group_0 [4];
LinkMain/tx_data_group_0 [5];
LinkMain/tx_data_group_0 [6];
LinkMain/tx_data_group_0 [7];
LinkMain/tx_data_group_0 [8];
LinkMain/tx_data_group_0 [9];
LinkMain/tx_data_group_0 [10];
LinkMain/tx_data_group_0 [11];
LinkMain/tx_data_group_0 [12];
LinkMain/tx_data_group_0 [13];
LinkMain/tx_data_group_0 [14];
LinkMain/tx_data_group_0 [15];
LinkMain/tx_data_group_0 [16];
LinkMain/tx_data_group_0 [17];
LinkMain/tx_data_group_0 [18];
LinkMain/tx_data_group_0 [19];
LinkMain/tx_data_group_0 [20];
LinkMain/tx_data_group_0 [21];
LinkMain/tx_data_group_0 [22];
LinkMain/tx_data_group_0 [23];
LinkMain/tx_data_group_0 [24];
LinkMain/tx_data_group_0 [25];
LinkMain/tx_data_group_0 [26];
LinkMain/tx_data_group_0 [27];
LinkMain/tx_data_group_0 [28];
LinkMain/tx_data_group_0 [29];
LinkMain/tx_data_group_0 [30];
LinkMain/tx_data_group_0 [31];
LinkMain/tx_data_group_0 [32];
LinkMain/tx_data_group_0 [33];
LinkMain/tx_data_group_0 [34];
LinkMain/tx_data_group_0 [35];
LinkMain/tx_data_group_0 [36];
LinkMain/tx_data_group_0 [37];
LinkMain/tx_data_group_0 [38];
LinkMain/tx_data_group_0 [39];
LinkMain/tx_data_group_0 [40];
LinkMain/tx_data_group_0 [41];
LinkMain/tx_data_group_0 [42];
LinkMain/tx_data_group_0 [43];
LinkMain/tx_data_group_0 [44];
LinkMain/tx_data_group_0 [45];
LinkMain/tx_data_group_0 [46];
LinkMain/tx_data_group_0 [47];
LinkMain/tx_data_group_0 [48];
LinkMain/tx_data_group_0 [49];
LinkMain/tx_data_group_0 [50];
LinkMain/tx_data_group_0 [51];
LinkMain/tx_data_group_0 [52];
LinkMain/tx_data_group_0 [53];
LinkMain/tx_data_group_0 [54];
LinkMain/tx_data_group_0 [55];
LinkMain/tx_data_group_0 [56];
LinkMain/tx_data_group_0 [57];
LinkMain/tx_data_group_0 [58];
LinkMain/tx_data_group_0 [59];
LinkMain/tx_data_group_0 [60];
LinkMain/tx_data_group_0 [61];
LinkMain/tx_data_group_0 [62];
LinkMain/tx_data_group_0 [63];
LinkMain/tx_data_h_0 [0];
LinkMain/tx_data_h_0 [1];
LinkMain/tx_data_seq_0 [0];
LinkMain/tx_data_seq_0 [1];
LinkMain/tx_data_seq_0 [2];
LinkMain/tx_data_seq_0 [3];
LinkMain/tx_data_seq_0 [4];
LinkMain/tx_data_seq_0 [5];
LinkMain/tx_data_seq_0 [6];
LinkMain/txclk;
LinkMain/txlane_done;
LinkMain/xgmii_rxc [0];
LinkMain/xgmii_rxc [1];
LinkMain/xgmii_rxc [2];
LinkMain/xgmii_rxc [3];
LinkMain/xgmii_rxc [4];
LinkMain/xgmii_rxc [5];
LinkMain/xgmii_rxc [6];
LinkMain/xgmii_rxc [7];
LinkMain/xgmii_rxd [0];
LinkMain/xgmii_rxd [1];
LinkMain/xgmii_rxd [2];
LinkMain/xgmii_rxd [3];
LinkMain/xgmii_rxd [4];
LinkMain/xgmii_rxd [5];
LinkMain/xgmii_rxd [6];
LinkMain/xgmii_rxd [7];
LinkMain/xgmii_rxd [8];
LinkMain/xgmii_rxd [9];
LinkMain/xgmii_rxd [10];
LinkMain/xgmii_rxd [11];
LinkMain/xgmii_rxd [12];
LinkMain/xgmii_rxd [13];
LinkMain/xgmii_rxd [14];
LinkMain/xgmii_rxd [15];
LinkMain/xgmii_rxd [16];
LinkMain/xgmii_rxd [17];
LinkMain/xgmii_rxd [18];
LinkMain/xgmii_rxd [19];
LinkMain/xgmii_rxd [20];
LinkMain/xgmii_rxd [21];
LinkMain/xgmii_rxd [22];
LinkMain/xgmii_rxd [23];
LinkMain/xgmii_rxd [24];
LinkMain/xgmii_rxd [25];
LinkMain/xgmii_rxd [26];
LinkMain/xgmii_rxd [27];
LinkMain/xgmii_rxd [28];
LinkMain/xgmii_rxd [29];
LinkMain/xgmii_rxd [30];
LinkMain/xgmii_rxd [31];
LinkMain/xgmii_rxd [32];
LinkMain/xgmii_rxd [33];
LinkMain/xgmii_rxd [34];
LinkMain/xgmii_rxd [35];
LinkMain/xgmii_rxd [36];
LinkMain/xgmii_rxd [37];
LinkMain/xgmii_rxd [38];
LinkMain/xgmii_rxd [39];
LinkMain/xgmii_rxd [40];
LinkMain/xgmii_rxd [41];
LinkMain/xgmii_rxd [42];
LinkMain/xgmii_rxd [43];
LinkMain/xgmii_rxd [44];
LinkMain/xgmii_rxd [45];
LinkMain/xgmii_rxd [46];
LinkMain/xgmii_rxd [47];
LinkMain/xgmii_rxd [48];
LinkMain/xgmii_rxd [49];
LinkMain/xgmii_rxd [50];
LinkMain/xgmii_rxd [51];
LinkMain/xgmii_rxd [52];
LinkMain/xgmii_rxd [53];
LinkMain/xgmii_rxd [54];
LinkMain/xgmii_rxd [55];
LinkMain/xgmii_rxd [56];
LinkMain/xgmii_rxd [57];
LinkMain/xgmii_rxd [58];
LinkMain/xgmii_rxd [59];
LinkMain/xgmii_rxd [60];
LinkMain/xgmii_rxd [61];
LinkMain/xgmii_rxd [62];
LinkMain/xgmii_rxd [63];
LinkMain/xgmii_txc [1];
LinkMain/xgmii_txd [3];
uart_ctrl_inst/rx_fifo_rd_data [0];
uart_ctrl_inst/rx_fifo_rd_data [1];
uart_ctrl_inst/rx_fifo_rd_data [2];
uart_ctrl_inst/rx_fifo_rd_data [3];
uart_ctrl_inst/rx_fifo_rd_data [4];
uart_ctrl_inst/rx_fifo_rd_data [5];
uart_ctrl_inst/rx_fifo_rd_data [6];
uart_ctrl_inst/rx_fifo_rd_data [7];
uart_ctrl_inst/rx_fifo_rd_data_valid;
uart_ctrl_inst/sync_rst_n;
uart_ctrl_inst/tx_fifo_wr_data [0];
uart_ctrl_inst/tx_fifo_wr_data [1];
uart_ctrl_inst/tx_fifo_wr_data [2];
uart_ctrl_inst/tx_fifo_wr_data [3];
uart_ctrl_inst/tx_fifo_wr_data [4];
uart_ctrl_inst/tx_fifo_wr_data [5];
uart_ctrl_inst/tx_fifo_wr_data [6];
uart_ctrl_inst/tx_fifo_wr_data [7];
uart_ctrl_inst/tx_fifo_wr_data_req;
uart_ctrl_inst/u_uart_ctrl/addr [22];
uart_ctrl_inst/u_uart_ctrl/addr [23];
uart_ctrl_inst/u_uart_ctrl/mdio_tx_fifo_wr_data_req;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/apb_fifo_data_req;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/full;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rst;
LinkMain/MAC_10G/apb_clk_rst;
LinkMain/MAC_10G/cfg_fault_inhibit;
LinkMain/MAC_10G/cfg_paddr [0];
LinkMain/MAC_10G/cfg_paddr [1];
LinkMain/MAC_10G/cfg_paddr [2];
LinkMain/MAC_10G/cfg_paddr [3];
LinkMain/MAC_10G/cfg_paddr [4];
LinkMain/MAC_10G/cfg_paddr [5];
LinkMain/MAC_10G/cfg_paddr [6];
LinkMain/MAC_10G/cfg_prdata [8];
LinkMain/MAC_10G/cfg_prdata [9];
LinkMain/MAC_10G/cfg_prdata [10];
LinkMain/MAC_10G/cfg_prdata [11];
LinkMain/MAC_10G/cfg_prdata [12];
LinkMain/MAC_10G/cfg_prdata [13];
LinkMain/MAC_10G/cfg_prdata [14];
LinkMain/MAC_10G/cfg_prdata [15];
LinkMain/MAC_10G/cfg_pwdata [0];
LinkMain/MAC_10G/cfg_pwdata [1];
LinkMain/MAC_10G/cfg_pwdata [2];
LinkMain/MAC_10G/cfg_pwdata [3];
LinkMain/MAC_10G/cfg_pwdata [4];
LinkMain/MAC_10G/cfg_pwdata [5];
LinkMain/MAC_10G/cfg_pwdata [6];
LinkMain/MAC_10G/cfg_pwdata [7];
LinkMain/MAC_10G/cfg_pwdata [8];
LinkMain/MAC_10G/cfg_pwdata [9];
LinkMain/MAC_10G/cfg_pwdata [10];
LinkMain/MAC_10G/cfg_pwdata [11];
LinkMain/MAC_10G/cfg_pwdata [12];
LinkMain/MAC_10G/cfg_pwdata [13];
LinkMain/MAC_10G/cfg_pwdata [14];
LinkMain/MAC_10G/cfg_pwdata [15];
LinkMain/MAC_10G/cfg_pwdata [16];
LinkMain/MAC_10G/cfg_pwdata [17];
LinkMain/MAC_10G/cfg_pwdata [18];
LinkMain/MAC_10G/cfg_pwdata [19];
LinkMain/MAC_10G/cfg_pwdata [20];
LinkMain/MAC_10G/cfg_pwdata [21];
LinkMain/MAC_10G/cfg_pwdata [22];
LinkMain/MAC_10G/cfg_pwdata [23];
LinkMain/MAC_10G/cfg_pwdata [24];
LinkMain/MAC_10G/cfg_pwdata [25];
LinkMain/MAC_10G/cfg_pwdata [26];
LinkMain/MAC_10G/cfg_pwdata [27];
LinkMain/MAC_10G/cfg_pwdata [28];
LinkMain/MAC_10G/cfg_pwdata [29];
LinkMain/MAC_10G/cfg_pwdata [30];
LinkMain/MAC_10G/cfg_pwdata [31];
LinkMain/MAC_10G/cfg_rx_reset;
LinkMain/MAC_10G/cfg_tx_reset;
LinkMain/MAC_10G/link_fault [0];
LinkMain/MAC_10G/link_fault [1];
LinkMain/MAC_10G/link_fault [2];
LinkMain/MAC_10G/link_fault_toreg [0];
LinkMain/MAC_10G/link_fault_toreg [1];
LinkMain/MAC_10G/link_fault_toreg [2];
LinkMain/MAC_10G/xgmii_clk_rx_rst;
LinkMain/MAC_10G/xgmii_clk_tx_rst;
LinkMain/PCS_10G/_N1355;
LinkMain/PCS_10G/cfg_prbs_rx_en;
LinkMain/PCS_10G/pattern_err_count [0];
LinkMain/PCS_10G/pattern_err_count [1];
LinkMain/PCS_10G/pattern_err_count [2];
LinkMain/PCS_10G/pattern_err_count [3];
LinkMain/PCS_10G/pattern_err_count [4];
LinkMain/PCS_10G/pattern_err_count [5];
LinkMain/PCS_10G/pattern_err_count [6];
LinkMain/PCS_10G/pattern_err_count [7];
LinkMain/PCS_10G/pattern_err_count [8];
LinkMain/PCS_10G/pattern_err_count [9];
LinkMain/PCS_10G/pattern_err_count [10];
LinkMain/PCS_10G/pattern_err_count [11];
LinkMain/PCS_10G/pattern_err_count [12];
LinkMain/PCS_10G/pattern_err_count [13];
LinkMain/PCS_10G/pattern_err_count [14];
LinkMain/PCS_10G/pattern_err_count [15];
LinkMain/PCS_10G/rx_descr_data [0];
LinkMain/PCS_10G/rx_descr_data [1];
LinkMain/PCS_10G/rx_descr_data [2];
LinkMain/PCS_10G/rx_descr_data [3];
LinkMain/PCS_10G/rx_descr_data [4];
LinkMain/PCS_10G/rx_descr_data [5];
LinkMain/PCS_10G/rx_descr_data [6];
LinkMain/PCS_10G/rx_descr_data [7];
LinkMain/PCS_10G/rx_descr_data [8];
LinkMain/PCS_10G/rx_descr_data [9];
LinkMain/PCS_10G/rx_descr_data [10];
LinkMain/PCS_10G/rx_descr_data [11];
LinkMain/PCS_10G/rx_descr_data [12];
LinkMain/PCS_10G/rx_descr_data [13];
LinkMain/PCS_10G/rx_descr_data [14];
LinkMain/PCS_10G/rx_descr_data [15];
LinkMain/PCS_10G/rx_descr_data [16];
LinkMain/PCS_10G/rx_descr_data [17];
LinkMain/PCS_10G/rx_descr_data [18];
LinkMain/PCS_10G/rx_descr_data [19];
LinkMain/PCS_10G/rx_descr_data [20];
LinkMain/PCS_10G/rx_descr_data [21];
LinkMain/PCS_10G/rx_descr_data [22];
LinkMain/PCS_10G/rx_descr_data [23];
LinkMain/PCS_10G/rx_descr_data [24];
LinkMain/PCS_10G/rx_descr_data [25];
LinkMain/PCS_10G/rx_descr_data [26];
LinkMain/PCS_10G/rx_descr_data [27];
LinkMain/PCS_10G/rx_descr_data [28];
LinkMain/PCS_10G/rx_descr_data [29];
LinkMain/PCS_10G/rx_descr_data [30];
LinkMain/PCS_10G/rx_descr_data [31];
LinkMain/PCS_10G/rx_descr_data [32];
LinkMain/PCS_10G/rx_descr_data [33];
LinkMain/PCS_10G/rx_descr_data [34];
LinkMain/PCS_10G/rx_descr_data [35];
LinkMain/PCS_10G/rx_descr_data [36];
LinkMain/PCS_10G/rx_descr_data [37];
LinkMain/PCS_10G/rx_descr_data [38];
LinkMain/PCS_10G/rx_descr_data [39];
LinkMain/PCS_10G/rx_descr_data [40];
LinkMain/PCS_10G/rx_descr_data [41];
LinkMain/PCS_10G/rx_descr_data [42];
LinkMain/PCS_10G/rx_descr_data [43];
LinkMain/PCS_10G/rx_descr_data [44];
LinkMain/PCS_10G/rx_descr_data [45];
LinkMain/PCS_10G/rx_descr_data [46];
LinkMain/PCS_10G/rx_descr_data [47];
LinkMain/PCS_10G/rx_descr_data [48];
LinkMain/PCS_10G/rx_descr_data [49];
LinkMain/PCS_10G/rx_descr_data [50];
LinkMain/PCS_10G/rx_descr_data [51];
LinkMain/PCS_10G/rx_descr_data [52];
LinkMain/PCS_10G/rx_descr_data [53];
LinkMain/PCS_10G/rx_descr_data [54];
LinkMain/PCS_10G/rx_descr_data [55];
LinkMain/PCS_10G/rx_descr_data [56];
LinkMain/PCS_10G/rx_descr_data [57];
LinkMain/PCS_10G/rx_descr_data [58];
LinkMain/PCS_10G/rx_descr_data [59];
LinkMain/PCS_10G/rx_descr_data [60];
LinkMain/PCS_10G/rx_descr_data [61];
LinkMain/PCS_10G/rx_descr_data [62];
LinkMain/PCS_10G/rx_descr_data [63];
LinkMain/PCS_10G/rx_descr_h [0];
LinkMain/PCS_10G/rx_descr_h [1];
LinkMain/PCS_10G/rx_descr_vld;
LinkMain/PCS_10G/rx_syn_data [0];
LinkMain/PCS_10G/rx_syn_data [1];
LinkMain/PCS_10G/rx_syn_data [2];
LinkMain/PCS_10G/rx_syn_data [3];
LinkMain/PCS_10G/rx_syn_data [4];
LinkMain/PCS_10G/rx_syn_data [5];
LinkMain/PCS_10G/rx_syn_data [6];
LinkMain/PCS_10G/rx_syn_data [7];
LinkMain/PCS_10G/rx_syn_data [8];
LinkMain/PCS_10G/rx_syn_data [9];
LinkMain/PCS_10G/rx_syn_data [10];
LinkMain/PCS_10G/rx_syn_data [11];
LinkMain/PCS_10G/rx_syn_data [12];
LinkMain/PCS_10G/rx_syn_data [13];
LinkMain/PCS_10G/rx_syn_data [14];
LinkMain/PCS_10G/rx_syn_data [15];
LinkMain/PCS_10G/rx_syn_data [16];
LinkMain/PCS_10G/rx_syn_data [17];
LinkMain/PCS_10G/rx_syn_data [18];
LinkMain/PCS_10G/rx_syn_data [19];
LinkMain/PCS_10G/rx_syn_data [20];
LinkMain/PCS_10G/rx_syn_data [21];
LinkMain/PCS_10G/rx_syn_data [22];
LinkMain/PCS_10G/rx_syn_data [23];
LinkMain/PCS_10G/rx_syn_data [24];
LinkMain/PCS_10G/rx_syn_data [25];
LinkMain/PCS_10G/rx_syn_data [26];
LinkMain/PCS_10G/rx_syn_data [27];
LinkMain/PCS_10G/rx_syn_data [28];
LinkMain/PCS_10G/rx_syn_data [29];
LinkMain/PCS_10G/rx_syn_data [30];
LinkMain/PCS_10G/rx_syn_data [31];
LinkMain/PCS_10G/rx_syn_data [32];
LinkMain/PCS_10G/rx_syn_data [33];
LinkMain/PCS_10G/rx_syn_data [34];
LinkMain/PCS_10G/rx_syn_data [35];
LinkMain/PCS_10G/rx_syn_data [36];
LinkMain/PCS_10G/rx_syn_data [37];
LinkMain/PCS_10G/rx_syn_data [38];
LinkMain/PCS_10G/rx_syn_data [39];
LinkMain/PCS_10G/rx_syn_data [40];
LinkMain/PCS_10G/rx_syn_data [41];
LinkMain/PCS_10G/rx_syn_data [42];
LinkMain/PCS_10G/rx_syn_data [43];
LinkMain/PCS_10G/rx_syn_data [44];
LinkMain/PCS_10G/rx_syn_data [45];
LinkMain/PCS_10G/rx_syn_data [46];
LinkMain/PCS_10G/rx_syn_data [47];
LinkMain/PCS_10G/rx_syn_data [48];
LinkMain/PCS_10G/rx_syn_data [49];
LinkMain/PCS_10G/rx_syn_data [50];
LinkMain/PCS_10G/rx_syn_data [51];
LinkMain/PCS_10G/rx_syn_data [52];
LinkMain/PCS_10G/rx_syn_data [53];
LinkMain/PCS_10G/rx_syn_data [54];
LinkMain/PCS_10G/rx_syn_data [55];
LinkMain/PCS_10G/rx_syn_data [56];
LinkMain/PCS_10G/rx_syn_data [57];
LinkMain/PCS_10G/rx_syn_data [58];
LinkMain/PCS_10G/rx_syn_data [59];
LinkMain/PCS_10G/rx_syn_data [60];
LinkMain/PCS_10G/rx_syn_data [61];
LinkMain/PCS_10G/rx_syn_data [62];
LinkMain/PCS_10G/rx_syn_data [63];
LinkMain/PCS_10G/rx_syn_h [0];
LinkMain/PCS_10G/rx_syn_h [1];
LinkMain/PCS_10G/rx_syn_vld;
LinkMain/PCS_10G/rxc_dec [0];
LinkMain/PCS_10G/rxc_dec [1];
LinkMain/PCS_10G/rxc_dec [2];
LinkMain/PCS_10G/rxc_dec [3];
LinkMain/PCS_10G/rxc_dec [4];
LinkMain/PCS_10G/rxc_dec [5];
LinkMain/PCS_10G/rxc_dec [6];
LinkMain/PCS_10G/rxc_dec [7];
LinkMain/PCS_10G/rxd_dec [0];
LinkMain/PCS_10G/rxd_dec [1];
LinkMain/PCS_10G/rxd_dec [2];
LinkMain/PCS_10G/rxd_dec [3];
LinkMain/PCS_10G/rxd_dec [4];
LinkMain/PCS_10G/rxd_dec [5];
LinkMain/PCS_10G/rxd_dec [6];
LinkMain/PCS_10G/rxd_dec [7];
LinkMain/PCS_10G/rxd_dec [8];
LinkMain/PCS_10G/rxd_dec [9];
LinkMain/PCS_10G/rxd_dec [10];
LinkMain/PCS_10G/rxd_dec [11];
LinkMain/PCS_10G/rxd_dec [12];
LinkMain/PCS_10G/rxd_dec [13];
LinkMain/PCS_10G/rxd_dec [14];
LinkMain/PCS_10G/rxd_dec [15];
LinkMain/PCS_10G/rxd_dec [16];
LinkMain/PCS_10G/rxd_dec [17];
LinkMain/PCS_10G/rxd_dec [18];
LinkMain/PCS_10G/rxd_dec [19];
LinkMain/PCS_10G/rxd_dec [20];
LinkMain/PCS_10G/rxd_dec [21];
LinkMain/PCS_10G/rxd_dec [22];
LinkMain/PCS_10G/rxd_dec [23];
LinkMain/PCS_10G/rxd_dec [24];
LinkMain/PCS_10G/rxd_dec [25];
LinkMain/PCS_10G/rxd_dec [26];
LinkMain/PCS_10G/rxd_dec [27];
LinkMain/PCS_10G/rxd_dec [28];
LinkMain/PCS_10G/rxd_dec [29];
LinkMain/PCS_10G/rxd_dec [30];
LinkMain/PCS_10G/rxd_dec [31];
LinkMain/PCS_10G/rxd_dec [32];
LinkMain/PCS_10G/rxd_dec [33];
LinkMain/PCS_10G/rxd_dec [34];
LinkMain/PCS_10G/rxd_dec [35];
LinkMain/PCS_10G/rxd_dec [36];
LinkMain/PCS_10G/rxd_dec [37];
LinkMain/PCS_10G/rxd_dec [38];
LinkMain/PCS_10G/rxd_dec [39];
LinkMain/PCS_10G/rxd_dec [40];
LinkMain/PCS_10G/rxd_dec [41];
LinkMain/PCS_10G/rxd_dec [42];
LinkMain/PCS_10G/rxd_dec [43];
LinkMain/PCS_10G/rxd_dec [44];
LinkMain/PCS_10G/rxd_dec [45];
LinkMain/PCS_10G/rxd_dec [46];
LinkMain/PCS_10G/rxd_dec [47];
LinkMain/PCS_10G/rxd_dec [48];
LinkMain/PCS_10G/rxd_dec [49];
LinkMain/PCS_10G/rxd_dec [50];
LinkMain/PCS_10G/rxd_dec [51];
LinkMain/PCS_10G/rxd_dec [52];
LinkMain/PCS_10G/rxd_dec [53];
LinkMain/PCS_10G/rxd_dec [54];
LinkMain/PCS_10G/rxd_dec [55];
LinkMain/PCS_10G/rxd_dec [56];
LinkMain/PCS_10G/rxd_dec [57];
LinkMain/PCS_10G/rxd_dec [58];
LinkMain/PCS_10G/rxd_dec [59];
LinkMain/PCS_10G/rxd_dec [60];
LinkMain/PCS_10G/rxd_dec [61];
LinkMain/PCS_10G/rxd_dec [62];
LinkMain/PCS_10G/rxd_dec [63];
LinkMain/PCS_10G/rxd_dec_en;
LinkMain/PCS_10G/tx_coded [2];
LinkMain/PCS_10G/tx_coded [3];
LinkMain/PCS_10G/tx_scr [0];
LinkMain/PCS_10G/tx_scr [1];
LinkMain/PCS_10G/tx_scr [2];
LinkMain/PCS_10G/tx_scr [3];
LinkMain/PCS_10G/tx_scr [4];
LinkMain/PCS_10G/tx_scr [5];
LinkMain/PCS_10G/tx_scr [6];
LinkMain/PCS_10G/tx_scr [7];
LinkMain/PCS_10G/tx_scr [8];
LinkMain/PCS_10G/tx_scr [9];
LinkMain/PCS_10G/tx_scr [10];
LinkMain/PCS_10G/tx_scr [11];
LinkMain/PCS_10G/tx_scr [12];
LinkMain/PCS_10G/tx_scr [13];
LinkMain/PCS_10G/tx_scr [14];
LinkMain/PCS_10G/tx_scr [15];
LinkMain/PCS_10G/tx_scr [16];
LinkMain/PCS_10G/tx_scr [17];
LinkMain/PCS_10G/tx_scr [18];
LinkMain/PCS_10G/tx_scr [19];
LinkMain/PCS_10G/tx_scr [20];
LinkMain/PCS_10G/tx_scr [21];
LinkMain/PCS_10G/tx_scr [22];
LinkMain/PCS_10G/tx_scr [23];
LinkMain/PCS_10G/tx_scr [24];
LinkMain/PCS_10G/tx_scr [25];
LinkMain/PCS_10G/tx_scr [26];
LinkMain/PCS_10G/tx_scr [27];
LinkMain/PCS_10G/tx_scr [28];
LinkMain/PCS_10G/tx_scr [29];
LinkMain/PCS_10G/tx_scr [30];
LinkMain/PCS_10G/tx_scr [31];
LinkMain/PCS_10G/tx_scr [32];
LinkMain/PCS_10G/tx_scr [33];
LinkMain/PCS_10G/tx_scr [34];
LinkMain/PCS_10G/tx_scr [35];
LinkMain/PCS_10G/tx_scr [36];
LinkMain/PCS_10G/tx_scr [37];
LinkMain/PCS_10G/tx_scr [38];
LinkMain/PCS_10G/tx_scr [39];
LinkMain/PCS_10G/tx_scr [40];
LinkMain/PCS_10G/tx_scr [41];
LinkMain/PCS_10G/tx_scr [42];
LinkMain/PCS_10G/tx_scr [43];
LinkMain/PCS_10G/tx_scr [44];
LinkMain/PCS_10G/tx_scr [45];
LinkMain/PCS_10G/tx_scr [46];
LinkMain/PCS_10G/tx_scr [47];
LinkMain/PCS_10G/tx_scr [48];
LinkMain/PCS_10G/tx_scr [49];
LinkMain/PCS_10G/tx_scr [50];
LinkMain/PCS_10G/tx_scr [51];
LinkMain/PCS_10G/tx_scr [52];
LinkMain/PCS_10G/tx_scr [53];
LinkMain/PCS_10G/tx_scr [54];
LinkMain/PCS_10G/tx_scr [55];
LinkMain/PCS_10G/tx_scr [56];
LinkMain/PCS_10G/tx_scr [57];
LinkMain/PCS_10G/tx_scr [58];
LinkMain/PCS_10G/tx_scr [59];
LinkMain/PCS_10G/tx_scr [60];
LinkMain/PCS_10G/tx_scr [61];
LinkMain/PCS_10G/tx_scr [62];
LinkMain/PCS_10G/tx_scr [63];
LinkMain/PCS_10G/tx_scr [64];
LinkMain/PCS_10G/tx_scr [65];
LinkMain/PCS_10G/tx_seq_en;
LinkMain/PCS_10G/tx_seq_en_d;
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [6];
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1;
LinkMain/PHY_10G/N114_inv;
LinkMain/PHY_10G/P_HPLL_POWERDOWN;
LinkMain/PHY_10G/P_HPLL_RST;
LinkMain/PHY_10G/P_HPLL_VCO_CALIB_EN;
LinkMain/PHY_10G/P_PCS_RX_RST_0;
LinkMain/PHY_10G/P_PCS_TX_RST_0;
LinkMain/PHY_10G/P_RX_LANE_POWERDOWN_0;
LinkMain/PHY_10G/P_RX_PMA_RST_0;
LinkMain/PHY_10G/P_TX_LANE_POWERDOWN_0;
LinkMain/PHY_10G/P_TX_PMA_RST_0;
LinkMain/PHY_10G/o_p_hpll_lock;
LinkMain/RegCONFIG/N52 [0];
LinkMain/RegCONFIG/N52 [1];
LinkMain/RegCONFIG/N55;
LinkMain/RegCONFIG/core_enable_cnt [0];
LinkMain/RegCONFIG/core_enable_cnt [1];
LinkMain/Reg_bridge/N52 [0];
LinkMain/Reg_bridge/N52 [1];
LinkMain/Reg_bridge/N55;
LinkMain/Reg_bridge/mac_enable_cnt [0];
LinkMain/Reg_bridge/mac_enable_cnt [1];
LinkMain/Reg_bridge/mac_pready;
LinkMain/pcs_rx_rst_inst/N0_inv;
LinkMain/pcs_rx_rst_inst/N21;
LinkMain/pcs_rx_rst_inst/N22 [0];
LinkMain/pcs_rx_rst_inst/N22 [1];
LinkMain/pcs_rx_rst_inst/N22 [2];
LinkMain/pcs_rx_rst_inst/N22 [3];
LinkMain/pcs_rx_rst_inst/N22 [4];
LinkMain/pcs_rx_rst_inst/N22 [5];
LinkMain/pcs_rx_rst_inst/N22 [6];
LinkMain/pcs_rx_rst_inst/N22 [7];
LinkMain/pcs_rx_rst_inst/N22 [8];
LinkMain/pcs_rx_rst_inst/N23;
LinkMain/pcs_rx_rst_inst/_N1287;
LinkMain/pcs_rx_rst_inst/_N15888;
LinkMain/pcs_rx_rst_inst/cfg_rst_d0;
LinkMain/pcs_rx_rst_inst/cfg_rst_d1;
LinkMain/pcs_rx_rst_inst/rst_cnt [0];
LinkMain/pcs_rx_rst_inst/rst_cnt [1];
LinkMain/pcs_rx_rst_inst/rst_cnt [2];
LinkMain/pcs_rx_rst_inst/rst_cnt [3];
LinkMain/pcs_rx_rst_inst/rst_cnt [4];
LinkMain/pcs_rx_rst_inst/rst_cnt [5];
LinkMain/pcs_rx_rst_inst/rst_cnt [6];
LinkMain/pcs_rx_rst_inst/rst_cnt [7];
LinkMain/pcs_rx_rst_inst/rst_cnt [8];
LinkMain/pcs_tx_rst_inst/N0_inv;
LinkMain/pcs_tx_rst_inst/N21;
LinkMain/pcs_tx_rst_inst/N22 [0];
LinkMain/pcs_tx_rst_inst/N22 [1];
LinkMain/pcs_tx_rst_inst/N22 [2];
LinkMain/pcs_tx_rst_inst/N22 [3];
LinkMain/pcs_tx_rst_inst/N22 [4];
LinkMain/pcs_tx_rst_inst/N22 [5];
LinkMain/pcs_tx_rst_inst/N22 [6];
LinkMain/pcs_tx_rst_inst/N22 [7];
LinkMain/pcs_tx_rst_inst/N22 [8];
LinkMain/pcs_tx_rst_inst/N23;
LinkMain/pcs_tx_rst_inst/_N852;
LinkMain/pcs_tx_rst_inst/_N15841;
LinkMain/pcs_tx_rst_inst/cfg_rst_d0;
LinkMain/pcs_tx_rst_inst/cfg_rst_d1;
LinkMain/pcs_tx_rst_inst/rst_cnt [0];
LinkMain/pcs_tx_rst_inst/rst_cnt [1];
LinkMain/pcs_tx_rst_inst/rst_cnt [2];
LinkMain/pcs_tx_rst_inst/rst_cnt [3];
LinkMain/pcs_tx_rst_inst/rst_cnt [4];
LinkMain/pcs_tx_rst_inst/rst_cnt [5];
LinkMain/pcs_tx_rst_inst/rst_cnt [6];
LinkMain/pcs_tx_rst_inst/rst_cnt [7];
LinkMain/pcs_tx_rst_inst/rst_cnt [8];
LinkMain/pma_hsst_rst_inst/N21;
LinkMain/pma_hsst_rst_inst/N22 [0];
LinkMain/pma_hsst_rst_inst/N22 [1];
LinkMain/pma_hsst_rst_inst/N22 [2];
LinkMain/pma_hsst_rst_inst/N22 [3];
LinkMain/pma_hsst_rst_inst/N22 [4];
LinkMain/pma_hsst_rst_inst/N22 [5];
LinkMain/pma_hsst_rst_inst/N22 [6];
LinkMain/pma_hsst_rst_inst/N22 [7];
LinkMain/pma_hsst_rst_inst/N22 [8];
LinkMain/pma_hsst_rst_inst/N23;
LinkMain/pma_hsst_rst_inst/_N786;
LinkMain/pma_hsst_rst_inst/_N15870;
LinkMain/pma_hsst_rst_inst/cfg_rst_d0;
LinkMain/pma_hsst_rst_inst/cfg_rst_d1;
LinkMain/pma_hsst_rst_inst/rst_cnt [0];
LinkMain/pma_hsst_rst_inst/rst_cnt [1];
LinkMain/pma_hsst_rst_inst/rst_cnt [2];
LinkMain/pma_hsst_rst_inst/rst_cnt [3];
LinkMain/pma_hsst_rst_inst/rst_cnt [4];
LinkMain/pma_hsst_rst_inst/rst_cnt [5];
LinkMain/pma_hsst_rst_inst/rst_cnt [6];
LinkMain/pma_hsst_rst_inst/rst_cnt [7];
LinkMain/pma_hsst_rst_inst/rst_cnt [8];
LinkMain/rst_debounce_inst/N32;
LinkMain/rst_debounce_inst/N34 [0];
LinkMain/rst_debounce_inst/N34 [1];
LinkMain/rst_debounce_inst/N34 [2];
LinkMain/rst_debounce_inst/N34 [3];
LinkMain/rst_debounce_inst/N34 [4];
LinkMain/rst_debounce_inst/N34 [5];
LinkMain/rst_debounce_inst/N34 [6];
LinkMain/rst_debounce_inst/N34 [7];
LinkMain/rst_debounce_inst/N34 [8];
LinkMain/rst_debounce_inst/N34 [9];
LinkMain/rst_debounce_inst/N34 [10];
LinkMain/rst_debounce_inst/N34 [11];
LinkMain/rst_debounce_inst/_N2507;
LinkMain/rst_debounce_inst/_N2508;
LinkMain/rst_debounce_inst/_N2509;
LinkMain/rst_debounce_inst/_N2510;
LinkMain/rst_debounce_inst/_N2511;
LinkMain/rst_debounce_inst/_N2512;
LinkMain/rst_debounce_inst/_N2513;
LinkMain/rst_debounce_inst/_N2514;
LinkMain/rst_debounce_inst/_N2515;
LinkMain/rst_debounce_inst/_N2516;
LinkMain/rst_debounce_inst/_N15147;
LinkMain/rst_debounce_inst/_N15664;
LinkMain/rst_debounce_inst/_N15670;
LinkMain/rst_debounce_inst/rise_cnt [0];
LinkMain/rst_debounce_inst/rise_cnt [1];
LinkMain/rst_debounce_inst/rise_cnt [2];
LinkMain/rst_debounce_inst/rise_cnt [3];
LinkMain/rst_debounce_inst/rise_cnt [4];
LinkMain/rst_debounce_inst/rise_cnt [5];
LinkMain/rst_debounce_inst/rise_cnt [6];
LinkMain/rst_debounce_inst/rise_cnt [7];
LinkMain/rst_debounce_inst/rise_cnt [8];
LinkMain/rst_debounce_inst/rise_cnt [9];
LinkMain/rst_debounce_inst/rise_cnt [10];
LinkMain/rst_debounce_inst/rise_cnt [11];
uart_ctrl_inst/u_rstn_sync/rst_n_ff1;
uart_ctrl_inst/u_uart_ctrl/addr [0];
uart_ctrl_inst/u_uart_ctrl/addr [1];
uart_ctrl_inst/u_uart_ctrl/addr [2];
uart_ctrl_inst/u_uart_ctrl/addr [3];
uart_ctrl_inst/u_uart_ctrl/addr [4];
uart_ctrl_inst/u_uart_ctrl/addr [5];
uart_ctrl_inst/u_uart_ctrl/addr [6];
uart_ctrl_inst/u_uart_ctrl/addr [7];
uart_ctrl_inst/u_uart_ctrl/addr [8];
uart_ctrl_inst/u_uart_ctrl/addr [9];
uart_ctrl_inst/u_uart_ctrl/addr [10];
uart_ctrl_inst/u_uart_ctrl/addr [11];
uart_ctrl_inst/u_uart_ctrl/addr [12];
uart_ctrl_inst/u_uart_ctrl/addr [13];
uart_ctrl_inst/u_uart_ctrl/addr [14];
uart_ctrl_inst/u_uart_ctrl/addr [15];
uart_ctrl_inst/u_uart_ctrl/addr [16];
uart_ctrl_inst/u_uart_ctrl/addr [17];
uart_ctrl_inst/u_uart_ctrl/addr [18];
uart_ctrl_inst/u_uart_ctrl/addr [19];
uart_ctrl_inst/u_uart_ctrl/apb_cmd_done;
uart_ctrl_inst/u_uart_ctrl/apb_cmd_en;
uart_ctrl_inst/u_uart_ctrl/data [0];
uart_ctrl_inst/u_uart_ctrl/data [1];
uart_ctrl_inst/u_uart_ctrl/data [2];
uart_ctrl_inst/u_uart_ctrl/data [3];
uart_ctrl_inst/u_uart_ctrl/data [4];
uart_ctrl_inst/u_uart_ctrl/data [5];
uart_ctrl_inst/u_uart_ctrl/data [6];
uart_ctrl_inst/u_uart_ctrl/data [7];
uart_ctrl_inst/u_uart_ctrl/data [8];
uart_ctrl_inst/u_uart_ctrl/data [9];
uart_ctrl_inst/u_uart_ctrl/data [10];
uart_ctrl_inst/u_uart_ctrl/data [11];
uart_ctrl_inst/u_uart_ctrl/data [12];
uart_ctrl_inst/u_uart_ctrl/data [13];
uart_ctrl_inst/u_uart_ctrl/data [14];
uart_ctrl_inst/u_uart_ctrl/data [15];
uart_ctrl_inst/u_uart_ctrl/data [16];
uart_ctrl_inst/u_uart_ctrl/data [17];
uart_ctrl_inst/u_uart_ctrl/data [18];
uart_ctrl_inst/u_uart_ctrl/data [19];
uart_ctrl_inst/u_uart_ctrl/data [20];
uart_ctrl_inst/u_uart_ctrl/data [21];
uart_ctrl_inst/u_uart_ctrl/data [22];
uart_ctrl_inst/u_uart_ctrl/data [23];
uart_ctrl_inst/u_uart_ctrl/data [24];
uart_ctrl_inst/u_uart_ctrl/data [25];
uart_ctrl_inst/u_uart_ctrl/data [26];
uart_ctrl_inst/u_uart_ctrl/data [27];
uart_ctrl_inst/u_uart_ctrl/data [28];
uart_ctrl_inst/u_uart_ctrl/data [29];
uart_ctrl_inst/u_uart_ctrl/data [30];
uart_ctrl_inst/u_uart_ctrl/data [31];
uart_ctrl_inst/u_uart_ctrl/mdio_cmd_done;
uart_ctrl_inst/u_uart_ctrl/mdio_cmd_en;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [7];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [14];
uart_ctrl_inst/u_uart_ctrl/we;
uart_ctrl_inst/u_uart_top/_N15156;
uart_ctrl_inst/u_uart_top/clk_en;
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [0];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [1];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [2];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [3];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [4];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [5];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [6];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [7];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [0];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [1];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [2];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [3];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [4];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [5];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [6];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [7];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data_req;
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data_valid;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26 [0];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N155;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_req;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/clken;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_req;
LinkMain/MAC_10G/reset_pro_top/N0;
LinkMain/MAC_10G/reset_pro_top/N2;
LinkMain/MAC_10G/xge_cfg_reg/N92;
LinkMain/MAC_10G/xge_cfg_reg/N107;
LinkMain/MAC_10G/xge_cfg_reg/N150;
LinkMain/MAC_10G/xge_cfg_reg/N181;
LinkMain/MAC_10G/xge_cfg_reg/N204;
LinkMain/MAC_10G/xge_cfg_reg/N234;
LinkMain/MAC_10G/xge_cfg_reg/N245;
LinkMain/MAC_10G/xge_cfg_reg/N256;
LinkMain/MAC_10G/xge_cfg_reg/N267;
LinkMain/MAC_10G/xge_cfg_reg/N278;
LinkMain/MAC_10G/xge_cfg_reg/N289;
LinkMain/MAC_10G/xge_cfg_reg/N300;
LinkMain/MAC_10G/xge_cfg_reg/N311;
LinkMain/MAC_10G/xge_cfg_reg/N322;
LinkMain/MAC_10G/xge_cfg_reg/N333;
LinkMain/MAC_10G/xge_cfg_reg/N344;
LinkMain/MAC_10G/xge_cfg_reg/N355;
LinkMain/MAC_10G/xge_cfg_reg/N366;
LinkMain/MAC_10G/xge_cfg_reg/N377;
LinkMain/MAC_10G/xge_cfg_reg/N388;
LinkMain/MAC_10G/xge_cfg_reg/N399;
LinkMain/MAC_10G/xge_cfg_reg/N410;
LinkMain/MAC_10G/xge_cfg_reg/N421;
LinkMain/MAC_10G/xge_cfg_reg/N534 [0];
LinkMain/MAC_10G/xge_cfg_reg/N534 [1];
LinkMain/MAC_10G/xge_cfg_reg/N534 [2];
LinkMain/MAC_10G/xge_cfg_reg/N534 [3];
LinkMain/MAC_10G/xge_cfg_reg/N534 [4];
LinkMain/MAC_10G/xge_cfg_reg/N534 [5];
LinkMain/MAC_10G/xge_cfg_reg/N534 [6];
LinkMain/MAC_10G/xge_cfg_reg/N534 [7];
LinkMain/MAC_10G/xge_cfg_reg/N534 [8];
LinkMain/MAC_10G/xge_cfg_reg/N534 [9];
LinkMain/MAC_10G/xge_cfg_reg/N534 [10];
LinkMain/MAC_10G/xge_cfg_reg/N534 [11];
LinkMain/MAC_10G/xge_cfg_reg/N534 [12];
LinkMain/MAC_10G/xge_cfg_reg/N534 [13];
LinkMain/MAC_10G/xge_cfg_reg/N534 [14];
LinkMain/MAC_10G/xge_cfg_reg/N534 [15];
LinkMain/MAC_10G/xge_cfg_reg/N534 [16];
LinkMain/MAC_10G/xge_cfg_reg/N534 [17];
LinkMain/MAC_10G/xge_cfg_reg/N534 [18];
LinkMain/MAC_10G/xge_cfg_reg/N534 [19];
LinkMain/MAC_10G/xge_cfg_reg/N534 [20];
LinkMain/MAC_10G/xge_cfg_reg/N534 [21];
LinkMain/MAC_10G/xge_cfg_reg/N534 [22];
LinkMain/MAC_10G/xge_cfg_reg/N534 [23];
LinkMain/MAC_10G/xge_cfg_reg/N534 [24];
LinkMain/MAC_10G/xge_cfg_reg/N534 [25];
LinkMain/MAC_10G/xge_cfg_reg/N534 [26];
LinkMain/MAC_10G/xge_cfg_reg/N534 [27];
LinkMain/MAC_10G/xge_cfg_reg/N534 [28];
LinkMain/MAC_10G/xge_cfg_reg/N534 [29];
LinkMain/MAC_10G/xge_cfg_reg/N534 [30];
LinkMain/MAC_10G/xge_cfg_reg/N534 [31];
LinkMain/MAC_10G/xge_cfg_reg/N534_47_3;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_9;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_14;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_22;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_32;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_42;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_52;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_62;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_72;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_82;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_92;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_102;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_112;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_121;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_131;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_141;
LinkMain/MAC_10G/xge_cfg_reg/N534_62_92;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_8;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_12;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_20;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_28;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_36;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_43;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_51;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_59;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_67;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_75;
LinkMain/MAC_10G/xge_cfg_reg/_N3883;
LinkMain/MAC_10G/xge_cfg_reg/_N3884;
LinkMain/MAC_10G/xge_cfg_reg/_N3885;
LinkMain/MAC_10G/xge_cfg_reg/_N3886;
LinkMain/MAC_10G/xge_cfg_reg/_N3887;
LinkMain/MAC_10G/xge_cfg_reg/_N3888;
LinkMain/MAC_10G/xge_cfg_reg/_N3889;
LinkMain/MAC_10G/xge_cfg_reg/_N3890;
LinkMain/MAC_10G/xge_cfg_reg/_N3891;
LinkMain/MAC_10G/xge_cfg_reg/_N3892;
LinkMain/MAC_10G/xge_cfg_reg/_N3893;
LinkMain/MAC_10G/xge_cfg_reg/_N3894;
LinkMain/MAC_10G/xge_cfg_reg/_N3895;
LinkMain/MAC_10G/xge_cfg_reg/_N3896;
LinkMain/MAC_10G/xge_cfg_reg/_N3897;
LinkMain/MAC_10G/xge_cfg_reg/_N3898;
LinkMain/MAC_10G/xge_cfg_reg/_N4011;
LinkMain/MAC_10G/xge_cfg_reg/_N4012;
LinkMain/MAC_10G/xge_cfg_reg/_N4013;
LinkMain/MAC_10G/xge_cfg_reg/_N4014;
LinkMain/MAC_10G/xge_cfg_reg/_N4015;
LinkMain/MAC_10G/xge_cfg_reg/_N4016;
LinkMain/MAC_10G/xge_cfg_reg/_N4017;
LinkMain/MAC_10G/xge_cfg_reg/_N4018;
LinkMain/MAC_10G/xge_cfg_reg/_N4019;
LinkMain/MAC_10G/xge_cfg_reg/_N4020;
LinkMain/MAC_10G/xge_cfg_reg/_N4021;
LinkMain/MAC_10G/xge_cfg_reg/_N4022;
LinkMain/MAC_10G/xge_cfg_reg/_N4023;
LinkMain/MAC_10G/xge_cfg_reg/_N4024;
LinkMain/MAC_10G/xge_cfg_reg/_N4025;
LinkMain/MAC_10G/xge_cfg_reg/_N4026;
LinkMain/MAC_10G/xge_cfg_reg/_N4075;
LinkMain/MAC_10G/xge_cfg_reg/_N4076;
LinkMain/MAC_10G/xge_cfg_reg/_N4077;
LinkMain/MAC_10G/xge_cfg_reg/_N4078;
LinkMain/MAC_10G/xge_cfg_reg/_N4079;
LinkMain/MAC_10G/xge_cfg_reg/_N4080;
LinkMain/MAC_10G/xge_cfg_reg/_N4081;
LinkMain/MAC_10G/xge_cfg_reg/_N4082;
LinkMain/MAC_10G/xge_cfg_reg/_N4083;
LinkMain/MAC_10G/xge_cfg_reg/_N4084;
LinkMain/MAC_10G/xge_cfg_reg/_N4085;
LinkMain/MAC_10G/xge_cfg_reg/_N4086;
LinkMain/MAC_10G/xge_cfg_reg/_N4087;
LinkMain/MAC_10G/xge_cfg_reg/_N4088;
LinkMain/MAC_10G/xge_cfg_reg/_N4089;
LinkMain/MAC_10G/xge_cfg_reg/_N4090;
LinkMain/MAC_10G/xge_cfg_reg/_N4147;
LinkMain/MAC_10G/xge_cfg_reg/_N4148;
LinkMain/MAC_10G/xge_cfg_reg/_N4149;
LinkMain/MAC_10G/xge_cfg_reg/_N4150;
LinkMain/MAC_10G/xge_cfg_reg/_N4151;
LinkMain/MAC_10G/xge_cfg_reg/_N4152;
LinkMain/MAC_10G/xge_cfg_reg/_N4153;
LinkMain/MAC_10G/xge_cfg_reg/_N4203;
LinkMain/MAC_10G/xge_cfg_reg/_N4204;
LinkMain/MAC_10G/xge_cfg_reg/_N4205;
LinkMain/MAC_10G/xge_cfg_reg/_N4206;
LinkMain/MAC_10G/xge_cfg_reg/_N4207;
LinkMain/MAC_10G/xge_cfg_reg/_N4208;
LinkMain/MAC_10G/xge_cfg_reg/_N4209;
LinkMain/MAC_10G/xge_cfg_reg/_N4210;
LinkMain/MAC_10G/xge_cfg_reg/_N4299;
LinkMain/MAC_10G/xge_cfg_reg/_N4300;
LinkMain/MAC_10G/xge_cfg_reg/_N4301;
LinkMain/MAC_10G/xge_cfg_reg/_N4302;
LinkMain/MAC_10G/xge_cfg_reg/_N4303;
LinkMain/MAC_10G/xge_cfg_reg/_N4304;
LinkMain/MAC_10G/xge_cfg_reg/_N4305;
LinkMain/MAC_10G/xge_cfg_reg/_N4306;
LinkMain/MAC_10G/xge_cfg_reg/_N4307;
LinkMain/MAC_10G/xge_cfg_reg/_N4308;
LinkMain/MAC_10G/xge_cfg_reg/_N4309;
LinkMain/MAC_10G/xge_cfg_reg/_N4310;
LinkMain/MAC_10G/xge_cfg_reg/_N4311;
LinkMain/MAC_10G/xge_cfg_reg/_N4312;
LinkMain/MAC_10G/xge_cfg_reg/_N4313;
LinkMain/MAC_10G/xge_cfg_reg/_N4331;
LinkMain/MAC_10G/xge_cfg_reg/_N4332;
LinkMain/MAC_10G/xge_cfg_reg/_N4333;
LinkMain/MAC_10G/xge_cfg_reg/_N4334;
LinkMain/MAC_10G/xge_cfg_reg/_N4335;
LinkMain/MAC_10G/xge_cfg_reg/_N4336;
LinkMain/MAC_10G/xge_cfg_reg/_N4427;
LinkMain/MAC_10G/xge_cfg_reg/_N4428;
LinkMain/MAC_10G/xge_cfg_reg/_N4429;
LinkMain/MAC_10G/xge_cfg_reg/_N4430;
LinkMain/MAC_10G/xge_cfg_reg/_N4431;
LinkMain/MAC_10G/xge_cfg_reg/_N4432;
LinkMain/MAC_10G/xge_cfg_reg/_N4523;
LinkMain/MAC_10G/xge_cfg_reg/_N4524;
LinkMain/MAC_10G/xge_cfg_reg/_N4525;
LinkMain/MAC_10G/xge_cfg_reg/_N4526;
LinkMain/MAC_10G/xge_cfg_reg/_N4527;
LinkMain/MAC_10G/xge_cfg_reg/_N4528;
LinkMain/MAC_10G/xge_cfg_reg/_N4555;
LinkMain/MAC_10G/xge_cfg_reg/_N4556;
LinkMain/MAC_10G/xge_cfg_reg/_N4557;
LinkMain/MAC_10G/xge_cfg_reg/_N4558;
LinkMain/MAC_10G/xge_cfg_reg/_N4559;
LinkMain/MAC_10G/xge_cfg_reg/_N4560;
LinkMain/MAC_10G/xge_cfg_reg/_N4587;
LinkMain/MAC_10G/xge_cfg_reg/_N4588;
LinkMain/MAC_10G/xge_cfg_reg/_N4589;
LinkMain/MAC_10G/xge_cfg_reg/_N4590;
LinkMain/MAC_10G/xge_cfg_reg/_N4591;
LinkMain/MAC_10G/xge_cfg_reg/_N4592;
LinkMain/MAC_10G/xge_cfg_reg/_N4593;
LinkMain/MAC_10G/xge_cfg_reg/_N4594;
LinkMain/MAC_10G/xge_cfg_reg/_N4595;
LinkMain/MAC_10G/xge_cfg_reg/_N4596;
LinkMain/MAC_10G/xge_cfg_reg/_N4597;
LinkMain/MAC_10G/xge_cfg_reg/_N4598;
LinkMain/MAC_10G/xge_cfg_reg/_N4599;
LinkMain/MAC_10G/xge_cfg_reg/_N4600;
LinkMain/MAC_10G/xge_cfg_reg/_N4601;
LinkMain/MAC_10G/xge_cfg_reg/_N4602;
LinkMain/MAC_10G/xge_cfg_reg/_N4683;
LinkMain/MAC_10G/xge_cfg_reg/_N4730;
LinkMain/MAC_10G/xge_cfg_reg/_N4811;
LinkMain/MAC_10G/xge_cfg_reg/_N4907;
LinkMain/MAC_10G/xge_cfg_reg/_N4940;
LinkMain/MAC_10G/xge_cfg_reg/_N4941;
LinkMain/MAC_10G/xge_cfg_reg/_N4942;
LinkMain/MAC_10G/xge_cfg_reg/_N4943;
LinkMain/MAC_10G/xge_cfg_reg/_N4944;
LinkMain/MAC_10G/xge_cfg_reg/_N4945;
LinkMain/MAC_10G/xge_cfg_reg/_N4946;
LinkMain/MAC_10G/xge_cfg_reg/_N4947;
LinkMain/MAC_10G/xge_cfg_reg/_N4948;
LinkMain/MAC_10G/xge_cfg_reg/_N4949;
LinkMain/MAC_10G/xge_cfg_reg/_N4950;
LinkMain/MAC_10G/xge_cfg_reg/_N4951;
LinkMain/MAC_10G/xge_cfg_reg/_N4952;
LinkMain/MAC_10G/xge_cfg_reg/_N4953;
LinkMain/MAC_10G/xge_cfg_reg/_N4971;
LinkMain/MAC_10G/xge_cfg_reg/_N4972;
LinkMain/MAC_10G/xge_cfg_reg/_N4973;
LinkMain/MAC_10G/xge_cfg_reg/_N4974;
LinkMain/MAC_10G/xge_cfg_reg/_N4975;
LinkMain/MAC_10G/xge_cfg_reg/_N4976;
LinkMain/MAC_10G/xge_cfg_reg/_N4977;
LinkMain/MAC_10G/xge_cfg_reg/_N4978;
LinkMain/MAC_10G/xge_cfg_reg/_N4979;
LinkMain/MAC_10G/xge_cfg_reg/_N4980;
LinkMain/MAC_10G/xge_cfg_reg/_N4981;
LinkMain/MAC_10G/xge_cfg_reg/_N4982;
LinkMain/MAC_10G/xge_cfg_reg/_N4983;
LinkMain/MAC_10G/xge_cfg_reg/_N4984;
LinkMain/MAC_10G/xge_cfg_reg/_N4985;
LinkMain/MAC_10G/xge_cfg_reg/_N4986;
LinkMain/MAC_10G/xge_cfg_reg/_N13780;
LinkMain/MAC_10G/xge_cfg_reg/_N13788;
LinkMain/MAC_10G/xge_cfg_reg/_N13795;
LinkMain/MAC_10G/xge_cfg_reg/_N13802;
LinkMain/MAC_10G/xge_cfg_reg/_N13807;
LinkMain/MAC_10G/xge_cfg_reg/_N13813;
LinkMain/MAC_10G/xge_cfg_reg/_N13816;
LinkMain/MAC_10G/xge_cfg_reg/_N13819;
LinkMain/MAC_10G/xge_cfg_reg/_N13820;
LinkMain/MAC_10G/xge_cfg_reg/_N15119;
LinkMain/MAC_10G/xge_cfg_reg/_N15120;
LinkMain/MAC_10G/xge_cfg_reg/_N15121;
LinkMain/MAC_10G/xge_cfg_reg/_N15122;
LinkMain/MAC_10G/xge_cfg_reg/_N15123;
LinkMain/MAC_10G/xge_cfg_reg/_N15124;
LinkMain/MAC_10G/xge_cfg_reg/_N15125;
LinkMain/MAC_10G/xge_cfg_reg/_N15126;
LinkMain/MAC_10G/xge_cfg_reg/_N15127;
LinkMain/MAC_10G/xge_cfg_reg/_N15128;
LinkMain/MAC_10G/xge_cfg_reg/_N15129;
LinkMain/MAC_10G/xge_cfg_reg/_N16666;
LinkMain/MAC_10G/xge_cfg_reg/_N16667;
LinkMain/MAC_10G/xge_cfg_reg/_N16668;
LinkMain/MAC_10G/xge_cfg_reg/_N16669;
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg;
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [0];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [1];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [2];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [3];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [4];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [5];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [6];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [7];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [8];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [9];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [10];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [11];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [12];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [13];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [14];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [15];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [16];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [17];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [18];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [19];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [20];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [21];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [22];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [23];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [24];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [25];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [26];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [27];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [28];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [29];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [30];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [31];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [32];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [33];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [34];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [35];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [36];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [37];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [38];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [39];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [40];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [41];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [42];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [43];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [44];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [45];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [46];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [47];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/reg_renb;
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_dly;
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_vld;
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [0];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [1];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [2];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [3];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [4];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [5];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [6];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [0];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [1];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [2];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [3];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [4];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [5];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [6];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [7];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [8];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [9];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [10];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [11];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [12];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [13];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [14];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [15];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [16];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [17];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [18];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [19];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [20];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [21];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [22];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [23];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [24];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [25];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [26];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [27];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [28];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [29];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [30];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [31];
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb;
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb_ff1;
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg;
LinkMain/MAC_10G/xge_cfg_reg/xon_reg;
LinkMain/MAC_10G/xge_mac_alarm_detect/N14;
LinkMain/MAC_10G/xge_mac_alarm_detect/N33;
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55;
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N225;
LinkMain/MAC_10G/xge_mac_alarm_detect/N227;
LinkMain/MAC_10G/xge_mac_alarm_detect/N228;
LinkMain/MAC_10G/xge_mac_alarm_detect/N232;
LinkMain/MAC_10G/xge_mac_alarm_detect/N233;
LinkMain/MAC_10G/xge_mac_alarm_detect/N234;
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/N235 [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/N247;
LinkMain/MAC_10G/xge_mac_alarm_detect/N249 [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N249 [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/N249 [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N269;
LinkMain/MAC_10G/xge_mac_alarm_detect/N270;
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N271 [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/N275;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N722;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N2937;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N13463;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N13497;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N13553;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15555;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15556;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15599;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15604;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15609;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15614;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15619;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15620;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15628;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15633;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15638;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15643;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15648;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15653;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N16242;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N16244;
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s0;
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4;
LinkMain/MAC_10G/xge_mac_alarm_detect/nb1 [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [32];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [33];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [34];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [35];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [36];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [37];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [38];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [39];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [40];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [41];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [42];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [43];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [44];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [45];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [46];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [47];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [48];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [49];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [50];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [51];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [52];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [53];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [54];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [55];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [56];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [57];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [58];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [59];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [60];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [61];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [62];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [63];
LinkMain/MAC_10G/xge_mac_alarm_insert/N23;
LinkMain/MAC_10G/xge_mac_alarm_insert/N31_inv;
LinkMain/MAC_10G/xge_mac_alarm_insert/N33;
LinkMain/PCS_10G/u0_tx_encode/N57;
LinkMain/PCS_10G/u0_tx_encode/N378;
LinkMain/PCS_10G/u0_tx_encode/N505 [1];
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en0;
LinkMain/PCS_10G/u0_tx_encode/txc_i [1];
LinkMain/PCS_10G/u0_tx_encode/txd_i [3];
LinkMain/PCS_10G/u0_tx_encode/txd_o [2];
LinkMain/PCS_10G/u0_tx_encode/txd_o [3];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [0];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [1];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [2];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [3];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [4];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [5];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [6];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [7];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [8];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [9];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [10];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [11];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [12];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [13];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [14];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [15];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [16];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [17];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [18];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [19];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [20];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [21];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [22];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [23];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [24];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [25];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [26];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [27];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [28];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [29];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [30];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [31];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [32];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [33];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [34];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [35];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [36];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [37];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [38];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [39];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [40];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [41];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [42];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [43];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [44];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [45];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [46];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [47];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [48];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [49];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [50];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [51];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [52];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [53];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [54];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [55];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [56];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [57];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [58];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [59];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [60];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [61];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [62];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [63];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [0];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [1];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [2];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [3];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [4];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [5];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [6];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [7];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [8];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [9];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [10];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [11];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [12];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [13];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [14];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [15];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [16];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [17];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [18];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [19];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [20];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [21];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [22];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [23];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [24];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [25];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [26];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [27];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [28];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [29];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [30];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [31];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [32];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [33];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [34];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [35];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [36];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [37];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [38];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [39];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [40];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [41];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [42];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [43];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [44];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [45];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [46];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [47];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [48];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [49];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [50];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [51];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [52];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [53];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [54];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [55];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [56];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [57];
LinkMain/PCS_10G/u1_tx_scramble/sync_header [0];
LinkMain/PCS_10G/u1_tx_scramble/sync_header [1];
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d0;
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d1;
LinkMain/PCS_10G/u1_tx_scramble/txd_in [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [4];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [5];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [6];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [7];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [64];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [65];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [9];
LinkMain/PCS_10G/u2_tx_gearbox/N2_inv;
LinkMain/PCS_10G/u2_tx_gearbox/N86;
LinkMain/PCS_10G/u2_tx_gearbox/N91_inv;
LinkMain/PCS_10G/u2_tx_gearbox/N93 [5];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [0];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [1];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [2];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [3];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [4];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [5];
LinkMain/PCS_10G/u2_tx_gearbox/N96 [6];
LinkMain/PCS_10G/u2_tx_gearbox/N98;
LinkMain/PCS_10G/u2_tx_gearbox/_N1316;
LinkMain/PCS_10G/u2_tx_gearbox/_N1340;
LinkMain/PCS_10G/u2_tx_gearbox/_N7016;
LinkMain/PCS_10G/u2_tx_gearbox/_N7044;
LinkMain/PCS_10G/u2_tx_gearbox/_N7088;
LinkMain/PCS_10G/u2_tx_gearbox/_N7153;
LinkMain/PCS_10G/u2_tx_gearbox/_N7225;
LinkMain/PCS_10G/u2_tx_gearbox/_N15562;
LinkMain/PCS_10G/u2_tx_gearbox/_N15895;
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [0];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [1];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [2];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [3];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [4];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [7];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [8];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [9];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [10];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [11];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [12];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [13];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [14];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [15];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [16];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [17];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [18];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [19];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [20];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [21];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [22];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [23];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [24];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [25];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [26];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [27];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [28];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [29];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [30];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [31];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [32];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [33];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [34];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [35];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [36];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [37];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [38];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [39];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [40];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [41];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [42];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [43];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [44];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [45];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [46];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [47];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [48];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [49];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [50];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [51];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [52];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [53];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [54];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [55];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [56];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [57];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [58];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [59];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [60];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [61];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [62];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [63];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [64];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [65];
LinkMain/PCS_10G/u2_tx_gearbox/rd_en;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d0;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d1;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d2;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d1;
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [0];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [1];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [2];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [3];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [4];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [5];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [6];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [7];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [8];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [9];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [10];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [11];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [12];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [13];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [14];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [15];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [16];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [17];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [18];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [19];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [20];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [21];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [22];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [23];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [24];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [25];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [26];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [27];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [28];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [29];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [30];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [31];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [32];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [33];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [34];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [35];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [36];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [37];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [38];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [39];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [40];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [41];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [42];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [43];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [44];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [45];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [46];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [47];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [48];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [49];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [50];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [51];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [52];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [53];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [54];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [55];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [56];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [57];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [58];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [59];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [60];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [61];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [62];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [63];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [64];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [65];
LinkMain/PCS_10G/u2_tx_gearbox/wr_en;
LinkMain/PCS_10G/u3_rx_synchronization/N35;
LinkMain/PCS_10G/u3_rx_synchronization/N103;
LinkMain/PCS_10G/u3_rx_synchronization/N123;
LinkMain/PCS_10G/u3_rx_synchronization/N189;
LinkMain/PCS_10G/u3_rx_synchronization/N267;
LinkMain/PCS_10G/u3_rx_synchronization/N270 [0];
LinkMain/PCS_10G/u3_rx_synchronization/N270 [1];
LinkMain/PCS_10G/u3_rx_synchronization/N279;
LinkMain/PCS_10G/u3_rx_synchronization/N295;
LinkMain/PCS_10G/u3_rx_synchronization/N298 [0];
LinkMain/PCS_10G/u3_rx_synchronization/N298 [1];
LinkMain/PCS_10G/u3_rx_synchronization/N298 [2];
LinkMain/PCS_10G/u3_rx_synchronization/N298 [3];
LinkMain/PCS_10G/u3_rx_synchronization/N298 [4];
LinkMain/PCS_10G/u3_rx_synchronization/N298 [5];
LinkMain/PCS_10G/u3_rx_synchronization/N298 [6];
LinkMain/PCS_10G/u3_rx_synchronization/N327;
LinkMain/PCS_10G/u3_rx_synchronization/N331 [2];
LinkMain/PCS_10G/u3_rx_synchronization/N331 [3];
LinkMain/PCS_10G/u3_rx_synchronization/N331 [4];
LinkMain/PCS_10G/u3_rx_synchronization/N331 [5];
LinkMain/PCS_10G/u3_rx_synchronization/N331 [6];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [0];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [1];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [2];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [3];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [4];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [5];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [6];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [7];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [8];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [9];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [10];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [11];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [12];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [13];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [14];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [15];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [16];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [17];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [18];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [19];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [20];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [21];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [22];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [23];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [24];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [25];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [26];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [27];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [28];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [29];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [30];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [31];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [32];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [33];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [34];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [35];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [36];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [37];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [38];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [39];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [40];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [41];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [42];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [43];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [44];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [45];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [46];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [47];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [48];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [49];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [50];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [51];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [52];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [53];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [54];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [55];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [56];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [57];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [58];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [59];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [60];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [61];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [62];
LinkMain/PCS_10G/u3_rx_synchronization/N332 [63];
LinkMain/PCS_10G/u3_rx_synchronization/N333 [0];
LinkMain/PCS_10G/u3_rx_synchronization/N333 [1];
LinkMain/PCS_10G/u3_rx_synchronization/N334;
LinkMain/PCS_10G/u3_rx_synchronization/_N1429;
LinkMain/PCS_10G/u3_rx_synchronization/_N1469;
LinkMain/PCS_10G/u3_rx_synchronization/_N2871;
LinkMain/PCS_10G/u3_rx_synchronization/_N2873;
LinkMain/PCS_10G/u3_rx_synchronization/_N7474;
LinkMain/PCS_10G/u3_rx_synchronization/_N7568;
LinkMain/PCS_10G/u3_rx_synchronization/_N14026;
LinkMain/PCS_10G/u3_rx_synchronization/_N14029;
LinkMain/PCS_10G/u3_rx_synchronization/_N14473;
LinkMain/PCS_10G/u3_rx_synchronization/_N15160;
LinkMain/PCS_10G/u3_rx_synchronization/_N15161;
LinkMain/PCS_10G/u3_rx_synchronization/_N15416;
LinkMain/PCS_10G/u3_rx_synchronization/_N15926;
LinkMain/PCS_10G/u3_rx_synchronization/_N16672;
LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld;
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0;
LinkMain/PCS_10G/u3_rx_synchronization/next_state [0];
LinkMain/PCS_10G/u3_rx_synchronization/next_state [1];
LinkMain/PCS_10G/u3_rx_synchronization/o_rxq_start_0_d;
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [0];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [1];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [2];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [3];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [4];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [5];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [6];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [7];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [8];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [9];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [10];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [11];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [12];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [13];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [14];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [15];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [16];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [17];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [18];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [19];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [20];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [21];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [22];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [23];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [24];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [25];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [26];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [27];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [28];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [29];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [30];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [31];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [32];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [33];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [34];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [35];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [36];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [37];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [38];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [39];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [40];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [41];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [42];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [43];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [44];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [45];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [46];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [47];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [48];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [49];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [50];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [51];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [52];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [53];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [54];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [55];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [56];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [57];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [58];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [59];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [60];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [61];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [62];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [63];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d [0];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d [1];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_vld_d;
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [0];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [2];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [3];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [4];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [5];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [6];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [0];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [2];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [3];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [4];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [5];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [6];
LinkMain/PCS_10G/u3_rx_synchronization/state [0];
LinkMain/PCS_10G/u3_rx_synchronization/state [1];
LinkMain/PCS_10G/u3_rx_synchronization/syn_align;
LinkMain/PCS_10G/u3_rx_synchronization/test_sh_d;
LinkMain/PCS_10G/u4_rx_descramble/N0;
LinkMain/PCS_10G/u4_rx_descramble/N408 [0];
LinkMain/PCS_10G/u4_rx_descramble/N408 [1];
LinkMain/PCS_10G/u4_rx_descramble/N408 [2];
LinkMain/PCS_10G/u4_rx_descramble/N408 [3];
LinkMain/PCS_10G/u4_rx_descramble/N408 [4];
LinkMain/PCS_10G/u4_rx_descramble/N408 [5];
LinkMain/PCS_10G/u4_rx_descramble/N408 [6];
LinkMain/PCS_10G/u4_rx_descramble/N408 [7];
LinkMain/PCS_10G/u4_rx_descramble/N408 [8];
LinkMain/PCS_10G/u4_rx_descramble/N408 [9];
LinkMain/PCS_10G/u4_rx_descramble/N408 [10];
LinkMain/PCS_10G/u4_rx_descramble/N408 [11];
LinkMain/PCS_10G/u4_rx_descramble/N408 [12];
LinkMain/PCS_10G/u4_rx_descramble/N408 [13];
LinkMain/PCS_10G/u4_rx_descramble/N408 [14];
LinkMain/PCS_10G/u4_rx_descramble/N408 [15];
LinkMain/PCS_10G/u4_rx_descramble/N408 [16];
LinkMain/PCS_10G/u4_rx_descramble/N408 [17];
LinkMain/PCS_10G/u4_rx_descramble/N408 [18];
LinkMain/PCS_10G/u4_rx_descramble/N408 [19];
LinkMain/PCS_10G/u4_rx_descramble/N408 [20];
LinkMain/PCS_10G/u4_rx_descramble/N408 [21];
LinkMain/PCS_10G/u4_rx_descramble/N408 [22];
LinkMain/PCS_10G/u4_rx_descramble/N408 [23];
LinkMain/PCS_10G/u4_rx_descramble/N408 [24];
LinkMain/PCS_10G/u4_rx_descramble/N408 [25];
LinkMain/PCS_10G/u4_rx_descramble/N408 [26];
LinkMain/PCS_10G/u4_rx_descramble/N408 [27];
LinkMain/PCS_10G/u4_rx_descramble/N408 [28];
LinkMain/PCS_10G/u4_rx_descramble/N408 [29];
LinkMain/PCS_10G/u4_rx_descramble/N408 [30];
LinkMain/PCS_10G/u4_rx_descramble/N408 [31];
LinkMain/PCS_10G/u4_rx_descramble/N408 [32];
LinkMain/PCS_10G/u4_rx_descramble/N408 [33];
LinkMain/PCS_10G/u4_rx_descramble/N408 [34];
LinkMain/PCS_10G/u4_rx_descramble/N408 [35];
LinkMain/PCS_10G/u4_rx_descramble/N408 [36];
LinkMain/PCS_10G/u4_rx_descramble/N408 [37];
LinkMain/PCS_10G/u4_rx_descramble/N408 [38];
LinkMain/PCS_10G/u4_rx_descramble/N408 [39];
LinkMain/PCS_10G/u4_rx_descramble/N408 [40];
LinkMain/PCS_10G/u4_rx_descramble/N408 [41];
LinkMain/PCS_10G/u4_rx_descramble/N408 [42];
LinkMain/PCS_10G/u4_rx_descramble/N408 [43];
LinkMain/PCS_10G/u4_rx_descramble/N408 [44];
LinkMain/PCS_10G/u4_rx_descramble/N408 [45];
LinkMain/PCS_10G/u4_rx_descramble/N408 [46];
LinkMain/PCS_10G/u4_rx_descramble/N408 [47];
LinkMain/PCS_10G/u4_rx_descramble/N408 [48];
LinkMain/PCS_10G/u4_rx_descramble/N408 [49];
LinkMain/PCS_10G/u4_rx_descramble/N408 [50];
LinkMain/PCS_10G/u4_rx_descramble/N408 [51];
LinkMain/PCS_10G/u4_rx_descramble/N408 [52];
LinkMain/PCS_10G/u4_rx_descramble/N408 [53];
LinkMain/PCS_10G/u4_rx_descramble/N408 [54];
LinkMain/PCS_10G/u4_rx_descramble/N408 [55];
LinkMain/PCS_10G/u4_rx_descramble/N408 [56];
LinkMain/PCS_10G/u4_rx_descramble/N408 [57];
LinkMain/PCS_10G/u4_rx_descramble/N408 [58];
LinkMain/PCS_10G/u4_rx_descramble/N408 [59];
LinkMain/PCS_10G/u4_rx_descramble/N408 [60];
LinkMain/PCS_10G/u4_rx_descramble/N408 [61];
LinkMain/PCS_10G/u4_rx_descramble/N408 [62];
LinkMain/PCS_10G/u4_rx_descramble/N408 [63];
LinkMain/PCS_10G/u4_rx_descramble/N409 [0];
LinkMain/PCS_10G/u4_rx_descramble/N409 [1];
LinkMain/PCS_10G/u4_rx_descramble/N410;
LinkMain/PCS_10G/u4_rx_descramble/N411;
LinkMain/PCS_10G/u4_rx_descramble/N412 [0];
LinkMain/PCS_10G/u4_rx_descramble/N412 [1];
LinkMain/PCS_10G/u4_rx_descramble/N412 [2];
LinkMain/PCS_10G/u4_rx_descramble/N412 [3];
LinkMain/PCS_10G/u4_rx_descramble/N412 [4];
LinkMain/PCS_10G/u4_rx_descramble/N412 [5];
LinkMain/PCS_10G/u4_rx_descramble/N412 [6];
LinkMain/PCS_10G/u4_rx_descramble/N412 [7];
LinkMain/PCS_10G/u4_rx_descramble/N412 [8];
LinkMain/PCS_10G/u4_rx_descramble/N412 [9];
LinkMain/PCS_10G/u4_rx_descramble/N412 [10];
LinkMain/PCS_10G/u4_rx_descramble/N412 [11];
LinkMain/PCS_10G/u4_rx_descramble/N412 [12];
LinkMain/PCS_10G/u4_rx_descramble/N412 [13];
LinkMain/PCS_10G/u4_rx_descramble/N412 [14];
LinkMain/PCS_10G/u4_rx_descramble/N412 [15];
LinkMain/PCS_10G/u4_rx_descramble/N412 [16];
LinkMain/PCS_10G/u4_rx_descramble/N412 [17];
LinkMain/PCS_10G/u4_rx_descramble/N412 [18];
LinkMain/PCS_10G/u4_rx_descramble/N412 [19];
LinkMain/PCS_10G/u4_rx_descramble/N412 [20];
LinkMain/PCS_10G/u4_rx_descramble/N412 [21];
LinkMain/PCS_10G/u4_rx_descramble/N412 [22];
LinkMain/PCS_10G/u4_rx_descramble/N412 [23];
LinkMain/PCS_10G/u4_rx_descramble/N412 [24];
LinkMain/PCS_10G/u4_rx_descramble/N412 [25];
LinkMain/PCS_10G/u4_rx_descramble/N412 [26];
LinkMain/PCS_10G/u4_rx_descramble/N412 [27];
LinkMain/PCS_10G/u4_rx_descramble/N412 [28];
LinkMain/PCS_10G/u4_rx_descramble/N412 [29];
LinkMain/PCS_10G/u4_rx_descramble/N412 [30];
LinkMain/PCS_10G/u4_rx_descramble/N412 [31];
LinkMain/PCS_10G/u4_rx_descramble/N412 [32];
LinkMain/PCS_10G/u4_rx_descramble/N412 [33];
LinkMain/PCS_10G/u4_rx_descramble/N412 [34];
LinkMain/PCS_10G/u4_rx_descramble/N412 [35];
LinkMain/PCS_10G/u4_rx_descramble/N412 [36];
LinkMain/PCS_10G/u4_rx_descramble/N412 [37];
LinkMain/PCS_10G/u4_rx_descramble/N412 [38];
LinkMain/PCS_10G/u4_rx_descramble/N412 [39];
LinkMain/PCS_10G/u4_rx_descramble/N412 [40];
LinkMain/PCS_10G/u4_rx_descramble/N412 [41];
LinkMain/PCS_10G/u4_rx_descramble/N412 [42];
LinkMain/PCS_10G/u4_rx_descramble/N412 [43];
LinkMain/PCS_10G/u4_rx_descramble/N412 [44];
LinkMain/PCS_10G/u4_rx_descramble/N412 [45];
LinkMain/PCS_10G/u4_rx_descramble/N412 [46];
LinkMain/PCS_10G/u4_rx_descramble/N412 [47];
LinkMain/PCS_10G/u4_rx_descramble/N412 [48];
LinkMain/PCS_10G/u4_rx_descramble/N412 [49];
LinkMain/PCS_10G/u4_rx_descramble/N412 [50];
LinkMain/PCS_10G/u4_rx_descramble/N412 [51];
LinkMain/PCS_10G/u4_rx_descramble/N412 [52];
LinkMain/PCS_10G/u4_rx_descramble/N412 [53];
LinkMain/PCS_10G/u4_rx_descramble/N412 [54];
LinkMain/PCS_10G/u4_rx_descramble/N412 [55];
LinkMain/PCS_10G/u4_rx_descramble/N412 [56];
LinkMain/PCS_10G/u4_rx_descramble/N412 [57];
LinkMain/PCS_10G/u4_rx_descramble/N412 [58];
LinkMain/PCS_10G/u4_rx_descramble/N412 [59];
LinkMain/PCS_10G/u4_rx_descramble/N412 [60];
LinkMain/PCS_10G/u4_rx_descramble/N412 [61];
LinkMain/PCS_10G/u4_rx_descramble/N412 [62];
LinkMain/PCS_10G/u4_rx_descramble/N412 [63];
LinkMain/PCS_10G/u4_rx_descramble/N413 [0];
LinkMain/PCS_10G/u4_rx_descramble/N413 [1];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [0];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [1];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [2];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [3];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [4];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [5];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [6];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [7];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [8];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [9];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [10];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [11];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [12];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [13];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [14];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [15];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [16];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [17];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [18];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [19];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [20];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [21];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [22];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [23];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [24];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [25];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [26];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [27];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [28];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [29];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [30];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [31];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [32];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [33];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [34];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [35];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [36];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [37];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [38];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [39];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [40];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [41];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [42];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [43];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [44];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [45];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [46];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [47];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [48];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [49];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [50];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [51];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [52];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [53];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [54];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [55];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [56];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [57];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [58];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [59];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [60];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [61];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [62];
LinkMain/PCS_10G/u4_rx_descramble/descr_wire [63];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [0];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [1];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [2];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [3];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [4];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [5];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [6];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [7];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [8];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [9];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [10];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [11];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [12];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [13];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [14];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [15];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [16];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [17];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [18];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [19];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [20];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [21];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [22];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [23];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [24];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [25];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [26];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [27];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [28];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [29];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [30];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [31];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [32];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [33];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [34];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [35];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [36];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [37];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [38];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [39];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [40];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [41];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [42];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [43];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [44];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [45];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [46];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [47];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [48];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [49];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [50];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [51];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [52];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [53];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [54];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [55];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [56];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [57];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [0];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [1];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [2];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [3];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [4];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [5];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [6];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [7];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [8];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [9];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [10];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [11];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [12];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [13];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [14];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [15];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [16];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [17];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [18];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [19];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [20];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [21];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [22];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [23];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [24];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [25];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [26];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [27];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [28];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [29];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [30];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [31];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [32];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [33];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [34];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [35];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [36];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [37];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [38];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [39];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [40];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [41];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [42];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [43];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [44];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [45];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [46];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [47];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [48];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [49];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [50];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [51];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [52];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [53];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [54];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [55];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [56];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [57];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [58];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [59];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [60];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [61];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [62];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [63];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux [0];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux [1];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_d;
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux;
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux_1;
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [0];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [2];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [3];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [4];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [5];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [6];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [7];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [8];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [9];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [10];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [11];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [12];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [13];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [14];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [15];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [16];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [17];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [18];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [19];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [20];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [21];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [22];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [23];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [24];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [25];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [26];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [27];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [28];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [29];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [30];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [31];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [32];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [33];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [34];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [35];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [36];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [37];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [38];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [39];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [40];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [41];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [42];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [43];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [44];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [45];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [46];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [47];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [48];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [49];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [50];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [51];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [52];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [53];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [54];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [55];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [56];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [57];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [58];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [59];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [60];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [61];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [62];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [63];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [0];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [2];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [3];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [4];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [5];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [6];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [7];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [8];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [9];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [10];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [11];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [12];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [13];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [14];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [15];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [16];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [17];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [18];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [19];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [20];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [21];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [22];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [23];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [24];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [25];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [26];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [27];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [28];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [29];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [30];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [31];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [32];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [33];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [34];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [35];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [36];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [37];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [38];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [39];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [40];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [41];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [42];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [43];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [44];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [45];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [46];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [47];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [48];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [49];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [50];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [51];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [52];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [53];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [54];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [55];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [56];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [57];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [58];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [59];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [60];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [61];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [62];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [63];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [64];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [65];
LinkMain/PCS_10G/u4_rx_descramble/sync_header [0];
LinkMain/PCS_10G/u4_rx_descramble/sync_header [1];
LinkMain/PCS_10G/u5_rx_decode/N48;
LinkMain/PCS_10G/u5_rx_decode/N48_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N60_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N125;
LinkMain/PCS_10G/u5_rx_decode/N125_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N138;
LinkMain/PCS_10G/u5_rx_decode/N162;
LinkMain/PCS_10G/u5_rx_decode/N190;
LinkMain/PCS_10G/u5_rx_decode/N221 [6];
LinkMain/PCS_10G/u5_rx_decode/N221_and_4;
LinkMain/PCS_10G/u5_rx_decode/N231 [0];
LinkMain/PCS_10G/u5_rx_decode/N231 [1];
LinkMain/PCS_10G/u5_rx_decode/N231 [2];
LinkMain/PCS_10G/u5_rx_decode/N231 [3];
LinkMain/PCS_10G/u5_rx_decode/N231 [4];
LinkMain/PCS_10G/u5_rx_decode/N231 [5];
LinkMain/PCS_10G/u5_rx_decode/N231 [6];
LinkMain/PCS_10G/u5_rx_decode/N231 [7];
LinkMain/PCS_10G/u5_rx_decode/N232 [0];
LinkMain/PCS_10G/u5_rx_decode/N232 [1];
LinkMain/PCS_10G/u5_rx_decode/N232 [2];
LinkMain/PCS_10G/u5_rx_decode/N232 [3];
LinkMain/PCS_10G/u5_rx_decode/N232 [4];
LinkMain/PCS_10G/u5_rx_decode/N232 [5];
LinkMain/PCS_10G/u5_rx_decode/N232 [6];
LinkMain/PCS_10G/u5_rx_decode/N232 [7];
LinkMain/PCS_10G/u5_rx_decode/N232 [8];
LinkMain/PCS_10G/u5_rx_decode/N232 [9];
LinkMain/PCS_10G/u5_rx_decode/N232 [10];
LinkMain/PCS_10G/u5_rx_decode/N232 [11];
LinkMain/PCS_10G/u5_rx_decode/N232 [12];
LinkMain/PCS_10G/u5_rx_decode/N232 [13];
LinkMain/PCS_10G/u5_rx_decode/N232 [14];
LinkMain/PCS_10G/u5_rx_decode/N232 [15];
LinkMain/PCS_10G/u5_rx_decode/N232 [16];
LinkMain/PCS_10G/u5_rx_decode/N232 [17];
LinkMain/PCS_10G/u5_rx_decode/N232 [18];
LinkMain/PCS_10G/u5_rx_decode/N232 [19];
LinkMain/PCS_10G/u5_rx_decode/N232 [20];
LinkMain/PCS_10G/u5_rx_decode/N232 [21];
LinkMain/PCS_10G/u5_rx_decode/N232 [22];
LinkMain/PCS_10G/u5_rx_decode/N232 [23];
LinkMain/PCS_10G/u5_rx_decode/N232 [24];
LinkMain/PCS_10G/u5_rx_decode/N232 [25];
LinkMain/PCS_10G/u5_rx_decode/N232 [26];
LinkMain/PCS_10G/u5_rx_decode/N232 [27];
LinkMain/PCS_10G/u5_rx_decode/N232 [28];
LinkMain/PCS_10G/u5_rx_decode/N232 [29];
LinkMain/PCS_10G/u5_rx_decode/N232 [30];
LinkMain/PCS_10G/u5_rx_decode/N232 [31];
LinkMain/PCS_10G/u5_rx_decode/N232 [32];
LinkMain/PCS_10G/u5_rx_decode/N232 [33];
LinkMain/PCS_10G/u5_rx_decode/N232 [34];
LinkMain/PCS_10G/u5_rx_decode/N232 [35];
LinkMain/PCS_10G/u5_rx_decode/N232 [36];
LinkMain/PCS_10G/u5_rx_decode/N232 [37];
LinkMain/PCS_10G/u5_rx_decode/N232 [38];
LinkMain/PCS_10G/u5_rx_decode/N232 [39];
LinkMain/PCS_10G/u5_rx_decode/N232 [40];
LinkMain/PCS_10G/u5_rx_decode/N232 [41];
LinkMain/PCS_10G/u5_rx_decode/N232 [42];
LinkMain/PCS_10G/u5_rx_decode/N232 [43];
LinkMain/PCS_10G/u5_rx_decode/N232 [44];
LinkMain/PCS_10G/u5_rx_decode/N232 [45];
LinkMain/PCS_10G/u5_rx_decode/N232 [46];
LinkMain/PCS_10G/u5_rx_decode/N232 [47];
LinkMain/PCS_10G/u5_rx_decode/N232 [48];
LinkMain/PCS_10G/u5_rx_decode/N232 [49];
LinkMain/PCS_10G/u5_rx_decode/N232 [50];
LinkMain/PCS_10G/u5_rx_decode/N232 [51];
LinkMain/PCS_10G/u5_rx_decode/N232 [52];
LinkMain/PCS_10G/u5_rx_decode/N232 [53];
LinkMain/PCS_10G/u5_rx_decode/N232 [54];
LinkMain/PCS_10G/u5_rx_decode/N232 [55];
LinkMain/PCS_10G/u5_rx_decode/N232 [56];
LinkMain/PCS_10G/u5_rx_decode/N232 [57];
LinkMain/PCS_10G/u5_rx_decode/N232 [58];
LinkMain/PCS_10G/u5_rx_decode/N232 [59];
LinkMain/PCS_10G/u5_rx_decode/N232 [60];
LinkMain/PCS_10G/u5_rx_decode/N232 [61];
LinkMain/PCS_10G/u5_rx_decode/N232 [62];
LinkMain/PCS_10G/u5_rx_decode/N232 [63];
LinkMain/PCS_10G/u5_rx_decode/N547;
LinkMain/PCS_10G/u5_rx_decode/N547_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N557;
LinkMain/PCS_10G/u5_rx_decode/N558;
LinkMain/PCS_10G/u5_rx_decode/N564;
LinkMain/PCS_10G/u5_rx_decode/N580;
LinkMain/PCS_10G/u5_rx_decode/N720;
LinkMain/PCS_10G/u5_rx_decode/N776;
LinkMain/PCS_10G/u5_rx_decode/N816;
LinkMain/PCS_10G/u5_rx_decode/N855;
LinkMain/PCS_10G/u5_rx_decode/N858;
LinkMain/PCS_10G/u5_rx_decode/N893;
LinkMain/PCS_10G/u5_rx_decode/N925;
LinkMain/PCS_10G/u5_rx_decode/N926;
LinkMain/PCS_10G/u5_rx_decode/N927;
LinkMain/PCS_10G/u5_rx_decode/N928;
LinkMain/PCS_10G/u5_rx_decode/N929;
LinkMain/PCS_10G/u5_rx_decode/N929_co;
LinkMain/PCS_10G/u5_rx_decode/_N3158;
LinkMain/PCS_10G/u5_rx_decode/_N5103;
LinkMain/PCS_10G/u5_rx_decode/_N5150;
LinkMain/PCS_10G/u5_rx_decode/_N5181;
LinkMain/PCS_10G/u5_rx_decode/_N5182;
LinkMain/PCS_10G/u5_rx_decode/_N5183;
LinkMain/PCS_10G/u5_rx_decode/_N5184;
LinkMain/PCS_10G/u5_rx_decode/_N5185;
LinkMain/PCS_10G/u5_rx_decode/_N5188;
LinkMain/PCS_10G/u5_rx_decode/_N13824;
LinkMain/PCS_10G/u5_rx_decode/_N13832;
LinkMain/PCS_10G/u5_rx_decode/_N13889;
LinkMain/PCS_10G/u5_rx_decode/_N13890;
LinkMain/PCS_10G/u5_rx_decode/_N13891;
LinkMain/PCS_10G/u5_rx_decode/_N13891_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/_N13893;
LinkMain/PCS_10G/u5_rx_decode/_N13899;
LinkMain/PCS_10G/u5_rx_decode/_N13900;
LinkMain/PCS_10G/u5_rx_decode/_N13901;
LinkMain/PCS_10G/u5_rx_decode/_N13904;
LinkMain/PCS_10G/u5_rx_decode/_N13957;
LinkMain/PCS_10G/u5_rx_decode/_N13958;
LinkMain/PCS_10G/u5_rx_decode/_N15974;
LinkMain/PCS_10G/u5_rx_decode/_N15988;
LinkMain/PCS_10G/u5_rx_decode/_N16011;
LinkMain/PCS_10G/u5_rx_decode/_N16015;
LinkMain/PCS_10G/u5_rx_decode/_N16019;
LinkMain/PCS_10G/u5_rx_decode/_N16140;
LinkMain/PCS_10G/u5_rx_decode/_N16170;
LinkMain/PCS_10G/u5_rx_decode/rxc_o [0];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [1];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [2];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [3];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [4];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [5];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [6];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_h [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_h [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [2];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [3];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [4];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [5];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [6];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [8];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [9];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [10];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [11];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [12];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [13];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [14];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [15];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [16];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [17];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [18];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [19];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [20];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [21];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [22];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [23];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [24];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [25];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [26];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [27];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [28];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [29];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [30];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [31];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [32];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [33];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [34];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [35];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [36];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [37];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [38];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [39];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [40];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [41];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [42];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [43];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [44];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [45];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [46];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [47];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [48];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [49];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [50];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [51];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [52];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [53];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [54];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [55];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [56];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [57];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [58];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [59];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [60];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [61];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [62];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [63];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [2];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [3];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [4];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [5];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [6];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [8];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [9];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [10];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [11];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [12];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [13];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [14];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [15];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [16];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [17];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [18];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [19];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [20];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [21];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [22];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [23];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [24];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [25];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [26];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [27];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [28];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [29];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [30];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [31];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [32];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [33];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [34];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [35];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [36];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [37];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [38];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [39];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [40];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [41];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [42];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [43];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [44];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [45];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [46];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [47];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [48];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [49];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [50];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [51];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [52];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [53];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [54];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [55];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [56];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [57];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [58];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [59];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [60];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [61];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [62];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [63];
LinkMain/PCS_10G/u5_rx_decode/rxd_vld;
LinkMain/PCS_10G/u5_rx_decode/rxd_vld_d;
LinkMain/PCS_10G/u6_rx_ctc/N3_inv;
LinkMain/PCS_10G/u6_rx_ctc/N142;
LinkMain/PCS_10G/u6_rx_ctc/N145 [0];
LinkMain/PCS_10G/u6_rx_ctc/N145 [1];
LinkMain/PCS_10G/u6_rx_ctc/N145 [2];
LinkMain/PCS_10G/u6_rx_ctc/N145 [3];
LinkMain/PCS_10G/u6_rx_ctc/N145 [4];
LinkMain/PCS_10G/u6_rx_ctc/N145 [5];
LinkMain/PCS_10G/u6_rx_ctc/N145 [6];
LinkMain/PCS_10G/u6_rx_ctc/N145 [7];
LinkMain/PCS_10G/u6_rx_ctc/N145 [8];
LinkMain/PCS_10G/u6_rx_ctc/N145 [9];
LinkMain/PCS_10G/u6_rx_ctc/N145 [10];
LinkMain/PCS_10G/u6_rx_ctc/N145 [11];
LinkMain/PCS_10G/u6_rx_ctc/N145 [12];
LinkMain/PCS_10G/u6_rx_ctc/N145 [13];
LinkMain/PCS_10G/u6_rx_ctc/N145 [14];
LinkMain/PCS_10G/u6_rx_ctc/N145 [15];
LinkMain/PCS_10G/u6_rx_ctc/N145 [16];
LinkMain/PCS_10G/u6_rx_ctc/N145 [17];
LinkMain/PCS_10G/u6_rx_ctc/N145 [18];
LinkMain/PCS_10G/u6_rx_ctc/N145 [19];
LinkMain/PCS_10G/u6_rx_ctc/N145 [20];
LinkMain/PCS_10G/u6_rx_ctc/N145 [21];
LinkMain/PCS_10G/u6_rx_ctc/N145 [22];
LinkMain/PCS_10G/u6_rx_ctc/N145 [23];
LinkMain/PCS_10G/u6_rx_ctc/N145 [24];
LinkMain/PCS_10G/u6_rx_ctc/N145 [25];
LinkMain/PCS_10G/u6_rx_ctc/N145 [26];
LinkMain/PCS_10G/u6_rx_ctc/N145 [27];
LinkMain/PCS_10G/u6_rx_ctc/N145 [28];
LinkMain/PCS_10G/u6_rx_ctc/N145 [29];
LinkMain/PCS_10G/u6_rx_ctc/N145 [30];
LinkMain/PCS_10G/u6_rx_ctc/N145 [31];
LinkMain/PCS_10G/u6_rx_ctc/N145 [32];
LinkMain/PCS_10G/u6_rx_ctc/N145 [33];
LinkMain/PCS_10G/u6_rx_ctc/N145 [34];
LinkMain/PCS_10G/u6_rx_ctc/N145 [35];
LinkMain/PCS_10G/u6_rx_ctc/N145 [36];
LinkMain/PCS_10G/u6_rx_ctc/N145 [37];
LinkMain/PCS_10G/u6_rx_ctc/N145 [38];
LinkMain/PCS_10G/u6_rx_ctc/N145 [39];
LinkMain/PCS_10G/u6_rx_ctc/N145 [40];
LinkMain/PCS_10G/u6_rx_ctc/N145 [41];
LinkMain/PCS_10G/u6_rx_ctc/N145 [42];
LinkMain/PCS_10G/u6_rx_ctc/N145 [43];
LinkMain/PCS_10G/u6_rx_ctc/N145 [44];
LinkMain/PCS_10G/u6_rx_ctc/N145 [45];
LinkMain/PCS_10G/u6_rx_ctc/N145 [46];
LinkMain/PCS_10G/u6_rx_ctc/N145 [47];
LinkMain/PCS_10G/u6_rx_ctc/N145 [48];
LinkMain/PCS_10G/u6_rx_ctc/N145 [49];
LinkMain/PCS_10G/u6_rx_ctc/N145 [50];
LinkMain/PCS_10G/u6_rx_ctc/N145 [51];
LinkMain/PCS_10G/u6_rx_ctc/N145 [52];
LinkMain/PCS_10G/u6_rx_ctc/N145 [53];
LinkMain/PCS_10G/u6_rx_ctc/N145 [54];
LinkMain/PCS_10G/u6_rx_ctc/N145 [55];
LinkMain/PCS_10G/u6_rx_ctc/N145 [56];
LinkMain/PCS_10G/u6_rx_ctc/N145 [57];
LinkMain/PCS_10G/u6_rx_ctc/N145 [58];
LinkMain/PCS_10G/u6_rx_ctc/N145 [59];
LinkMain/PCS_10G/u6_rx_ctc/N145 [60];
LinkMain/PCS_10G/u6_rx_ctc/N145 [61];
LinkMain/PCS_10G/u6_rx_ctc/N145 [62];
LinkMain/PCS_10G/u6_rx_ctc/N145 [63];
LinkMain/PCS_10G/u6_rx_ctc/N146 [0];
LinkMain/PCS_10G/u6_rx_ctc/N146 [1];
LinkMain/PCS_10G/u6_rx_ctc/N146 [2];
LinkMain/PCS_10G/u6_rx_ctc/N146 [3];
LinkMain/PCS_10G/u6_rx_ctc/N146 [4];
LinkMain/PCS_10G/u6_rx_ctc/N146 [5];
LinkMain/PCS_10G/u6_rx_ctc/N146 [6];
LinkMain/PCS_10G/u6_rx_ctc/N146 [7];
LinkMain/PCS_10G/u6_rx_ctc/_N15159;
LinkMain/PCS_10G/u6_rx_ctc/_N15424;
LinkMain/PCS_10G/u6_rx_ctc/_N15428;
LinkMain/PCS_10G/u6_rx_ctc/_N15434;
LinkMain/PCS_10G/u6_rx_ctc/_N15439;
LinkMain/PCS_10G/u6_rx_ctc/_N15444;
LinkMain/PCS_10G/u6_rx_ctc/_N15449;
LinkMain/PCS_10G/u6_rx_ctc/_N15454;
LinkMain/PCS_10G/u6_rx_ctc/_N15459;
LinkMain/PCS_10G/u6_rx_ctc/_N15464;
LinkMain/PCS_10G/u6_rx_ctc/_N15469;
LinkMain/PCS_10G/u6_rx_ctc/_N15474;
LinkMain/PCS_10G/u6_rx_ctc/_N15479;
LinkMain/PCS_10G/u6_rx_ctc/_N15483;
LinkMain/PCS_10G/u6_rx_ctc/_N15489;
LinkMain/PCS_10G/u6_rx_ctc/_N15706;
LinkMain/PCS_10G/u6_rx_ctc/_N15711;
LinkMain/PCS_10G/u6_rx_ctc/_N15716;
LinkMain/PCS_10G/u6_rx_ctc/_N15721;
LinkMain/PCS_10G/u6_rx_ctc/_N15726;
LinkMain/PCS_10G/u6_rx_ctc/_N15731;
LinkMain/PCS_10G/u6_rx_ctc/_N15736;
LinkMain/PCS_10G/u6_rx_ctc/_N15741;
LinkMain/PCS_10G/u6_rx_ctc/_N15746;
LinkMain/PCS_10G/u6_rx_ctc/_N15751;
LinkMain/PCS_10G/u6_rx_ctc/_N15756;
LinkMain/PCS_10G/u6_rx_ctc/_N15761;
LinkMain/PCS_10G/u6_rx_ctc/_N15766;
LinkMain/PCS_10G/u6_rx_ctc/_N15771;
LinkMain/PCS_10G/u6_rx_ctc/almost_empty;
LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1;
LinkMain/PCS_10G/u6_rx_ctc/almost_full;
LinkMain/PCS_10G/u6_rx_ctc/almost_full_r1;
LinkMain/PCS_10G/u6_rx_ctc/rd_data [0];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [1];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [2];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [3];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [4];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [5];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [6];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [7];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [8];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [9];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [10];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [11];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [12];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [13];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [14];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [15];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [16];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [17];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [18];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [19];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [20];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [21];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [22];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [23];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [24];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [25];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [26];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [27];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [28];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [29];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [30];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [31];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [32];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [33];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [34];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [35];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [36];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [37];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [38];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [39];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [40];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [41];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [42];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [43];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [44];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [45];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [46];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [47];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [48];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [49];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [50];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [51];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [52];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [53];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [54];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [55];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [56];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [57];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [58];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [59];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [60];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [61];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [62];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [63];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [64];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [65];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [66];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [67];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [68];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [69];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [70];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [71];
LinkMain/PCS_10G/u6_rx_ctc/rd_en;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d0;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d1;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r1;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r2;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3;
LinkMain/PCS_10G/u6_rx_ctc/wr_data [0];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [1];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [2];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [3];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [4];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [5];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [6];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [7];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [8];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [9];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [10];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [11];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [12];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [13];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [14];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [15];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [16];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [17];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [18];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [19];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [20];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [21];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [22];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [23];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [24];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [25];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [26];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [27];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [28];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [29];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [30];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [31];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [32];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [33];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [34];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [35];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [36];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [37];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [38];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [39];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [40];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [41];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [42];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [43];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [44];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [45];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [46];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [47];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [48];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [49];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [50];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [51];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [52];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [53];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [54];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [55];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [56];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [57];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [58];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [59];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [60];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [61];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [62];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [63];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [64];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [65];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [66];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [67];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [68];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [69];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [70];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [71];
LinkMain/PCS_10G/u6_rx_ctc/wr_en;
LinkMain/PCS_10G/u6_rx_ctc/wr_water_level [5];
LinkMain/PCS_10G/u7_reg_management/N28;
LinkMain/PCS_10G/u7_reg_management/N54;
LinkMain/PCS_10G/u7_reg_management/N92;
LinkMain/PCS_10G/u7_reg_management/N162 [0];
LinkMain/PCS_10G/u7_reg_management/N162 [1];
LinkMain/PCS_10G/u7_reg_management/N162 [2];
LinkMain/PCS_10G/u7_reg_management/N162 [3];
LinkMain/PCS_10G/u7_reg_management/N162 [4];
LinkMain/PCS_10G/u7_reg_management/N162 [5];
LinkMain/PCS_10G/u7_reg_management/N162 [6];
LinkMain/PCS_10G/u7_reg_management/N162 [7];
LinkMain/PCS_10G/u7_reg_management/N162 [8];
LinkMain/PCS_10G/u7_reg_management/N162 [9];
LinkMain/PCS_10G/u7_reg_management/N162 [10];
LinkMain/PCS_10G/u7_reg_management/N162 [11];
LinkMain/PCS_10G/u7_reg_management/N162 [12];
LinkMain/PCS_10G/u7_reg_management/N162 [13];
LinkMain/PCS_10G/u7_reg_management/N162 [14];
LinkMain/PCS_10G/u7_reg_management/N162 [15];
LinkMain/PCS_10G/u7_reg_management/N162_48_17;
LinkMain/PCS_10G/u7_reg_management/N228;
LinkMain/PCS_10G/u7_reg_management/_N3310;
LinkMain/PCS_10G/u7_reg_management/_N3320;
LinkMain/PCS_10G/u7_reg_management/_N3432;
LinkMain/PCS_10G/u7_reg_management/_N3433;
LinkMain/PCS_10G/u7_reg_management/_N3434;
LinkMain/PCS_10G/u7_reg_management/_N3435;
LinkMain/PCS_10G/u7_reg_management/_N3436;
LinkMain/PCS_10G/u7_reg_management/_N3437;
LinkMain/PCS_10G/u7_reg_management/_N3439;
LinkMain/PCS_10G/u7_reg_management/_N3440;
LinkMain/PCS_10G/u7_reg_management/_N3441;
LinkMain/PCS_10G/u7_reg_management/_N3442;
LinkMain/PCS_10G/u7_reg_management/_N3444;
LinkMain/PCS_10G/u7_reg_management/_N3446;
LinkMain/PCS_10G/u7_reg_management/_N3537;
LinkMain/PCS_10G/u7_reg_management/_N3625;
LinkMain/PCS_10G/u7_reg_management/_N3657;
LinkMain/PCS_10G/u7_reg_management/_N3658;
LinkMain/PCS_10G/u7_reg_management/_N3659;
LinkMain/PCS_10G/u7_reg_management/_N3660;
LinkMain/PCS_10G/u7_reg_management/_N3663;
LinkMain/PCS_10G/u7_reg_management/_N3664;
LinkMain/PCS_10G/u7_reg_management/_N3669;
LinkMain/PCS_10G/u7_reg_management/_N3670;
LinkMain/PCS_10G/u7_reg_management/_N3672;
LinkMain/PCS_10G/u7_reg_management/_N3683;
LinkMain/PCS_10G/u7_reg_management/_N13800;
LinkMain/PCS_10G/u7_reg_management/_N14032;
LinkMain/PCS_10G/u7_reg_management/_N15525;
LinkMain/PCS_10G/u7_reg_management/_N15530;
LinkMain/PCS_10G/u7_reg_management/_N15948;
LinkMain/PCS_10G/u7_reg_management/_N15949;
LinkMain/PCS_10G/u7_reg_management/aligned_reg;
LinkMain/PCS_10G/u7_reg_management/block_lock_reg;
LinkMain/PCS_10G/u7_reg_management/pcs_loopback_reg;
LinkMain/PCS_10G/u7_reg_management/pcs_reset_reg;
LinkMain/PCS_10G/u7_reg_management/pma_loopback_reg;
LinkMain/PCS_10G/u7_reg_management/pma_reset_reg;
LinkMain/PCS_10G/u7_reg_management/prbs_rx_en_reg;
LinkMain/PCS_10G/u7_reg_management/prbs_tx_en_reg;
LinkMain/PCS_10G/u7_reg_management/reg_renb;
LinkMain/PCS_10G/u7_reg_management/reg_renb_dly;
LinkMain/PCS_10G/u7_reg_management/reg_renb_vld;
LinkMain/PCS_10G/u7_reg_management/reg_waddr [0];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [1];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [2];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [3];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [4];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [5];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [6];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [7];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [8];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [9];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [10];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [11];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [12];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [13];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [14];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [0];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [4];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [5];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [14];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [15];
LinkMain/PCS_10G/u7_reg_management/reg_wenb;
LinkMain/PCS_10G/u7_reg_management/reg_wenb_ff1;
LinkMain/PCS_10G/u7_reg_management/signal_ok;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK0_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK90_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK180_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK270_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_READY_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_REFCLK_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_TX_SYNC_HPLL_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_ENABLE_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_ENABLE_HPLL;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_PSEL_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_PSEL_HPLL;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_HPLL;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_WRITE_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_LPLL_REFCLK_IN_0;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N5_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/o_hpll_done;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N124;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N142 [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N143;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N144;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N160;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N198;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [16];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [17];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [18];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [19];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [20];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [21];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [22];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [23];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [24];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [25];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [26];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [27];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [28];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [29];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [30];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N211 [31];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N226;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N227 [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N234;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N235 [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N235 [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2701;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2702;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2703;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2704;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2705;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2706;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2707;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2708;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2709;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2710;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2711;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2712;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2713;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2714;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2715;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N14034;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N14037;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15148;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15149;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15150;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15676;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15681;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [16];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [17];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [18];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [19];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [20];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [21];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [22];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [23];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [24];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [25];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [26];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [27];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [28];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [29];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [30];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [31];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/time_out;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/tx_enable;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N188[0]_inv;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N294;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N299;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N304;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N313;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N317;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N321;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N325;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [1];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [2];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [3];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [4];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [5];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [6];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [7];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [8];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [9];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [11];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [12];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [13];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [14];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N399 [15];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N405_inv_inv;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N3;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N12;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N24;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N53;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N56;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N74;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N77;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N128;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N153;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2519;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2520;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2521;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2522;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2523;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2524;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2525;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2526;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2527;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2528;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2529;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2530;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2531;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2532;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N13615;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N13978;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15791;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15796;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15799;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15800;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16105;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16108;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16110;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16670;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cmd_en;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [8];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [9];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [11];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [12];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [13];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [14];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [15];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b3;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_data_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_data_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_data_b3;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/wait_fifo_data;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [5];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [6];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [7];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [8];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_NS [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N37 [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N37 [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_3;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112 [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112 [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112 [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N112 [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N171 [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N190;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N309 [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N309 [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N309 [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N353;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N354 [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N354 [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N361;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N16;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N22;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N23;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N25;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N28;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N31;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N34;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N35;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N2743;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N2744;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N13663;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N13776;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N14036;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N15151;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N15152;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N15153;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N16068;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N16132;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc_pos;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st [1];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [1];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [2];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [3];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [4];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [5];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [6];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [7];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [8];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [9];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [10];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [11];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [12];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [13];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [14];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N26_alias [15];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2627;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2628;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2629;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2630;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2631;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2632;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2633;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2634;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2635;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2636;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2637;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2638;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2639;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2640;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N15811;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N15816;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [4];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [5];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [6];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [7];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [8];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [9];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [10];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [11];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [12];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [13];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [14];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [15];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N7 [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N7 [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N7 [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N49 [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N49 [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N49 [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N164;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6447;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6481;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6533;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6557;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6648;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6664;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6680;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6696;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6712;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6728;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6744;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N6760;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N15154;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N15155;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/_N15157;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_down;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_sample;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r2;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N3;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N8 [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N9 [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N9 [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N124 [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N124 [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [4];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [5];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [6];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [7];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N125 [8];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N126 [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/N126 [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/_N15158;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [4];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [5];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [6];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [7];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [8];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_over;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/valid_temp;
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0;
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1;
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0;
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1;
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0;
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N123_inv;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N570 [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N570 [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N570 [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N570 [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N4;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N25;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N27;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_next [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/data_ready;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_en;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [0];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [4];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [5];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [6];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [7];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [8];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [9];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [10];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [11];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [12];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [13];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [14];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073 [15];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1571;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1575;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1665 [0];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1665 [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1665 [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1665 [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/X [64];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2675;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2676;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2677;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2678;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2679;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2680;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2681;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2682;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2683;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2684;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2685;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2686;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2687;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2688;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2689;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15162;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15262;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15267;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15331;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15336;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15341;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15346;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15351;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15356;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15361;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15366;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15371;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15376;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15381;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15386;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/clk_en_mux;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [0];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [4];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [5];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [6];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [7];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [8];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [9];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [10];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [11];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [12];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [13];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [14];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [15];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [16];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [17];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [18];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [19];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [20];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [21];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [22];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [23];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [24];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [25];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [26];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [27];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [28];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [29];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [30];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [31];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [32];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [33];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [34];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [35];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [36];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [37];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [38];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [39];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [40];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [41];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [42];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [43];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [44];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [45];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [46];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [47];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [48];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [49];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [50];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [51];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [52];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [53];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [54];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [55];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [56];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [57];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [58];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [59];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [60];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [61];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [62];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [63];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error;
LinkMain/PCS_10G/u7_reg_management/aligned_sync/sig_async_ff;
LinkMain/PCS_10G/u7_reg_management/block_lock_sync/sig_async_ff;
LinkMain/PCS_10G/u7_reg_management/rx_sigdet_sync/sig_async_ff;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N19_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N143_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N160;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N271;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N381 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N384 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N384 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N387 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N394;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N395 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N408 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N408 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N408 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N412;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N413 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N413 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N10;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N14;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N20;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N24;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2718;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2719;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2720;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2721;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2722;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2723;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2724;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2725;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2728;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2729;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2730;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2731;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2732;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2733;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2734;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2735;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2994_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3017;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3018;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N13543;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N13858;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N13860;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N14486;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15130;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15131;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15132;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15133;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15134;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15135;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15967;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N16066;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/nxt_rstn;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [10];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [11];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_calib_done;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_enable;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_psel;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_write;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/penable;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/psel;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/pwrite;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_CDR_ALIGN [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_CDR_ALIGN_deb [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_SIGDET_STA [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_SIGDET_STA_deb [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/N0_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_pll_lock;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/wtchdg_rstn;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/N17_inv_1;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/empty;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/full;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [4];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [5];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [6];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data [7];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_en;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/wr_en;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/uart_ctrl_inst/u_uart_top/rx_fifo_wr_data_valid_1;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N17_inv_1;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/empty;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [5];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [6];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data [7];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_en;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/wr_en;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/uart_ctrl_inst/tx_fifo_wr_data_valid_1;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [18];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [19];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [20];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [21];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [22];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [23];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [24];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [25];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [26];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362 [27];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N363_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N417 [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N25;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N39;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N55;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1012;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2565;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2566;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2567;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2568;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2569;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2570;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2571;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2572;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2573;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2574;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2575;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2576;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2577;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2578;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2579;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2580;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2581;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2582;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2583;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2584;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2585;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2586;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2587;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2588;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2589;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2590;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13924;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13925;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13929;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13932;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15136;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15137;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15138;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15139;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15577;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15582;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15588;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15589;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15939;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15955;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16037;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16041;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16074;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16665;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [18];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [19];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [20];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [21];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [22];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [23];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [24];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [25];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [26];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [27];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_next [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N2;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N37;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38 [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2553;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2554;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2555;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2556;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2557;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2558;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2559;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2560;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2561;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2562;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N15140;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N15501;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N15505;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N16673;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_neg;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_sync/sig_async_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N2;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N37;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N38 [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N45;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2615;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2616;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2617;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2618;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2619;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2620;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2621;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2622;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2623;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2624;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N15114;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N15141;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N15780;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N16671;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_neg;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_sync/sig_async_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N227 [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N19;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2535;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2536;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2537;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2538;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2539;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2540;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2541;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2542;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2543;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2544;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2545;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2546;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2547;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2548;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2549;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2550;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15142;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15143;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15144;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15536;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15541;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15874;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198 [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N221;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N253;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N292;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N4;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2495;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2496;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2497;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2498;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2499;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2500;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2501;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2502;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2503;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2504;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N5248;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N5391;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13885;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13986;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13987;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13991;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N14952;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N15145;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N15146;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N15857;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N15970;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16029;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16030;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16057;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16122;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16664;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_next [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_next [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[0]_inv_1;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N20;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N30 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N31;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N32 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2643;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2644;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2645;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2646;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2647;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2648;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2649;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2650;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2692;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2693;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2694;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2695;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2696;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2697;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2698;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2699;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [9];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N168;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_co;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2653;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2654;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2655;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2656;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2657;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2658;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2659;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2660;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2661;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2664;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2665;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2666;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2668;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2669;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2670;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2671;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2672;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N15902;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rbin [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rempty;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rempty_inv;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wbin [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wfull;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wfull_inv;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N168;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1060;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2593;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2594;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2595;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2596;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2597;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2598;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2599;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2600;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2601;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2604;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2605;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2606;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2607;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2608;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2609;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2610;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2611;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2612;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rbin [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rempty;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rempty_inv;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wbin [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wfull;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wfull_inv;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [9];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N9 [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N958;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1249;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6186;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6210;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6247;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6295;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6351;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6776;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6800;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6842;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6893;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6948;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N15962;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16071;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16098;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16099;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [4];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N9 [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1123;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1136;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1140;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N5503;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N5541;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N5593;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N5647;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N5714;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N5825;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6049;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N6108;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N13935;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16115;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16674;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [4];

Clock
i_clk_50;1000
o_p_clk2core_tx_0;1001
o_p_clk2core_rx_0;1002
Main|QR1_ref_clk_156_p;1003
Main|QR1_ref_clk_156_n;1004
usclk;1005
i_clk_100_p;1006
i_clk_100_n;1007
clk_50;1008
clk_312_5;1009


