$date
	Tue Feb 27 07:20:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_tb $end
$var wire 4 ! result [3:0] $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst $end
$scope module G $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var reg 1 % qa $end
$var reg 1 & qb $end
$var reg 1 ' qc $end
$var reg 1 ( qd $end
$var reg 4 ) result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
1"
b0 !
$end
#2
1$
0"
#4
1"
#6
0"
#7
1#
#8
b1000 !
b1000 )
1%
1"
#10
0"
#12
b1100 !
b1100 )
1&
1"
#14
0"
#16
b1110 !
b1110 )
1'
1"
#17
0#
#18
0"
#20
b111 !
b111 )
1(
0%
1"
#22
0"
#24
b11 !
b11 )
0&
1"
#26
0"
#28
b1 !
b1 )
0'
1"
#30
0"
#32
b0 !
b0 )
0(
1"
#34
0"
#36
1"
#38
0"
#40
1"
#42
0"
#44
1"
#46
0"
#48
1"
#50
0"
#52
1"
#54
0"
#56
1"
#58
0"
#60
1"
#62
0"
#64
1"
#66
0"
#67
