
THC_MUX_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d20  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000868  08005e30  08005e30  00015e30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006698  08006698  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08006698  08006698  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006698  08006698  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006698  08006698  00016698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800669c  0800669c  0001669c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080066a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e0  2000007c  0800671c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000145c  0800671c  0002145c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f44  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002776  00000000  00000000  00030fe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f50  00000000  00000000  00033760  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e20  00000000  00000000  000346b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001957b  00000000  00000000  000354d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e0af  00000000  00000000  0004ea4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009093b  00000000  00000000  0005cafa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ed435  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000461c  00000000  00000000  000ed4b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005e18 	.word	0x08005e18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	08005e18 	.word	0x08005e18

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a78:	4b18      	ldr	r3, [pc, #96]	; (8000adc <MX_ADC1_Init+0x74>)
 8000a7a:	4a19      	ldr	r2, [pc, #100]	; (8000ae0 <MX_ADC1_Init+0x78>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a7e:	4b17      	ldr	r3, [pc, #92]	; (8000adc <MX_ADC1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a84:	4b15      	ldr	r3, [pc, #84]	; (8000adc <MX_ADC1_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a8a:	4b14      	ldr	r3, [pc, #80]	; (8000adc <MX_ADC1_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a90:	4b12      	ldr	r3, [pc, #72]	; (8000adc <MX_ADC1_Init+0x74>)
 8000a92:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a96:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a98:	4b10      	ldr	r3, [pc, #64]	; (8000adc <MX_ADC1_Init+0x74>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	; (8000adc <MX_ADC1_Init+0x74>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <MX_ADC1_Init+0x74>)
 8000aa6:	f001 f8bd 	bl	8001c24 <HAL_ADC_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000ab0:	f000 fc68 	bl	8001384 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000abc:	2302      	movs	r3, #2
 8000abe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4805      	ldr	r0, [pc, #20]	; (8000adc <MX_ADC1_Init+0x74>)
 8000ac6:	f001 fb13 	bl	80020f0 <HAL_ADC_ConfigChannel>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000ad0:	f000 fc58 	bl	8001384 <Error_Handler>
  }

}
 8000ad4:	bf00      	nop
 8000ad6:	3710      	adds	r7, #16
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	200004cc 	.word	0x200004cc
 8000ae0:	40012400 	.word	0x40012400

08000ae4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b088      	sub	sp, #32
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a18      	ldr	r2, [pc, #96]	; (8000b60 <HAL_ADC_MspInit+0x7c>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d129      	bne.n	8000b58 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b04:	4b17      	ldr	r3, [pc, #92]	; (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b06:	699b      	ldr	r3, [r3, #24]
 8000b08:	4a16      	ldr	r2, [pc, #88]	; (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b0e:	6193      	str	r3, [r2, #24]
 8000b10:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	4a10      	ldr	r2, [pc, #64]	; (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b22:	f043 0304 	orr.w	r3, r3, #4
 8000b26:	6193      	str	r3, [r2, #24]
 8000b28:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <HAL_ADC_MspInit+0x80>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	f003 0304 	and.w	r3, r3, #4
 8000b30:	60bb      	str	r3, [r7, #8]
 8000b32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b34:	2301      	movs	r3, #1
 8000b36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	4809      	ldr	r0, [pc, #36]	; (8000b68 <HAL_ADC_MspInit+0x84>)
 8000b44:	f001 fd70 	bl	8002628 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2012      	movs	r0, #18
 8000b4e:	f001 fd34 	bl	80025ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000b52:	2012      	movs	r0, #18
 8000b54:	f001 fd4d 	bl	80025f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b58:	bf00      	nop
 8000b5a:	3720      	adds	r7, #32
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40012400 	.word	0x40012400
 8000b64:	40021000 	.word	0x40021000
 8000b68:	40010800 	.word	0x40010800

08000b6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b088      	sub	sp, #32
 8000b70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 0310 	add.w	r3, r7, #16
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b80:	4b2d      	ldr	r3, [pc, #180]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	4a2c      	ldr	r2, [pc, #176]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000b86:	f043 0310 	orr.w	r3, r3, #16
 8000b8a:	6193      	str	r3, [r2, #24]
 8000b8c:	4b2a      	ldr	r3, [pc, #168]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	f003 0310 	and.w	r3, r3, #16
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b98:	4b27      	ldr	r3, [pc, #156]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a26      	ldr	r2, [pc, #152]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000b9e:	f043 0320 	orr.w	r3, r3, #32
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b24      	ldr	r3, [pc, #144]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0320 	and.w	r3, r3, #32
 8000bac:	60bb      	str	r3, [r7, #8]
 8000bae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb0:	4b21      	ldr	r3, [pc, #132]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	4a20      	ldr	r2, [pc, #128]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	6193      	str	r3, [r2, #24]
 8000bbc:	4b1e      	ldr	r3, [pc, #120]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	f003 0304 	and.w	r3, r3, #4
 8000bc4:	607b      	str	r3, [r7, #4]
 8000bc6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc8:	4b1b      	ldr	r3, [pc, #108]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a1a      	ldr	r2, [pc, #104]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000bce:	f043 0308 	orr.w	r3, r3, #8
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_GPIO_Init+0xcc>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0308 	and.w	r3, r3, #8
 8000bdc:	603b      	str	r3, [r7, #0]
 8000bde:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be6:	4815      	ldr	r0, [pc, #84]	; (8000c3c <MX_GPIO_Init+0xd0>)
 8000be8:	f001 fe78 	bl	80028dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, mux_A_Pin|mux_B_Pin|mux_C_Pin, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	2107      	movs	r1, #7
 8000bf0:	4813      	ldr	r0, [pc, #76]	; (8000c40 <MX_GPIO_Init+0xd4>)
 8000bf2:	f001 fe73 	bl	80028dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bf6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	2302      	movs	r3, #2
 8000c06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c08:	f107 0310 	add.w	r3, r7, #16
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480b      	ldr	r0, [pc, #44]	; (8000c3c <MX_GPIO_Init+0xd0>)
 8000c10:	f001 fd0a 	bl	8002628 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = mux_A_Pin|mux_B_Pin|mux_C_Pin;
 8000c14:	2307      	movs	r3, #7
 8000c16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2302      	movs	r3, #2
 8000c22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c24:	f107 0310 	add.w	r3, r7, #16
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4805      	ldr	r0, [pc, #20]	; (8000c40 <MX_GPIO_Init+0xd4>)
 8000c2c:	f001 fcfc 	bl	8002628 <HAL_GPIO_Init>

}
 8000c30:	bf00      	nop
 8000c32:	3720      	adds	r7, #32
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40011000 	.word	0x40011000
 8000c40:	40010c00 	.word	0x40010c00

08000c44 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000c48:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c4a:	4a13      	ldr	r2, [pc, #76]	; (8000c98 <MX_I2C1_Init+0x54>)
 8000c4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c50:	4a12      	ldr	r2, [pc, #72]	; (8000c9c <MX_I2C1_Init+0x58>)
 8000c52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c68:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c6e:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c74:	4b07      	ldr	r3, [pc, #28]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c80:	4804      	ldr	r0, [pc, #16]	; (8000c94 <MX_I2C1_Init+0x50>)
 8000c82:	f001 fe43 	bl	800290c <HAL_I2C_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c8c:	f000 fb7a 	bl	8001384 <Error_Handler>
  }

}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	200004fc 	.word	0x200004fc
 8000c98:	40005400 	.word	0x40005400
 8000c9c:	00061a80 	.word	0x00061a80

08000ca0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <HAL_I2C_MspInit+0x70>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d123      	bne.n	8000d08 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc0:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_I2C_MspInit+0x74>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	4a13      	ldr	r2, [pc, #76]	; (8000d14 <HAL_I2C_MspInit+0x74>)
 8000cc6:	f043 0308 	orr.w	r3, r3, #8
 8000cca:	6193      	str	r3, [r2, #24]
 8000ccc:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <HAL_I2C_MspInit+0x74>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	f003 0308 	and.w	r3, r3, #8
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cd8:	23c0      	movs	r3, #192	; 0xc0
 8000cda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cdc:	2312      	movs	r3, #18
 8000cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	4619      	mov	r1, r3
 8000cea:	480b      	ldr	r0, [pc, #44]	; (8000d18 <HAL_I2C_MspInit+0x78>)
 8000cec:	f001 fc9c 	bl	8002628 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <HAL_I2C_MspInit+0x74>)
 8000cf2:	69db      	ldr	r3, [r3, #28]
 8000cf4:	4a07      	ldr	r2, [pc, #28]	; (8000d14 <HAL_I2C_MspInit+0x74>)
 8000cf6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cfa:	61d3      	str	r3, [r2, #28]
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <HAL_I2C_MspInit+0x74>)
 8000cfe:	69db      	ldr	r3, [r3, #28]
 8000d00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000d08:	bf00      	nop
 8000d0a:	3720      	adds	r7, #32
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40005400 	.word	0x40005400
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010c00 	.word	0x40010c00

08000d1c <RMS>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void RMS (void){
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0

	rms1=0;
 8000d22:	4b46      	ldr	r3, [pc, #280]	; (8000e3c <RMS+0x120>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
	rms3=0;
 8000d28:	4b45      	ldr	r3, [pc, #276]	; (8000e40 <RMS+0x124>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
	rms5=0;
 8000d2e:	4b45      	ldr	r3, [pc, #276]	; (8000e44 <RMS+0x128>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
	rms7=0;
 8000d34:	4b44      	ldr	r3, [pc, #272]	; (8000e48 <RMS+0x12c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
	rms11=0;
 8000d3a:	4b44      	ldr	r3, [pc, #272]	; (8000e4c <RMS+0x130>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
	rms13=0;
 8000d40:	4b43      	ldr	r3, [pc, #268]	; (8000e50 <RMS+0x134>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]

	for (uint8_t j = 0; j < MUESTRAS; j++){
 8000d46:	2300      	movs	r3, #0
 8000d48:	71fb      	strb	r3, [r7, #7]
 8000d4a:	e038      	b.n	8000dbe <RMS+0xa2>
		rms1+=arm1[j];
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	4a41      	ldr	r2, [pc, #260]	; (8000e54 <RMS+0x138>)
 8000d50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d54:	4b39      	ldr	r3, [pc, #228]	; (8000e3c <RMS+0x120>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4413      	add	r3, r2
 8000d5a:	4a38      	ldr	r2, [pc, #224]	; (8000e3c <RMS+0x120>)
 8000d5c:	6013      	str	r3, [r2, #0]
		rms3+=arm3[j];
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	4a3d      	ldr	r2, [pc, #244]	; (8000e58 <RMS+0x13c>)
 8000d62:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d66:	4b36      	ldr	r3, [pc, #216]	; (8000e40 <RMS+0x124>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	4a34      	ldr	r2, [pc, #208]	; (8000e40 <RMS+0x124>)
 8000d6e:	6013      	str	r3, [r2, #0]
		rms5+=arm5[j];
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	4a3a      	ldr	r2, [pc, #232]	; (8000e5c <RMS+0x140>)
 8000d74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d78:	4b32      	ldr	r3, [pc, #200]	; (8000e44 <RMS+0x128>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a31      	ldr	r2, [pc, #196]	; (8000e44 <RMS+0x128>)
 8000d80:	6013      	str	r3, [r2, #0]
		rms7+=arm7[j];
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	4a36      	ldr	r2, [pc, #216]	; (8000e60 <RMS+0x144>)
 8000d86:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d8a:	4b2f      	ldr	r3, [pc, #188]	; (8000e48 <RMS+0x12c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	4a2d      	ldr	r2, [pc, #180]	; (8000e48 <RMS+0x12c>)
 8000d92:	6013      	str	r3, [r2, #0]
		rms11+=arm11[j];
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	4a33      	ldr	r2, [pc, #204]	; (8000e64 <RMS+0x148>)
 8000d98:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d9c:	4b2b      	ldr	r3, [pc, #172]	; (8000e4c <RMS+0x130>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4413      	add	r3, r2
 8000da2:	4a2a      	ldr	r2, [pc, #168]	; (8000e4c <RMS+0x130>)
 8000da4:	6013      	str	r3, [r2, #0]
		rms13+=arm13[j];
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4a2f      	ldr	r2, [pc, #188]	; (8000e68 <RMS+0x14c>)
 8000daa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dae:	4b28      	ldr	r3, [pc, #160]	; (8000e50 <RMS+0x134>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4413      	add	r3, r2
 8000db4:	4a26      	ldr	r2, [pc, #152]	; (8000e50 <RMS+0x134>)
 8000db6:	6013      	str	r3, [r2, #0]
	for (uint8_t j = 0; j < MUESTRAS; j++){
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	71fb      	strb	r3, [r7, #7]
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	2b9b      	cmp	r3, #155	; 0x9b
 8000dc2:	d9c3      	bls.n	8000d4c <RMS+0x30>
	}

	rms1/=MUESTRAS;
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <RMS+0x120>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	089b      	lsrs	r3, r3, #2
 8000dca:	4a28      	ldr	r2, [pc, #160]	; (8000e6c <RMS+0x150>)
 8000dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd0:	08db      	lsrs	r3, r3, #3
 8000dd2:	4a1a      	ldr	r2, [pc, #104]	; (8000e3c <RMS+0x120>)
 8000dd4:	6013      	str	r3, [r2, #0]
	rms3/=MUESTRAS;
 8000dd6:	4b1a      	ldr	r3, [pc, #104]	; (8000e40 <RMS+0x124>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	089b      	lsrs	r3, r3, #2
 8000ddc:	4a23      	ldr	r2, [pc, #140]	; (8000e6c <RMS+0x150>)
 8000dde:	fba2 2303 	umull	r2, r3, r2, r3
 8000de2:	08db      	lsrs	r3, r3, #3
 8000de4:	4a16      	ldr	r2, [pc, #88]	; (8000e40 <RMS+0x124>)
 8000de6:	6013      	str	r3, [r2, #0]
	rms5/=MUESTRAS;
 8000de8:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <RMS+0x128>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	4a1f      	ldr	r2, [pc, #124]	; (8000e6c <RMS+0x150>)
 8000df0:	fba2 2303 	umull	r2, r3, r2, r3
 8000df4:	08db      	lsrs	r3, r3, #3
 8000df6:	4a13      	ldr	r2, [pc, #76]	; (8000e44 <RMS+0x128>)
 8000df8:	6013      	str	r3, [r2, #0]
	rms7/=MUESTRAS;
 8000dfa:	4b13      	ldr	r3, [pc, #76]	; (8000e48 <RMS+0x12c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	089b      	lsrs	r3, r3, #2
 8000e00:	4a1a      	ldr	r2, [pc, #104]	; (8000e6c <RMS+0x150>)
 8000e02:	fba2 2303 	umull	r2, r3, r2, r3
 8000e06:	08db      	lsrs	r3, r3, #3
 8000e08:	4a0f      	ldr	r2, [pc, #60]	; (8000e48 <RMS+0x12c>)
 8000e0a:	6013      	str	r3, [r2, #0]
	rms11/=MUESTRAS;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <RMS+0x130>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	089b      	lsrs	r3, r3, #2
 8000e12:	4a16      	ldr	r2, [pc, #88]	; (8000e6c <RMS+0x150>)
 8000e14:	fba2 2303 	umull	r2, r3, r2, r3
 8000e18:	08db      	lsrs	r3, r3, #3
 8000e1a:	4a0c      	ldr	r2, [pc, #48]	; (8000e4c <RMS+0x130>)
 8000e1c:	6013      	str	r3, [r2, #0]
	rms13/=MUESTRAS;
 8000e1e:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <RMS+0x134>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	089b      	lsrs	r3, r3, #2
 8000e24:	4a11      	ldr	r2, [pc, #68]	; (8000e6c <RMS+0x150>)
 8000e26:	fba2 2303 	umull	r2, r3, r2, r3
 8000e2a:	08db      	lsrs	r3, r3, #3
 8000e2c:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <RMS+0x134>)
 8000e2e:	6013      	str	r3, [r2, #0]

}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	2000009c 	.word	0x2000009c
 8000e40:	200000a0 	.word	0x200000a0
 8000e44:	200000a4 	.word	0x200000a4
 8000e48:	200000a8 	.word	0x200000a8
 8000e4c:	200000ac 	.word	0x200000ac
 8000e50:	200000b0 	.word	0x200000b0
 8000e54:	20000a30 	.word	0x20000a30
 8000e58:	2000119c 	.word	0x2000119c
 8000e5c:	20000f2c 	.word	0x20000f2c
 8000e60:	20000cbc 	.word	0x20000cbc
 8000e64:	20000550 	.word	0x20000550
 8000e68:	200007c0 	.word	0x200007c0
 8000e6c:	34834835 	.word	0x34834835

08000e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e70:	b598      	push	{r3, r4, r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e74:	f000 fe74 	bl	8001b60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e78:	f000 fa0c 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e7c:	f7ff fe76 	bl	8000b6c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e80:	f7ff fdf2 	bl	8000a68 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e84:	f000 fdd6 	bl	8001a34 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000e88:	f7ff fedc 	bl	8000c44 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8000e8c:	f000 fa80 	bl	8001390 <SSD1306_Init>
  SSD1306_Clear();
 8000e90:	f000 fca1 	bl	80017d6 <SSD1306_Clear>
  HAL_TIM_Base_Start_IT(&htim2);
 8000e94:	4885      	ldr	r0, [pc, #532]	; (80010ac <main+0x23c>)
 8000e96:	f002 ffb3 	bl	8003e00 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_adcStart){
 8000e9a:	4b85      	ldr	r3, [pc, #532]	; (80010b0 <main+0x240>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d009      	beq.n	8000eb6 <main+0x46>
		  GPIOB->ODR = (uint32_t)muxABC;
 8000ea2:	4b84      	ldr	r3, [pc, #528]	; (80010b4 <main+0x244>)
 8000ea4:	781a      	ldrb	r2, [r3, #0]
 8000ea6:	4b84      	ldr	r3, [pc, #528]	; (80010b8 <main+0x248>)
 8000ea8:	60da      	str	r2, [r3, #12]
		  HAL_ADC_Start_IT(&hadc1);
 8000eaa:	4884      	ldr	r0, [pc, #528]	; (80010bc <main+0x24c>)
 8000eac:	f000 ff92 	bl	8001dd4 <HAL_ADC_Start_IT>
		  flag_adcStart = 0;
 8000eb0:	4b7f      	ldr	r3, [pc, #508]	; (80010b0 <main+0x240>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
	  }//end if flag_adcStart

	  if (flag_adcDone){
 8000eb6:	4b82      	ldr	r3, [pc, #520]	; (80010c0 <main+0x250>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f000 814d 	beq.w	800115a <main+0x2ea>

		  switch (muxABC){
 8000ec0:	4b7c      	ldr	r3, [pc, #496]	; (80010b4 <main+0x244>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b05      	cmp	r3, #5
 8000ec6:	f200 8145 	bhi.w	8001154 <main+0x2e4>
 8000eca:	a201      	add	r2, pc, #4	; (adr r2, 8000ed0 <main+0x60>)
 8000ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed0:	08000ee9 	.word	0x08000ee9
 8000ed4:	08000f43 	.word	0x08000f43
 8000ed8:	08000f9d 	.word	0x08000f9d
 8000edc:	08000ff7 	.word	0x08000ff7
 8000ee0:	08001051 	.word	0x08001051
 8000ee4:	080010dd 	.word	0x080010dd
		  	  case 0:
		  		  arm1[i] = HAL_ADC_GetValue(&hadc1);
 8000ee8:	4b76      	ldr	r3, [pc, #472]	; (80010c4 <main+0x254>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	461c      	mov	r4, r3
 8000eee:	4873      	ldr	r0, [pc, #460]	; (80010bc <main+0x24c>)
 8000ef0:	f001 f826 	bl	8001f40 <HAL_ADC_GetValue>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	4b74      	ldr	r3, [pc, #464]	; (80010c8 <main+0x258>)
 8000ef8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  arm1 [i] = pow(arm1[i],2);
 8000efc:	4b71      	ldr	r3, [pc, #452]	; (80010c4 <main+0x254>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	4b71      	ldr	r3, [pc, #452]	; (80010c8 <main+0x258>)
 8000f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fa63 	bl	80003d4 <__aeabi_ui2d>
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f16:	f003 ff55 	bl	8004dc4 <pow>
 8000f1a:	460a      	mov	r2, r1
 8000f1c:	4601      	mov	r1, r0
 8000f1e:	4b69      	ldr	r3, [pc, #420]	; (80010c4 <main+0x254>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	461c      	mov	r4, r3
 8000f24:	4608      	mov	r0, r1
 8000f26:	4611      	mov	r1, r2
 8000f28:	f7ff fd7e 	bl	8000a28 <__aeabi_d2uiz>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	4b66      	ldr	r3, [pc, #408]	; (80010c8 <main+0x258>)
 8000f30:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  muxABC++;
 8000f34:	4b5f      	ldr	r3, [pc, #380]	; (80010b4 <main+0x244>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	4b5d      	ldr	r3, [pc, #372]	; (80010b4 <main+0x244>)
 8000f3e:	701a      	strb	r2, [r3, #0]
			  break;
 8000f40:	e108      	b.n	8001154 <main+0x2e4>
		  	  case 1:
		  		  arm3[i] = HAL_ADC_GetValue(&hadc1);
 8000f42:	4b60      	ldr	r3, [pc, #384]	; (80010c4 <main+0x254>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	461c      	mov	r4, r3
 8000f48:	485c      	ldr	r0, [pc, #368]	; (80010bc <main+0x24c>)
 8000f4a:	f000 fff9 	bl	8001f40 <HAL_ADC_GetValue>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	4b5e      	ldr	r3, [pc, #376]	; (80010cc <main+0x25c>)
 8000f52:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  arm3 [i] = pow(arm3[i],2);
 8000f56:	4b5b      	ldr	r3, [pc, #364]	; (80010c4 <main+0x254>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b5b      	ldr	r3, [pc, #364]	; (80010cc <main+0x25c>)
 8000f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fa36 	bl	80003d4 <__aeabi_ui2d>
 8000f68:	f04f 0200 	mov.w	r2, #0
 8000f6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f70:	f003 ff28 	bl	8004dc4 <pow>
 8000f74:	460a      	mov	r2, r1
 8000f76:	4601      	mov	r1, r0
 8000f78:	4b52      	ldr	r3, [pc, #328]	; (80010c4 <main+0x254>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	461c      	mov	r4, r3
 8000f7e:	4608      	mov	r0, r1
 8000f80:	4611      	mov	r1, r2
 8000f82:	f7ff fd51 	bl	8000a28 <__aeabi_d2uiz>
 8000f86:	4602      	mov	r2, r0
 8000f88:	4b50      	ldr	r3, [pc, #320]	; (80010cc <main+0x25c>)
 8000f8a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  muxABC++;
 8000f8e:	4b49      	ldr	r3, [pc, #292]	; (80010b4 <main+0x244>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	3301      	adds	r3, #1
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4b47      	ldr	r3, [pc, #284]	; (80010b4 <main+0x244>)
 8000f98:	701a      	strb	r2, [r3, #0]
			  break;
 8000f9a:	e0db      	b.n	8001154 <main+0x2e4>
		  	  case 2:
		  		  arm5[i] = HAL_ADC_GetValue(&hadc1);
 8000f9c:	4b49      	ldr	r3, [pc, #292]	; (80010c4 <main+0x254>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	461c      	mov	r4, r3
 8000fa2:	4846      	ldr	r0, [pc, #280]	; (80010bc <main+0x24c>)
 8000fa4:	f000 ffcc 	bl	8001f40 <HAL_ADC_GetValue>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	4b49      	ldr	r3, [pc, #292]	; (80010d0 <main+0x260>)
 8000fac:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  arm5 [i] = pow(arm5[i],2);
 8000fb0:	4b44      	ldr	r3, [pc, #272]	; (80010c4 <main+0x254>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b46      	ldr	r3, [pc, #280]	; (80010d0 <main+0x260>)
 8000fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fa09 	bl	80003d4 <__aeabi_ui2d>
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fca:	f003 fefb 	bl	8004dc4 <pow>
 8000fce:	460a      	mov	r2, r1
 8000fd0:	4601      	mov	r1, r0
 8000fd2:	4b3c      	ldr	r3, [pc, #240]	; (80010c4 <main+0x254>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	461c      	mov	r4, r3
 8000fd8:	4608      	mov	r0, r1
 8000fda:	4611      	mov	r1, r2
 8000fdc:	f7ff fd24 	bl	8000a28 <__aeabi_d2uiz>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	4b3b      	ldr	r3, [pc, #236]	; (80010d0 <main+0x260>)
 8000fe4:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  muxABC++;
 8000fe8:	4b32      	ldr	r3, [pc, #200]	; (80010b4 <main+0x244>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	3301      	adds	r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b30      	ldr	r3, [pc, #192]	; (80010b4 <main+0x244>)
 8000ff2:	701a      	strb	r2, [r3, #0]
			  break;
 8000ff4:	e0ae      	b.n	8001154 <main+0x2e4>

		  	  case 3:
		  		  arm7[i] = HAL_ADC_GetValue(&hadc1);
 8000ff6:	4b33      	ldr	r3, [pc, #204]	; (80010c4 <main+0x254>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461c      	mov	r4, r3
 8000ffc:	482f      	ldr	r0, [pc, #188]	; (80010bc <main+0x24c>)
 8000ffe:	f000 ff9f 	bl	8001f40 <HAL_ADC_GetValue>
 8001002:	4602      	mov	r2, r0
 8001004:	4b33      	ldr	r3, [pc, #204]	; (80010d4 <main+0x264>)
 8001006:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  arm7 [i] = pow(arm7[i],2);
 800100a:	4b2e      	ldr	r3, [pc, #184]	; (80010c4 <main+0x254>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <main+0x264>)
 8001012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff f9dc 	bl	80003d4 <__aeabi_ui2d>
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001024:	f003 fece 	bl	8004dc4 <pow>
 8001028:	460a      	mov	r2, r1
 800102a:	4601      	mov	r1, r0
 800102c:	4b25      	ldr	r3, [pc, #148]	; (80010c4 <main+0x254>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461c      	mov	r4, r3
 8001032:	4608      	mov	r0, r1
 8001034:	4611      	mov	r1, r2
 8001036:	f7ff fcf7 	bl	8000a28 <__aeabi_d2uiz>
 800103a:	4602      	mov	r2, r0
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <main+0x264>)
 800103e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  muxABC++;
 8001042:	4b1c      	ldr	r3, [pc, #112]	; (80010b4 <main+0x244>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	3301      	adds	r3, #1
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <main+0x244>)
 800104c:	701a      	strb	r2, [r3, #0]
			  break;
 800104e:	e081      	b.n	8001154 <main+0x2e4>
		  	  case 4:
		  		  arm11[i] = HAL_ADC_GetValue(&hadc1);
 8001050:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <main+0x254>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461c      	mov	r4, r3
 8001056:	4819      	ldr	r0, [pc, #100]	; (80010bc <main+0x24c>)
 8001058:	f000 ff72 	bl	8001f40 <HAL_ADC_GetValue>
 800105c:	4602      	mov	r2, r0
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <main+0x268>)
 8001060:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  arm11 [i] = pow(arm11[i],2);
 8001064:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <main+0x254>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <main+0x268>)
 800106c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff f9af 	bl	80003d4 <__aeabi_ui2d>
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800107e:	f003 fea1 	bl	8004dc4 <pow>
 8001082:	460a      	mov	r2, r1
 8001084:	4601      	mov	r1, r0
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <main+0x254>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	461c      	mov	r4, r3
 800108c:	4608      	mov	r0, r1
 800108e:	4611      	mov	r1, r2
 8001090:	f7ff fcca 	bl	8000a28 <__aeabi_d2uiz>
 8001094:	4602      	mov	r2, r0
 8001096:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <main+0x268>)
 8001098:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  muxABC++;
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <main+0x244>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	3301      	adds	r3, #1
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <main+0x244>)
 80010a6:	701a      	strb	r2, [r3, #0]
			  break;
 80010a8:	e054      	b.n	8001154 <main+0x2e4>
 80010aa:	bf00      	nop
 80010ac:	2000140c 	.word	0x2000140c
 80010b0:	20000098 	.word	0x20000098
 80010b4:	200000b5 	.word	0x200000b5
 80010b8:	40010c00 	.word	0x40010c00
 80010bc:	200004cc 	.word	0x200004cc
 80010c0:	20000099 	.word	0x20000099
 80010c4:	200000b4 	.word	0x200000b4
 80010c8:	20000a30 	.word	0x20000a30
 80010cc:	2000119c 	.word	0x2000119c
 80010d0:	20000f2c 	.word	0x20000f2c
 80010d4:	20000cbc 	.word	0x20000cbc
 80010d8:	20000550 	.word	0x20000550
		  	  case 5:
		  		  arm13[i] = HAL_ADC_GetValue(&hadc1);
 80010dc:	4b5b      	ldr	r3, [pc, #364]	; (800124c <main+0x3dc>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	461c      	mov	r4, r3
 80010e2:	485b      	ldr	r0, [pc, #364]	; (8001250 <main+0x3e0>)
 80010e4:	f000 ff2c 	bl	8001f40 <HAL_ADC_GetValue>
 80010e8:	4602      	mov	r2, r0
 80010ea:	4b5a      	ldr	r3, [pc, #360]	; (8001254 <main+0x3e4>)
 80010ec:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		  		  arm13[i] = pow(arm13[i],2);
 80010f0:	4b56      	ldr	r3, [pc, #344]	; (800124c <main+0x3dc>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b57      	ldr	r3, [pc, #348]	; (8001254 <main+0x3e4>)
 80010f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff f969 	bl	80003d4 <__aeabi_ui2d>
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800110a:	f003 fe5b 	bl	8004dc4 <pow>
 800110e:	460a      	mov	r2, r1
 8001110:	4601      	mov	r1, r0
 8001112:	4b4e      	ldr	r3, [pc, #312]	; (800124c <main+0x3dc>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461c      	mov	r4, r3
 8001118:	4608      	mov	r0, r1
 800111a:	4611      	mov	r1, r2
 800111c:	f7ff fc84 	bl	8000a28 <__aeabi_d2uiz>
 8001120:	4602      	mov	r2, r0
 8001122:	4b4c      	ldr	r3, [pc, #304]	; (8001254 <main+0x3e4>)
 8001124:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

		  		  i++;
 8001128:	4b48      	ldr	r3, [pc, #288]	; (800124c <main+0x3dc>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	3301      	adds	r3, #1
 800112e:	b2da      	uxtb	r2, r3
 8001130:	4b46      	ldr	r3, [pc, #280]	; (800124c <main+0x3dc>)
 8001132:	701a      	strb	r2, [r3, #0]
		  		  if (i > 199){
 8001134:	4b45      	ldr	r3, [pc, #276]	; (800124c <main+0x3dc>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2bc7      	cmp	r3, #199	; 0xc7
 800113a:	d907      	bls.n	800114c <main+0x2dc>
		  			  RMS();
 800113c:	f7ff fdee 	bl	8000d1c <RMS>
		  			  flag_print = 1;
 8001140:	4b45      	ldr	r3, [pc, #276]	; (8001258 <main+0x3e8>)
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
		  			  i = 0;
 8001146:	4b41      	ldr	r3, [pc, #260]	; (800124c <main+0x3dc>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
		  		  }
		  		  muxABC = 0;
 800114c:	4b43      	ldr	r3, [pc, #268]	; (800125c <main+0x3ec>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
			  break;
 8001152:	bf00      	nop
		  }

		  flag_adcDone = 0;
 8001154:	4b42      	ldr	r3, [pc, #264]	; (8001260 <main+0x3f0>)
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
	  }//end if flag_adcDone

	  if (flag_print){
 800115a:	4b3f      	ldr	r3, [pc, #252]	; (8001258 <main+0x3e8>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	f43f ae9b 	beq.w	8000e9a <main+0x2a>
		  SSD1306_GotoXY(0, 42);
		  sprintf (texto, "%d %d", (int)rms11, (int)rms13);
		  SSD1306_Puts(texto, &Font_7x10, 1);
		  SSD1306_UpdateScreen();
*/
		  SSD1306_Fill(0);
 8001164:	2000      	movs	r0, #0
 8001166:	f000 fa05 	bl	8001574 <SSD1306_Fill>
		  SSD1306_GotoXY(0, 0);
 800116a:	2100      	movs	r1, #0
 800116c:	2000      	movs	r0, #0
 800116e:	f000 fa77 	bl	8001660 <SSD1306_GotoXY>
		  sprintf (texto, "Armonicos:");
 8001172:	4a3c      	ldr	r2, [pc, #240]	; (8001264 <main+0x3f4>)
 8001174:	4b3c      	ldr	r3, [pc, #240]	; (8001268 <main+0x3f8>)
 8001176:	cb03      	ldmia	r3!, {r0, r1}
 8001178:	6010      	str	r0, [r2, #0]
 800117a:	6051      	str	r1, [r2, #4]
 800117c:	8819      	ldrh	r1, [r3, #0]
 800117e:	789b      	ldrb	r3, [r3, #2]
 8001180:	8111      	strh	r1, [r2, #8]
 8001182:	7293      	strb	r3, [r2, #10]
		  SSD1306_Puts(texto, &Font_7x10, 1);
 8001184:	2201      	movs	r2, #1
 8001186:	4939      	ldr	r1, [pc, #228]	; (800126c <main+0x3fc>)
 8001188:	4836      	ldr	r0, [pc, #216]	; (8001264 <main+0x3f4>)
 800118a:	f000 faff 	bl	800178c <SSD1306_Puts>
		  SSD1306_GotoXY(0, 11);
 800118e:	210b      	movs	r1, #11
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fa65 	bl	8001660 <SSD1306_GotoXY>
		  sprintf (texto, "Comp 3ro: %d Comp 5to: %d", (int)(rms3*100/rms1), (int)(rms5*100/rms1));
 8001196:	4b36      	ldr	r3, [pc, #216]	; (8001270 <main+0x400>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2264      	movs	r2, #100	; 0x64
 800119c:	fb02 f203 	mul.w	r2, r2, r3
 80011a0:	4b34      	ldr	r3, [pc, #208]	; (8001274 <main+0x404>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a8:	4619      	mov	r1, r3
 80011aa:	4b33      	ldr	r3, [pc, #204]	; (8001278 <main+0x408>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2264      	movs	r2, #100	; 0x64
 80011b0:	fb02 f203 	mul.w	r2, r2, r3
 80011b4:	4b2f      	ldr	r3, [pc, #188]	; (8001274 <main+0x404>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011bc:	460a      	mov	r2, r1
 80011be:	492f      	ldr	r1, [pc, #188]	; (800127c <main+0x40c>)
 80011c0:	4828      	ldr	r0, [pc, #160]	; (8001264 <main+0x3f4>)
 80011c2:	f003 f9ed 	bl	80045a0 <siprintf>
		  SSD1306_Puts(texto, &Font_7x10, 1);
 80011c6:	2201      	movs	r2, #1
 80011c8:	4928      	ldr	r1, [pc, #160]	; (800126c <main+0x3fc>)
 80011ca:	4826      	ldr	r0, [pc, #152]	; (8001264 <main+0x3f4>)
 80011cc:	f000 fade 	bl	800178c <SSD1306_Puts>
		  SSD1306_GotoXY(0, 22);
 80011d0:	2116      	movs	r1, #22
 80011d2:	2000      	movs	r0, #0
 80011d4:	f000 fa44 	bl	8001660 <SSD1306_GotoXY>
		  sprintf (texto, "Comp 7mo: %d Comp 11vo: %d", (int)(rms7*100/rms1), (int)(rms11*100/rms1));
 80011d8:	4b29      	ldr	r3, [pc, #164]	; (8001280 <main+0x410>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2264      	movs	r2, #100	; 0x64
 80011de:	fb02 f203 	mul.w	r2, r2, r3
 80011e2:	4b24      	ldr	r3, [pc, #144]	; (8001274 <main+0x404>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ea:	4619      	mov	r1, r3
 80011ec:	4b25      	ldr	r3, [pc, #148]	; (8001284 <main+0x414>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2264      	movs	r2, #100	; 0x64
 80011f2:	fb02 f203 	mul.w	r2, r2, r3
 80011f6:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <main+0x404>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fe:	460a      	mov	r2, r1
 8001200:	4921      	ldr	r1, [pc, #132]	; (8001288 <main+0x418>)
 8001202:	4818      	ldr	r0, [pc, #96]	; (8001264 <main+0x3f4>)
 8001204:	f003 f9cc 	bl	80045a0 <siprintf>
		  SSD1306_Puts(texto, &Font_7x10, 1);
 8001208:	2201      	movs	r2, #1
 800120a:	4918      	ldr	r1, [pc, #96]	; (800126c <main+0x3fc>)
 800120c:	4815      	ldr	r0, [pc, #84]	; (8001264 <main+0x3f4>)
 800120e:	f000 fabd 	bl	800178c <SSD1306_Puts>
		  SSD1306_GotoXY(0, 33);
 8001212:	2121      	movs	r1, #33	; 0x21
 8001214:	2000      	movs	r0, #0
 8001216:	f000 fa23 	bl	8001660 <SSD1306_GotoXY>
		  sprintf (texto, "Comp 13vo: %d", (int)(rms13*100/rms1));
 800121a:	4b1c      	ldr	r3, [pc, #112]	; (800128c <main+0x41c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2264      	movs	r2, #100	; 0x64
 8001220:	fb02 f203 	mul.w	r2, r2, r3
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <main+0x404>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	fbb2 f3f3 	udiv	r3, r2, r3
 800122c:	461a      	mov	r2, r3
 800122e:	4918      	ldr	r1, [pc, #96]	; (8001290 <main+0x420>)
 8001230:	480c      	ldr	r0, [pc, #48]	; (8001264 <main+0x3f4>)
 8001232:	f003 f9b5 	bl	80045a0 <siprintf>
		  SSD1306_Puts(texto, &Font_7x10, 1);
 8001236:	2201      	movs	r2, #1
 8001238:	490c      	ldr	r1, [pc, #48]	; (800126c <main+0x3fc>)
 800123a:	480a      	ldr	r0, [pc, #40]	; (8001264 <main+0x3f4>)
 800123c:	f000 faa6 	bl	800178c <SSD1306_Puts>
		  SSD1306_UpdateScreen();
 8001240:	f000 f96a 	bl	8001518 <SSD1306_UpdateScreen>


		  flag_print = 0;
 8001244:	4b04      	ldr	r3, [pc, #16]	; (8001258 <main+0x3e8>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
	  if (flag_adcStart){
 800124a:	e626      	b.n	8000e9a <main+0x2a>
 800124c:	200000b4 	.word	0x200000b4
 8001250:	200004cc 	.word	0x200004cc
 8001254:	200007c0 	.word	0x200007c0
 8001258:	2000009a 	.word	0x2000009a
 800125c:	200000b5 	.word	0x200000b5
 8001260:	20000099 	.word	0x20000099
 8001264:	20000ca0 	.word	0x20000ca0
 8001268:	08005e30 	.word	0x08005e30
 800126c:	20000000 	.word	0x20000000
 8001270:	200000a0 	.word	0x200000a0
 8001274:	2000009c 	.word	0x2000009c
 8001278:	200000a4 	.word	0x200000a4
 800127c:	08005e3c 	.word	0x08005e3c
 8001280:	200000a8 	.word	0x200000a8
 8001284:	200000ac 	.word	0x200000ac
 8001288:	08005e58 	.word	0x08005e58
 800128c:	200000b0 	.word	0x200000b0
 8001290:	08005e74 	.word	0x08005e74

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b094      	sub	sp, #80	; 0x50
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800129e:	2228      	movs	r2, #40	; 0x28
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f003 f974 	bl	8004590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012c4:	2301      	movs	r3, #1
 80012c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d2:	2301      	movs	r3, #1
 80012d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012e0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 f87a 	bl	80033e4 <HAL_RCC_OscConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012f6:	f000 f845 	bl	8001384 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fa:	230f      	movs	r3, #15
 80012fc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fe:	2302      	movs	r3, #2
 8001300:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2102      	movs	r1, #2
 8001316:	4618      	mov	r0, r3
 8001318:	f002 fae4 	bl	80038e4 <HAL_RCC_ClockConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001322:	f000 f82f 	bl	8001384 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001326:	2302      	movs	r3, #2
 8001328:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800132a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800132e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	4618      	mov	r0, r3
 8001334:	f002 fc5e 	bl	8003bf4 <HAL_RCCEx_PeriphCLKConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800133e:	f000 f821 	bl	8001384 <Error_Handler>
  }
}
 8001342:	bf00      	nop
 8001344:	3750      	adds	r7, #80	; 0x50
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	flag_adcStart = 1;
 8001354:	4b03      	ldr	r3, [pc, #12]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	20000098 	.word	0x20000098

08001368 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	flag_adcDone = 1;
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <HAL_ADC_ConvCpltCallback+0x18>)
 8001372:	2201      	movs	r2, #1
 8001374:	701a      	strb	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	20000099 	.word	0x20000099

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001396:	f000 fa27 	bl	80017e8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800139a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800139e:	2201      	movs	r2, #1
 80013a0:	2178      	movs	r1, #120	; 0x78
 80013a2:	485b      	ldr	r0, [pc, #364]	; (8001510 <SSD1306_Init+0x180>)
 80013a4:	f001 fce8 	bl	8002d78 <HAL_I2C_IsDeviceReady>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	e0a9      	b.n	8001506 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80013b2:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80013b6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80013b8:	e002      	b.n	80013c0 <SSD1306_Init+0x30>
		p--;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3b01      	subs	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
	while(p>0)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f9      	bne.n	80013ba <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80013c6:	22ae      	movs	r2, #174	; 0xae
 80013c8:	2100      	movs	r1, #0
 80013ca:	2078      	movs	r0, #120	; 0x78
 80013cc:	f000 fa68 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80013d0:	2220      	movs	r2, #32
 80013d2:	2100      	movs	r1, #0
 80013d4:	2078      	movs	r0, #120	; 0x78
 80013d6:	f000 fa63 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80013da:	2210      	movs	r2, #16
 80013dc:	2100      	movs	r1, #0
 80013de:	2078      	movs	r0, #120	; 0x78
 80013e0:	f000 fa5e 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80013e4:	22b0      	movs	r2, #176	; 0xb0
 80013e6:	2100      	movs	r1, #0
 80013e8:	2078      	movs	r0, #120	; 0x78
 80013ea:	f000 fa59 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80013ee:	22c8      	movs	r2, #200	; 0xc8
 80013f0:	2100      	movs	r1, #0
 80013f2:	2078      	movs	r0, #120	; 0x78
 80013f4:	f000 fa54 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80013f8:	2200      	movs	r2, #0
 80013fa:	2100      	movs	r1, #0
 80013fc:	2078      	movs	r0, #120	; 0x78
 80013fe:	f000 fa4f 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001402:	2210      	movs	r2, #16
 8001404:	2100      	movs	r1, #0
 8001406:	2078      	movs	r0, #120	; 0x78
 8001408:	f000 fa4a 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800140c:	2240      	movs	r2, #64	; 0x40
 800140e:	2100      	movs	r1, #0
 8001410:	2078      	movs	r0, #120	; 0x78
 8001412:	f000 fa45 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001416:	2281      	movs	r2, #129	; 0x81
 8001418:	2100      	movs	r1, #0
 800141a:	2078      	movs	r0, #120	; 0x78
 800141c:	f000 fa40 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001420:	22ff      	movs	r2, #255	; 0xff
 8001422:	2100      	movs	r1, #0
 8001424:	2078      	movs	r0, #120	; 0x78
 8001426:	f000 fa3b 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800142a:	22a1      	movs	r2, #161	; 0xa1
 800142c:	2100      	movs	r1, #0
 800142e:	2078      	movs	r0, #120	; 0x78
 8001430:	f000 fa36 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001434:	22a6      	movs	r2, #166	; 0xa6
 8001436:	2100      	movs	r1, #0
 8001438:	2078      	movs	r0, #120	; 0x78
 800143a:	f000 fa31 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800143e:	22a8      	movs	r2, #168	; 0xa8
 8001440:	2100      	movs	r1, #0
 8001442:	2078      	movs	r0, #120	; 0x78
 8001444:	f000 fa2c 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001448:	223f      	movs	r2, #63	; 0x3f
 800144a:	2100      	movs	r1, #0
 800144c:	2078      	movs	r0, #120	; 0x78
 800144e:	f000 fa27 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001452:	22a4      	movs	r2, #164	; 0xa4
 8001454:	2100      	movs	r1, #0
 8001456:	2078      	movs	r0, #120	; 0x78
 8001458:	f000 fa22 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800145c:	22d3      	movs	r2, #211	; 0xd3
 800145e:	2100      	movs	r1, #0
 8001460:	2078      	movs	r0, #120	; 0x78
 8001462:	f000 fa1d 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	2078      	movs	r0, #120	; 0x78
 800146c:	f000 fa18 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001470:	22d5      	movs	r2, #213	; 0xd5
 8001472:	2100      	movs	r1, #0
 8001474:	2078      	movs	r0, #120	; 0x78
 8001476:	f000 fa13 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800147a:	22f0      	movs	r2, #240	; 0xf0
 800147c:	2100      	movs	r1, #0
 800147e:	2078      	movs	r0, #120	; 0x78
 8001480:	f000 fa0e 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001484:	22d9      	movs	r2, #217	; 0xd9
 8001486:	2100      	movs	r1, #0
 8001488:	2078      	movs	r0, #120	; 0x78
 800148a:	f000 fa09 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800148e:	2222      	movs	r2, #34	; 0x22
 8001490:	2100      	movs	r1, #0
 8001492:	2078      	movs	r0, #120	; 0x78
 8001494:	f000 fa04 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001498:	22da      	movs	r2, #218	; 0xda
 800149a:	2100      	movs	r1, #0
 800149c:	2078      	movs	r0, #120	; 0x78
 800149e:	f000 f9ff 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80014a2:	2212      	movs	r2, #18
 80014a4:	2100      	movs	r1, #0
 80014a6:	2078      	movs	r0, #120	; 0x78
 80014a8:	f000 f9fa 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80014ac:	22db      	movs	r2, #219	; 0xdb
 80014ae:	2100      	movs	r1, #0
 80014b0:	2078      	movs	r0, #120	; 0x78
 80014b2:	f000 f9f5 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80014b6:	2220      	movs	r2, #32
 80014b8:	2100      	movs	r1, #0
 80014ba:	2078      	movs	r0, #120	; 0x78
 80014bc:	f000 f9f0 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80014c0:	228d      	movs	r2, #141	; 0x8d
 80014c2:	2100      	movs	r1, #0
 80014c4:	2078      	movs	r0, #120	; 0x78
 80014c6:	f000 f9eb 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80014ca:	2214      	movs	r2, #20
 80014cc:	2100      	movs	r1, #0
 80014ce:	2078      	movs	r0, #120	; 0x78
 80014d0:	f000 f9e6 	bl	80018a0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80014d4:	22af      	movs	r2, #175	; 0xaf
 80014d6:	2100      	movs	r1, #0
 80014d8:	2078      	movs	r0, #120	; 0x78
 80014da:	f000 f9e1 	bl	80018a0 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80014de:	222e      	movs	r2, #46	; 0x2e
 80014e0:	2100      	movs	r1, #0
 80014e2:	2078      	movs	r0, #120	; 0x78
 80014e4:	f000 f9dc 	bl	80018a0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80014e8:	2000      	movs	r0, #0
 80014ea:	f000 f843 	bl	8001574 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80014ee:	f000 f813 	bl	8001518 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <SSD1306_Init+0x184>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <SSD1306_Init+0x184>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <SSD1306_Init+0x184>)
 8001500:	2201      	movs	r2, #1
 8001502:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001504:	2301      	movs	r3, #1
}
 8001506:	4618      	mov	r0, r3
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200004fc 	.word	0x200004fc
 8001514:	200004b8 	.word	0x200004b8

08001518 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800151e:	2300      	movs	r3, #0
 8001520:	71fb      	strb	r3, [r7, #7]
 8001522:	e01d      	b.n	8001560 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	3b50      	subs	r3, #80	; 0x50
 8001528:	b2db      	uxtb	r3, r3
 800152a:	461a      	mov	r2, r3
 800152c:	2100      	movs	r1, #0
 800152e:	2078      	movs	r0, #120	; 0x78
 8001530:	f000 f9b6 	bl	80018a0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001534:	2200      	movs	r2, #0
 8001536:	2100      	movs	r1, #0
 8001538:	2078      	movs	r0, #120	; 0x78
 800153a:	f000 f9b1 	bl	80018a0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800153e:	2210      	movs	r2, #16
 8001540:	2100      	movs	r1, #0
 8001542:	2078      	movs	r0, #120	; 0x78
 8001544:	f000 f9ac 	bl	80018a0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	01db      	lsls	r3, r3, #7
 800154c:	4a08      	ldr	r2, [pc, #32]	; (8001570 <SSD1306_UpdateScreen+0x58>)
 800154e:	441a      	add	r2, r3
 8001550:	2380      	movs	r3, #128	; 0x80
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	2078      	movs	r0, #120	; 0x78
 8001556:	f000 f95b 	bl	8001810 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	3301      	adds	r3, #1
 800155e:	71fb      	strb	r3, [r7, #7]
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2b07      	cmp	r3, #7
 8001564:	d9de      	bls.n	8001524 <SSD1306_UpdateScreen+0xc>
	}
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200000b8 	.word	0x200000b8

08001574 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <SSD1306_Fill+0x14>
 8001584:	2300      	movs	r3, #0
 8001586:	e000      	b.n	800158a <SSD1306_Fill+0x16>
 8001588:	23ff      	movs	r3, #255	; 0xff
 800158a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800158e:	4619      	mov	r1, r3
 8001590:	4803      	ldr	r0, [pc, #12]	; (80015a0 <SSD1306_Fill+0x2c>)
 8001592:	f002 fffd 	bl	8004590 <memset>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200000b8 	.word	0x200000b8

080015a4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	80fb      	strh	r3, [r7, #6]
 80015ae:	460b      	mov	r3, r1
 80015b0:	80bb      	strh	r3, [r7, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	70fb      	strb	r3, [r7, #3]
	if (
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	2b7f      	cmp	r3, #127	; 0x7f
 80015ba:	d848      	bhi.n	800164e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80015bc:	88bb      	ldrh	r3, [r7, #4]
 80015be:	2b3f      	cmp	r3, #63	; 0x3f
 80015c0:	d845      	bhi.n	800164e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80015c2:	4b25      	ldr	r3, [pc, #148]	; (8001658 <SSD1306_DrawPixel+0xb4>)
 80015c4:	791b      	ldrb	r3, [r3, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80015ca:	78fb      	ldrb	r3, [r7, #3]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	bf0c      	ite	eq
 80015d0:	2301      	moveq	r3, #1
 80015d2:	2300      	movne	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80015d8:	78fb      	ldrb	r3, [r7, #3]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d11a      	bne.n	8001614 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80015de:	88fa      	ldrh	r2, [r7, #6]
 80015e0:	88bb      	ldrh	r3, [r7, #4]
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	b298      	uxth	r0, r3
 80015e6:	4603      	mov	r3, r0
 80015e8:	01db      	lsls	r3, r3, #7
 80015ea:	4413      	add	r3, r2
 80015ec:	4a1b      	ldr	r2, [pc, #108]	; (800165c <SSD1306_DrawPixel+0xb8>)
 80015ee:	5cd3      	ldrb	r3, [r2, r3]
 80015f0:	b25a      	sxtb	r2, r3
 80015f2:	88bb      	ldrh	r3, [r7, #4]
 80015f4:	f003 0307 	and.w	r3, r3, #7
 80015f8:	2101      	movs	r1, #1
 80015fa:	fa01 f303 	lsl.w	r3, r1, r3
 80015fe:	b25b      	sxtb	r3, r3
 8001600:	4313      	orrs	r3, r2
 8001602:	b259      	sxtb	r1, r3
 8001604:	88fa      	ldrh	r2, [r7, #6]
 8001606:	4603      	mov	r3, r0
 8001608:	01db      	lsls	r3, r3, #7
 800160a:	4413      	add	r3, r2
 800160c:	b2c9      	uxtb	r1, r1
 800160e:	4a13      	ldr	r2, [pc, #76]	; (800165c <SSD1306_DrawPixel+0xb8>)
 8001610:	54d1      	strb	r1, [r2, r3]
 8001612:	e01d      	b.n	8001650 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001614:	88fa      	ldrh	r2, [r7, #6]
 8001616:	88bb      	ldrh	r3, [r7, #4]
 8001618:	08db      	lsrs	r3, r3, #3
 800161a:	b298      	uxth	r0, r3
 800161c:	4603      	mov	r3, r0
 800161e:	01db      	lsls	r3, r3, #7
 8001620:	4413      	add	r3, r2
 8001622:	4a0e      	ldr	r2, [pc, #56]	; (800165c <SSD1306_DrawPixel+0xb8>)
 8001624:	5cd3      	ldrb	r3, [r2, r3]
 8001626:	b25a      	sxtb	r2, r3
 8001628:	88bb      	ldrh	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	2101      	movs	r1, #1
 8001630:	fa01 f303 	lsl.w	r3, r1, r3
 8001634:	b25b      	sxtb	r3, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	b25b      	sxtb	r3, r3
 800163a:	4013      	ands	r3, r2
 800163c:	b259      	sxtb	r1, r3
 800163e:	88fa      	ldrh	r2, [r7, #6]
 8001640:	4603      	mov	r3, r0
 8001642:	01db      	lsls	r3, r3, #7
 8001644:	4413      	add	r3, r2
 8001646:	b2c9      	uxtb	r1, r1
 8001648:	4a04      	ldr	r2, [pc, #16]	; (800165c <SSD1306_DrawPixel+0xb8>)
 800164a:	54d1      	strb	r1, [r2, r3]
 800164c:	e000      	b.n	8001650 <SSD1306_DrawPixel+0xac>
		return;
 800164e:	bf00      	nop
	}
}
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	200004b8 	.word	0x200004b8
 800165c:	200000b8 	.word	0x200000b8

08001660 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	460a      	mov	r2, r1
 800166a:	80fb      	strh	r3, [r7, #6]
 800166c:	4613      	mov	r3, r2
 800166e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001670:	4a05      	ldr	r2, [pc, #20]	; (8001688 <SSD1306_GotoXY+0x28>)
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001676:	4a04      	ldr	r2, [pc, #16]	; (8001688 <SSD1306_GotoXY+0x28>)
 8001678:	88bb      	ldrh	r3, [r7, #4]
 800167a:	8053      	strh	r3, [r2, #2]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	200004b8 	.word	0x200004b8

0800168c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800169c:	4b3a      	ldr	r3, [pc, #232]	; (8001788 <SSD1306_Putc+0xfc>)
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	461a      	mov	r2, r3
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4413      	add	r3, r2
	if (
 80016a8:	2b7f      	cmp	r3, #127	; 0x7f
 80016aa:	dc07      	bgt.n	80016bc <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80016ac:	4b36      	ldr	r3, [pc, #216]	; (8001788 <SSD1306_Putc+0xfc>)
 80016ae:	885b      	ldrh	r3, [r3, #2]
 80016b0:	461a      	mov	r2, r3
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	785b      	ldrb	r3, [r3, #1]
 80016b6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80016b8:	2b3f      	cmp	r3, #63	; 0x3f
 80016ba:	dd01      	ble.n	80016c0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	e05e      	b.n	800177e <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	e04b      	b.n	800175e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685a      	ldr	r2, [r3, #4]
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	3b20      	subs	r3, #32
 80016ce:	6839      	ldr	r1, [r7, #0]
 80016d0:	7849      	ldrb	r1, [r1, #1]
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4619      	mov	r1, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	440b      	add	r3, r1
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	4413      	add	r3, r2
 80016e0:	881b      	ldrh	r3, [r3, #0]
 80016e2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	e030      	b.n	800174c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d010      	beq.n	800171c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80016fa:	4b23      	ldr	r3, [pc, #140]	; (8001788 <SSD1306_Putc+0xfc>)
 80016fc:	881a      	ldrh	r2, [r3, #0]
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	b29b      	uxth	r3, r3
 8001702:	4413      	add	r3, r2
 8001704:	b298      	uxth	r0, r3
 8001706:	4b20      	ldr	r3, [pc, #128]	; (8001788 <SSD1306_Putc+0xfc>)
 8001708:	885a      	ldrh	r2, [r3, #2]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	b29b      	uxth	r3, r3
 800170e:	4413      	add	r3, r2
 8001710:	b29b      	uxth	r3, r3
 8001712:	79ba      	ldrb	r2, [r7, #6]
 8001714:	4619      	mov	r1, r3
 8001716:	f7ff ff45 	bl	80015a4 <SSD1306_DrawPixel>
 800171a:	e014      	b.n	8001746 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800171c:	4b1a      	ldr	r3, [pc, #104]	; (8001788 <SSD1306_Putc+0xfc>)
 800171e:	881a      	ldrh	r2, [r3, #0]
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	b29b      	uxth	r3, r3
 8001724:	4413      	add	r3, r2
 8001726:	b298      	uxth	r0, r3
 8001728:	4b17      	ldr	r3, [pc, #92]	; (8001788 <SSD1306_Putc+0xfc>)
 800172a:	885a      	ldrh	r2, [r3, #2]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	b29b      	uxth	r3, r3
 8001730:	4413      	add	r3, r2
 8001732:	b299      	uxth	r1, r3
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	2b00      	cmp	r3, #0
 8001738:	bf0c      	ite	eq
 800173a:	2301      	moveq	r3, #1
 800173c:	2300      	movne	r3, #0
 800173e:	b2db      	uxtb	r3, r3
 8001740:	461a      	mov	r2, r3
 8001742:	f7ff ff2f 	bl	80015a4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	3301      	adds	r3, #1
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4293      	cmp	r3, r2
 8001756:	d3c8      	bcc.n	80016ea <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	3301      	adds	r3, #1
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	785b      	ldrb	r3, [r3, #1]
 8001762:	461a      	mov	r2, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	4293      	cmp	r3, r2
 8001768:	d3ad      	bcc.n	80016c6 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800176a:	4b07      	ldr	r3, [pc, #28]	; (8001788 <SSD1306_Putc+0xfc>)
 800176c:	881a      	ldrh	r2, [r3, #0]
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b29b      	uxth	r3, r3
 8001774:	4413      	add	r3, r2
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b03      	ldr	r3, [pc, #12]	; (8001788 <SSD1306_Putc+0xfc>)
 800177a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800177c:	79fb      	ldrb	r3, [r7, #7]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	200004b8 	.word	0x200004b8

0800178c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	4613      	mov	r3, r2
 8001798:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800179a:	e012      	b.n	80017c2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	79fa      	ldrb	r2, [r7, #7]
 80017a2:	68b9      	ldr	r1, [r7, #8]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff71 	bl	800168c <SSD1306_Putc>
 80017aa:	4603      	mov	r3, r0
 80017ac:	461a      	mov	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d002      	beq.n	80017bc <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	e008      	b.n	80017ce <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	3301      	adds	r3, #1
 80017c0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1e8      	bne.n	800179c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	781b      	ldrb	r3, [r3, #0]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80017da:	2000      	movs	r0, #0
 80017dc:	f7ff feca 	bl	8001574 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80017e0:	f7ff fe9a 	bl	8001518 <SSD1306_UpdateScreen>
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80017ee:	4b07      	ldr	r3, [pc, #28]	; (800180c <ssd1306_I2C_Init+0x24>)
 80017f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80017f2:	e002      	b.n	80017fa <ssd1306_I2C_Init+0x12>
		p--;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1f9      	bne.n	80017f4 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	0003d090 	.word	0x0003d090

08001810 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b0c7      	sub	sp, #284	; 0x11c
 8001814:	af02      	add	r7, sp, #8
 8001816:	4604      	mov	r4, r0
 8001818:	4608      	mov	r0, r1
 800181a:	4639      	mov	r1, r7
 800181c:	600a      	str	r2, [r1, #0]
 800181e:	4619      	mov	r1, r3
 8001820:	1dfb      	adds	r3, r7, #7
 8001822:	4622      	mov	r2, r4
 8001824:	701a      	strb	r2, [r3, #0]
 8001826:	1dbb      	adds	r3, r7, #6
 8001828:	4602      	mov	r2, r0
 800182a:	701a      	strb	r2, [r3, #0]
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	460a      	mov	r2, r1
 8001830:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	1dba      	adds	r2, r7, #6
 8001838:	7812      	ldrb	r2, [r2, #0]
 800183a:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800183c:	2300      	movs	r3, #0
 800183e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001842:	e010      	b.n	8001866 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001844:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001848:	463a      	mov	r2, r7
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	441a      	add	r2, r3
 800184e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001852:	3301      	adds	r3, #1
 8001854:	7811      	ldrb	r1, [r2, #0]
 8001856:	f107 020c 	add.w	r2, r7, #12
 800185a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800185c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001860:	3301      	adds	r3, #1
 8001862:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001866:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800186a:	b29b      	uxth	r3, r3
 800186c:	1d3a      	adds	r2, r7, #4
 800186e:	8812      	ldrh	r2, [r2, #0]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8e7      	bhi.n	8001844 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001874:	1dfb      	adds	r3, r7, #7
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	b299      	uxth	r1, r3
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	b298      	uxth	r0, r3
 8001882:	f107 020c 	add.w	r2, r7, #12
 8001886:	230a      	movs	r3, #10
 8001888:	9300      	str	r3, [sp, #0]
 800188a:	4603      	mov	r3, r0
 800188c:	4803      	ldr	r0, [pc, #12]	; (800189c <ssd1306_I2C_WriteMulti+0x8c>)
 800188e:	f001 f975 	bl	8002b7c <HAL_I2C_Master_Transmit>
}
 8001892:	bf00      	nop
 8001894:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	200004fc 	.word	0x200004fc

080018a0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af02      	add	r7, sp, #8
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
 80018aa:	460b      	mov	r3, r1
 80018ac:	71bb      	strb	r3, [r7, #6]
 80018ae:	4613      	mov	r3, r2
 80018b0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80018b2:	79bb      	ldrb	r3, [r7, #6]
 80018b4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80018b6:	797b      	ldrb	r3, [r7, #5]
 80018b8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	b299      	uxth	r1, r3
 80018be:	f107 020c 	add.w	r2, r7, #12
 80018c2:	230a      	movs	r3, #10
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2302      	movs	r3, #2
 80018c8:	4803      	ldr	r0, [pc, #12]	; (80018d8 <ssd1306_I2C_Write+0x38>)
 80018ca:	f001 f957 	bl	8002b7c <HAL_I2C_Master_Transmit>
}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200004fc 	.word	0x200004fc

080018dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <HAL_MspInit+0x5c>)
 80018e4:	699b      	ldr	r3, [r3, #24]
 80018e6:	4a14      	ldr	r2, [pc, #80]	; (8001938 <HAL_MspInit+0x5c>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6193      	str	r3, [r2, #24]
 80018ee:	4b12      	ldr	r3, [pc, #72]	; (8001938 <HAL_MspInit+0x5c>)
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <HAL_MspInit+0x5c>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <HAL_MspInit+0x5c>)
 8001900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001904:	61d3      	str	r3, [r2, #28]
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_MspInit+0x5c>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001912:	4b0a      	ldr	r3, [pc, #40]	; (800193c <HAL_MspInit+0x60>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	4a04      	ldr	r2, [pc, #16]	; (800193c <HAL_MspInit+0x60>)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr
 8001938:	40021000 	.word	0x40021000
 800193c:	40010000 	.word	0x40010000

08001940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr

0800194c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001950:	e7fe      	b.n	8001950 <HardFault_Handler+0x4>

08001952 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001956:	e7fe      	b.n	8001956 <MemManage_Handler+0x4>

08001958 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800195c:	e7fe      	b.n	800195c <BusFault_Handler+0x4>

0800195e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001962:	e7fe      	b.n	8001962 <UsageFault_Handler+0x4>

08001964 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr

0800197c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr

08001988 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800198c:	f000 f92e 	bl	8001bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}

08001994 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001998:	4802      	ldr	r0, [pc, #8]	; (80019a4 <ADC1_2_IRQHandler+0x10>)
 800199a:	f000 fadd 	bl	8001f58 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200004cc 	.word	0x200004cc

080019a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019ac:	4802      	ldr	r0, [pc, #8]	; (80019b8 <TIM2_IRQHandler+0x10>)
 80019ae:	f002 fa79 	bl	8003ea4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	2000140c 	.word	0x2000140c

080019bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <_sbrk+0x5c>)
 80019c6:	4b15      	ldr	r3, [pc, #84]	; (8001a1c <_sbrk+0x60>)
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019d0:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <_sbrk+0x64>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d102      	bne.n	80019de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019d8:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <_sbrk+0x64>)
 80019da:	4a12      	ldr	r2, [pc, #72]	; (8001a24 <_sbrk+0x68>)
 80019dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019de:	4b10      	ldr	r3, [pc, #64]	; (8001a20 <_sbrk+0x64>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d207      	bcs.n	80019fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019ec:	f002 fda6 	bl	800453c <__errno>
 80019f0:	4602      	mov	r2, r0
 80019f2:	230c      	movs	r3, #12
 80019f4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019fa:	e009      	b.n	8001a10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <_sbrk+0x64>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <_sbrk+0x64>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	4a05      	ldr	r2, [pc, #20]	; (8001a20 <_sbrk+0x64>)
 8001a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20005000 	.word	0x20005000
 8001a1c:	00000400 	.word	0x00000400
 8001a20:	200004c0 	.word	0x200004c0
 8001a24:	20001460 	.word	0x20001460

08001a28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]
 8001a46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a48:	463b      	mov	r3, r7
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001a50:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10-1;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a5a:	2209      	movs	r2, #9
 8001a5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 923-1;
 8001a64:	4b18      	ldr	r3, [pc, #96]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a66:	f240 329a 	movw	r2, #922	; 0x39a
 8001a6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a78:	4813      	ldr	r0, [pc, #76]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a7a:	f002 f971 	bl	8003d60 <HAL_TIM_Base_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a84:	f7ff fc7e 	bl	8001384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a8e:	f107 0308 	add.w	r3, r7, #8
 8001a92:	4619      	mov	r1, r3
 8001a94:	480c      	ldr	r0, [pc, #48]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001a96:	f002 fb0d 	bl	80040b4 <HAL_TIM_ConfigClockSource>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001aa0:	f7ff fc70 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aac:	463b      	mov	r3, r7
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <MX_TIM2_Init+0x94>)
 8001ab2:	f002 fcd3 	bl	800445c <HAL_TIMEx_MasterConfigSynchronization>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001abc:	f7ff fc62 	bl	8001384 <Error_Handler>
  }

}
 8001ac0:	bf00      	nop
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	2000140c 	.word	0x2000140c

08001acc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001adc:	d113      	bne.n	8001b06 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ade:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <HAL_TIM_Base_MspInit+0x44>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <HAL_TIM_Base_MspInit+0x44>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	61d3      	str	r3, [r2, #28]
 8001aea:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <HAL_TIM_Base_MspInit+0x44>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2100      	movs	r1, #0
 8001afa:	201c      	movs	r0, #28
 8001afc:	f000 fd5d 	bl	80025ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b00:	201c      	movs	r0, #28
 8001b02:	f000 fd76 	bl	80025f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b06:	bf00      	nop
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40021000 	.word	0x40021000

08001b14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b14:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b16:	e003      	b.n	8001b20 <LoopCopyDataInit>

08001b18 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b18:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001b1a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b1c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b1e:	3104      	adds	r1, #4

08001b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b20:	480a      	ldr	r0, [pc, #40]	; (8001b4c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001b22:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001b24:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b26:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001b28:	d3f6      	bcc.n	8001b18 <CopyDataInit>
  ldr r2, =_sbss
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001b2c:	e002      	b.n	8001b34 <LoopFillZerobss>

08001b2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001b30:	f842 3b04 	str.w	r3, [r2], #4

08001b34 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001b34:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001b36:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001b38:	d3f9      	bcc.n	8001b2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b3a:	f7ff ff75 	bl	8001a28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b3e:	f002 fd03 	bl	8004548 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b42:	f7ff f995 	bl	8000e70 <main>
  bx lr
 8001b46:	4770      	bx	lr
  ldr r3, =_sidata
 8001b48:	080066a0 	.word	0x080066a0
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001b50:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8001b54:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8001b58:	2000145c 	.word	0x2000145c

08001b5c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b5c:	e7fe      	b.n	8001b5c <CAN1_RX1_IRQHandler>
	...

08001b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_Init+0x28>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <HAL_Init+0x28>)
 8001b6a:	f043 0310 	orr.w	r3, r3, #16
 8001b6e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b70:	2003      	movs	r0, #3
 8001b72:	f000 fd17 	bl	80025a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b76:	2000      	movs	r0, #0
 8001b78:	f000 f808 	bl	8001b8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b7c:	f7ff feae 	bl	80018dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b80:	2300      	movs	r3, #0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40022000 	.word	0x40022000

08001b8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <HAL_InitTick+0x54>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_InitTick+0x58>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fd2f 	bl	800260e <HAL_SYSTICK_Config>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00e      	b.n	8001bd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b0f      	cmp	r3, #15
 8001bbe:	d80a      	bhi.n	8001bd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bc8:	f000 fcf7 	bl	80025ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bcc:	4a06      	ldr	r2, [pc, #24]	; (8001be8 <HAL_InitTick+0x5c>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	e000      	b.n	8001bd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000008 	.word	0x20000008
 8001be4:	20000010 	.word	0x20000010
 8001be8:	2000000c 	.word	0x2000000c

08001bec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_IncTick+0x1c>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <HAL_IncTick+0x20>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a03      	ldr	r2, [pc, #12]	; (8001c0c <HAL_IncTick+0x20>)
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr
 8001c08:	20000010 	.word	0x20000010
 8001c0c:	20001454 	.word	0x20001454

08001c10 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return uwTick;
 8001c14:	4b02      	ldr	r3, [pc, #8]	; (8001c20 <HAL_GetTick+0x10>)
 8001c16:	681b      	ldr	r3, [r3, #0]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	20001454 	.word	0x20001454

08001c24 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e0be      	b.n	8001dc4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d109      	bne.n	8001c68 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7fe ff3e 	bl	8000ae4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f000 fb8b 	bl	8002384 <ADC_ConversionStop_Disable>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c76:	f003 0310 	and.w	r3, r3, #16
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f040 8099 	bne.w	8001db2 <HAL_ADC_Init+0x18e>
 8001c80:	7dfb      	ldrb	r3, [r7, #23]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f040 8095 	bne.w	8001db2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c90:	f023 0302 	bic.w	r3, r3, #2
 8001c94:	f043 0202 	orr.w	r2, r3, #2
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ca4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	7b1b      	ldrb	r3, [r3, #12]
 8001caa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cbc:	d003      	beq.n	8001cc6 <HAL_ADC_Init+0xa2>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d102      	bne.n	8001ccc <HAL_ADC_Init+0xa8>
 8001cc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cca:	e000      	b.n	8001cce <HAL_ADC_Init+0xaa>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	7d1b      	ldrb	r3, [r3, #20]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d119      	bne.n	8001d10 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	7b1b      	ldrb	r3, [r3, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d109      	bne.n	8001cf8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	035a      	lsls	r2, r3, #13
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cf4:	613b      	str	r3, [r7, #16]
 8001cf6:	e00b      	b.n	8001d10 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cfc:	f043 0220 	orr.w	r2, r3, #32
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d08:	f043 0201 	orr.w	r2, r3, #1
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	430a      	orrs	r2, r1
 8001d22:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	4b28      	ldr	r3, [pc, #160]	; (8001dcc <HAL_ADC_Init+0x1a8>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	68b9      	ldr	r1, [r7, #8]
 8001d34:	430b      	orrs	r3, r1
 8001d36:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d40:	d003      	beq.n	8001d4a <HAL_ADC_Init+0x126>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d104      	bne.n	8001d54 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	051b      	lsls	r3, r3, #20
 8001d52:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	430a      	orrs	r2, r1
 8001d66:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_ADC_Init+0x1ac>)
 8001d70:	4013      	ands	r3, r2
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d10b      	bne.n	8001d90 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d82:	f023 0303 	bic.w	r3, r3, #3
 8001d86:	f043 0201 	orr.w	r2, r3, #1
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d8e:	e018      	b.n	8001dc2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d94:	f023 0312 	bic.w	r3, r3, #18
 8001d98:	f043 0210 	orr.w	r2, r3, #16
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da4:	f043 0201 	orr.w	r2, r3, #1
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001db0:	e007      	b.n	8001dc2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db6:	f043 0210 	orr.w	r2, r3, #16
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	ffe1f7fd 	.word	0xffe1f7fd
 8001dd0:	ff1f0efe 	.word	0xff1f0efe

08001dd4 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d101      	bne.n	8001dee <HAL_ADC_Start_IT+0x1a>
 8001dea:	2302      	movs	r3, #2
 8001dec:	e0a0      	b.n	8001f30 <HAL_ADC_Start_IT+0x15c>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 fa72 	bl	80022e0 <ADC_Enable>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f040 808f 	bne.w	8001f26 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e0c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a45      	ldr	r2, [pc, #276]	; (8001f38 <HAL_ADC_Start_IT+0x164>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d105      	bne.n	8001e32 <HAL_ADC_Start_IT+0x5e>
 8001e26:	4b45      	ldr	r3, [pc, #276]	; (8001f3c <HAL_ADC_Start_IT+0x168>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d115      	bne.n	8001e5e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d026      	beq.n	8001e9a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e54:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e5c:	e01d      	b.n	8001e9a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e62:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a33      	ldr	r2, [pc, #204]	; (8001f3c <HAL_ADC_Start_IT+0x168>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d004      	beq.n	8001e7e <HAL_ADC_Start_IT+0xaa>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a2f      	ldr	r2, [pc, #188]	; (8001f38 <HAL_ADC_Start_IT+0x164>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d10d      	bne.n	8001e9a <HAL_ADC_Start_IT+0xc6>
 8001e7e:	4b2f      	ldr	r3, [pc, #188]	; (8001f3c <HAL_ADC_Start_IT+0x168>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d007      	beq.n	8001e9a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d006      	beq.n	8001eb4 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eaa:	f023 0206 	bic.w	r2, r3, #6
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001eb2:	e002      	b.n	8001eba <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f06f 0202 	mvn.w	r2, #2
 8001eca:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f042 0220 	orr.w	r2, r2, #32
 8001eda:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001ee6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001eea:	d113      	bne.n	8001f14 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ef0:	4a11      	ldr	r2, [pc, #68]	; (8001f38 <HAL_ADC_Start_IT+0x164>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d105      	bne.n	8001f02 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ef6:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <HAL_ADC_Start_IT+0x168>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d108      	bne.n	8001f14 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	e00c      	b.n	8001f2e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	e003      	b.n	8001f2e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40012800 	.word	0x40012800
 8001f3c:	40012400 	.word	0x40012400

08001f40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f003 0320 	and.w	r3, r3, #32
 8001f6a:	2b20      	cmp	r3, #32
 8001f6c:	d140      	bne.n	8001ff0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d139      	bne.n	8001ff0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f80:	f003 0310 	and.w	r3, r3, #16
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d105      	bne.n	8001f94 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001f9e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001fa2:	d11d      	bne.n	8001fe0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d119      	bne.n	8001fe0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 0220 	bic.w	r2, r2, #32
 8001fba:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d105      	bne.n	8001fe0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd8:	f043 0201 	orr.w	r2, r3, #1
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff f9c1 	bl	8001368 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f06f 0212 	mvn.w	r2, #18
 8001fee:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ffa:	2b80      	cmp	r3, #128	; 0x80
 8001ffc:	d14f      	bne.n	800209e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b04      	cmp	r3, #4
 800200a:	d148      	bne.n	800209e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002010:	f003 0310 	and.w	r3, r3, #16
 8002014:	2b00      	cmp	r3, #0
 8002016:	d105      	bne.n	8002024 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800202e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002032:	d012      	beq.n	800205a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800203e:	2b00      	cmp	r3, #0
 8002040:	d125      	bne.n	800208e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800204c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002050:	d11d      	bne.n	800208e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002056:	2b00      	cmp	r3, #0
 8002058:	d119      	bne.n	800208e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002068:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207e:	2b00      	cmp	r3, #0
 8002080:	d105      	bne.n	800208e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002086:	f043 0201 	orr.w	r2, r3, #1
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f9b2 	bl	80023f8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f06f 020c 	mvn.w	r2, #12
 800209c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a8:	2b40      	cmp	r3, #64	; 0x40
 80020aa:	d114      	bne.n	80020d6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d10d      	bne.n	80020d6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f809 	bl	80020de <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f06f 0201 	mvn.w	r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020fa:	2300      	movs	r3, #0
 80020fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x20>
 800210c:	2302      	movs	r3, #2
 800210e:	e0dc      	b.n	80022ca <HAL_ADC_ConfigChannel+0x1da>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b06      	cmp	r3, #6
 800211e:	d81c      	bhi.n	800215a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	3b05      	subs	r3, #5
 8002132:	221f      	movs	r2, #31
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	4019      	ands	r1, r3
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	6818      	ldr	r0, [r3, #0]
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	3b05      	subs	r3, #5
 800214c:	fa00 f203 	lsl.w	r2, r0, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	430a      	orrs	r2, r1
 8002156:	635a      	str	r2, [r3, #52]	; 0x34
 8002158:	e03c      	b.n	80021d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b0c      	cmp	r3, #12
 8002160:	d81c      	bhi.n	800219c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	3b23      	subs	r3, #35	; 0x23
 8002174:	221f      	movs	r2, #31
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	4019      	ands	r1, r3
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	6818      	ldr	r0, [r3, #0]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	3b23      	subs	r3, #35	; 0x23
 800218e:	fa00 f203 	lsl.w	r2, r0, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	430a      	orrs	r2, r1
 8002198:	631a      	str	r2, [r3, #48]	; 0x30
 800219a:	e01b      	b.n	80021d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	3b41      	subs	r3, #65	; 0x41
 80021ae:	221f      	movs	r2, #31
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	4019      	ands	r1, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	6818      	ldr	r0, [r3, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	3b41      	subs	r3, #65	; 0x41
 80021c8:	fa00 f203 	lsl.w	r2, r0, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b09      	cmp	r3, #9
 80021da:	d91c      	bls.n	8002216 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68d9      	ldr	r1, [r3, #12]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	4613      	mov	r3, r2
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	4413      	add	r3, r2
 80021ec:	3b1e      	subs	r3, #30
 80021ee:	2207      	movs	r2, #7
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4019      	ands	r1, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	6898      	ldr	r0, [r3, #8]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	4613      	mov	r3, r2
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	4413      	add	r3, r2
 8002206:	3b1e      	subs	r3, #30
 8002208:	fa00 f203 	lsl.w	r2, r0, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	60da      	str	r2, [r3, #12]
 8002214:	e019      	b.n	800224a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6919      	ldr	r1, [r3, #16]
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4613      	mov	r3, r2
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	4413      	add	r3, r2
 8002226:	2207      	movs	r2, #7
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	4019      	ands	r1, r3
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	6898      	ldr	r0, [r3, #8]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	4613      	mov	r3, r2
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	4413      	add	r3, r2
 800223e:	fa00 f203 	lsl.w	r2, r0, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	430a      	orrs	r2, r1
 8002248:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2b10      	cmp	r3, #16
 8002250:	d003      	beq.n	800225a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002256:	2b11      	cmp	r3, #17
 8002258:	d132      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a1d      	ldr	r2, [pc, #116]	; (80022d4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d125      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d126      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002280:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b10      	cmp	r3, #16
 8002288:	d11a      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800228a:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <HAL_ADC_ConfigChannel+0x1e8>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a13      	ldr	r2, [pc, #76]	; (80022dc <HAL_ADC_ConfigChannel+0x1ec>)
 8002290:	fba2 2303 	umull	r2, r3, r2, r3
 8002294:	0c9a      	lsrs	r2, r3, #18
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022a0:	e002      	b.n	80022a8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	3b01      	subs	r3, #1
 80022a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f9      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x1b2>
 80022ae:	e007      	b.n	80022c0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b4:	f043 0220 	orr.w	r2, r3, #32
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr
 80022d4:	40012400 	.word	0x40012400
 80022d8:	20000008 	.word	0x20000008
 80022dc:	431bde83 	.word	0x431bde83

080022e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80022ec:	2300      	movs	r3, #0
 80022ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d039      	beq.n	8002372 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f042 0201 	orr.w	r2, r2, #1
 800230c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800230e:	4b1b      	ldr	r3, [pc, #108]	; (800237c <ADC_Enable+0x9c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a1b      	ldr	r2, [pc, #108]	; (8002380 <ADC_Enable+0xa0>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	0c9b      	lsrs	r3, r3, #18
 800231a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800231c:	e002      	b.n	8002324 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	3b01      	subs	r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f9      	bne.n	800231e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800232a:	f7ff fc71 	bl	8001c10 <HAL_GetTick>
 800232e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002330:	e018      	b.n	8002364 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002332:	f7ff fc6d 	bl	8001c10 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d911      	bls.n	8002364 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	f043 0210 	orr.w	r2, r3, #16
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002350:	f043 0201 	orr.w	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e007      	b.n	8002374 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b01      	cmp	r3, #1
 8002370:	d1df      	bne.n	8002332 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000008 	.word	0x20000008
 8002380:	431bde83 	.word	0x431bde83

08002384 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b01      	cmp	r3, #1
 800239c:	d127      	bne.n	80023ee <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0201 	bic.w	r2, r2, #1
 80023ac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ae:	f7ff fc2f 	bl	8001c10 <HAL_GetTick>
 80023b2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023b4:	e014      	b.n	80023e0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023b6:	f7ff fc2b 	bl	8001c10 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d90d      	bls.n	80023e0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c8:	f043 0210 	orr.w	r2, r3, #16
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e007      	b.n	80023f0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d0e3      	beq.n	80023b6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
	...

0800240c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800241c:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <__NVIC_SetPriorityGrouping+0x44>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002422:	68ba      	ldr	r2, [r7, #8]
 8002424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002428:	4013      	ands	r3, r2
 800242a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800243c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800243e:	4a04      	ldr	r2, [pc, #16]	; (8002450 <__NVIC_SetPriorityGrouping+0x44>)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	60d3      	str	r3, [r2, #12]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <__NVIC_GetPriorityGrouping+0x18>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	0a1b      	lsrs	r3, r3, #8
 800245e:	f003 0307 	and.w	r3, r3, #7
}
 8002462:	4618      	mov	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	2b00      	cmp	r3, #0
 8002480:	db0b      	blt.n	800249a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	f003 021f 	and.w	r2, r3, #31
 8002488:	4906      	ldr	r1, [pc, #24]	; (80024a4 <__NVIC_EnableIRQ+0x34>)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	095b      	lsrs	r3, r3, #5
 8002490:	2001      	movs	r0, #1
 8002492:	fa00 f202 	lsl.w	r2, r0, r2
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr
 80024a4:	e000e100 	.word	0xe000e100

080024a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	db0a      	blt.n	80024d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	490c      	ldr	r1, [pc, #48]	; (80024f4 <__NVIC_SetPriority+0x4c>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	440b      	add	r3, r1
 80024cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d0:	e00a      	b.n	80024e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4908      	ldr	r1, [pc, #32]	; (80024f8 <__NVIC_SetPriority+0x50>)
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	3b04      	subs	r3, #4
 80024e0:	0112      	lsls	r2, r2, #4
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	440b      	add	r3, r1
 80024e6:	761a      	strb	r2, [r3, #24]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	e000e100 	.word	0xe000e100
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	; 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f1c3 0307 	rsb	r3, r3, #7
 8002516:	2b04      	cmp	r3, #4
 8002518:	bf28      	it	cs
 800251a:	2304      	movcs	r3, #4
 800251c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3304      	adds	r3, #4
 8002522:	2b06      	cmp	r3, #6
 8002524:	d902      	bls.n	800252c <NVIC_EncodePriority+0x30>
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3b03      	subs	r3, #3
 800252a:	e000      	b.n	800252e <NVIC_EncodePriority+0x32>
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43da      	mvns	r2, r3
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	401a      	ands	r2, r3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002544:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	fa01 f303 	lsl.w	r3, r1, r3
 800254e:	43d9      	mvns	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	4313      	orrs	r3, r2
         );
}
 8002556:	4618      	mov	r0, r3
 8002558:	3724      	adds	r7, #36	; 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr

08002560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3b01      	subs	r3, #1
 800256c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002570:	d301      	bcc.n	8002576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002572:	2301      	movs	r3, #1
 8002574:	e00f      	b.n	8002596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <SysTick_Config+0x40>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800257e:	210f      	movs	r1, #15
 8002580:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002584:	f7ff ff90 	bl	80024a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <SysTick_Config+0x40>)
 800258a:	2200      	movs	r2, #0
 800258c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800258e:	4b04      	ldr	r3, [pc, #16]	; (80025a0 <SysTick_Config+0x40>)
 8002590:	2207      	movs	r2, #7
 8002592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	e000e010 	.word	0xe000e010

080025a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7ff ff2d 	bl	800240c <__NVIC_SetPriorityGrouping>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b086      	sub	sp, #24
 80025be:	af00      	add	r7, sp, #0
 80025c0:	4603      	mov	r3, r0
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	607a      	str	r2, [r7, #4]
 80025c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025cc:	f7ff ff42 	bl	8002454 <__NVIC_GetPriorityGrouping>
 80025d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68b9      	ldr	r1, [r7, #8]
 80025d6:	6978      	ldr	r0, [r7, #20]
 80025d8:	f7ff ff90 	bl	80024fc <NVIC_EncodePriority>
 80025dc:	4602      	mov	r2, r0
 80025de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e2:	4611      	mov	r1, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff5f 	bl	80024a8 <__NVIC_SetPriority>
}
 80025ea:	bf00      	nop
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4603      	mov	r3, r0
 80025fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff ff35 	bl	8002470 <__NVIC_EnableIRQ>
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b082      	sub	sp, #8
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f7ff ffa2 	bl	8002560 <SysTick_Config>
 800261c:	4603      	mov	r3, r0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002628:	b480      	push	{r7}
 800262a:	b08b      	sub	sp, #44	; 0x2c
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002632:	2300      	movs	r3, #0
 8002634:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002636:	2300      	movs	r3, #0
 8002638:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800263a:	e127      	b.n	800288c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800263c:	2201      	movs	r2, #1
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	69fa      	ldr	r2, [r7, #28]
 800264c:	4013      	ands	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	429a      	cmp	r2, r3
 8002656:	f040 8116 	bne.w	8002886 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b12      	cmp	r3, #18
 8002660:	d034      	beq.n	80026cc <HAL_GPIO_Init+0xa4>
 8002662:	2b12      	cmp	r3, #18
 8002664:	d80d      	bhi.n	8002682 <HAL_GPIO_Init+0x5a>
 8002666:	2b02      	cmp	r3, #2
 8002668:	d02b      	beq.n	80026c2 <HAL_GPIO_Init+0x9a>
 800266a:	2b02      	cmp	r3, #2
 800266c:	d804      	bhi.n	8002678 <HAL_GPIO_Init+0x50>
 800266e:	2b00      	cmp	r3, #0
 8002670:	d031      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
 8002672:	2b01      	cmp	r3, #1
 8002674:	d01c      	beq.n	80026b0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002676:	e048      	b.n	800270a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002678:	2b03      	cmp	r3, #3
 800267a:	d043      	beq.n	8002704 <HAL_GPIO_Init+0xdc>
 800267c:	2b11      	cmp	r3, #17
 800267e:	d01b      	beq.n	80026b8 <HAL_GPIO_Init+0x90>
          break;
 8002680:	e043      	b.n	800270a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002682:	4a89      	ldr	r2, [pc, #548]	; (80028a8 <HAL_GPIO_Init+0x280>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d026      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
 8002688:	4a87      	ldr	r2, [pc, #540]	; (80028a8 <HAL_GPIO_Init+0x280>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d806      	bhi.n	800269c <HAL_GPIO_Init+0x74>
 800268e:	4a87      	ldr	r2, [pc, #540]	; (80028ac <HAL_GPIO_Init+0x284>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d020      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
 8002694:	4a86      	ldr	r2, [pc, #536]	; (80028b0 <HAL_GPIO_Init+0x288>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d01d      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
          break;
 800269a:	e036      	b.n	800270a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800269c:	4a85      	ldr	r2, [pc, #532]	; (80028b4 <HAL_GPIO_Init+0x28c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d019      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
 80026a2:	4a85      	ldr	r2, [pc, #532]	; (80028b8 <HAL_GPIO_Init+0x290>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d016      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
 80026a8:	4a84      	ldr	r2, [pc, #528]	; (80028bc <HAL_GPIO_Init+0x294>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d013      	beq.n	80026d6 <HAL_GPIO_Init+0xae>
          break;
 80026ae:	e02c      	b.n	800270a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	623b      	str	r3, [r7, #32]
          break;
 80026b6:	e028      	b.n	800270a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	3304      	adds	r3, #4
 80026be:	623b      	str	r3, [r7, #32]
          break;
 80026c0:	e023      	b.n	800270a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	3308      	adds	r3, #8
 80026c8:	623b      	str	r3, [r7, #32]
          break;
 80026ca:	e01e      	b.n	800270a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	330c      	adds	r3, #12
 80026d2:	623b      	str	r3, [r7, #32]
          break;
 80026d4:	e019      	b.n	800270a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d102      	bne.n	80026e4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026de:	2304      	movs	r3, #4
 80026e0:	623b      	str	r3, [r7, #32]
          break;
 80026e2:	e012      	b.n	800270a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d105      	bne.n	80026f8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026ec:	2308      	movs	r3, #8
 80026ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	69fa      	ldr	r2, [r7, #28]
 80026f4:	611a      	str	r2, [r3, #16]
          break;
 80026f6:	e008      	b.n	800270a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026f8:	2308      	movs	r3, #8
 80026fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	69fa      	ldr	r2, [r7, #28]
 8002700:	615a      	str	r2, [r3, #20]
          break;
 8002702:	e002      	b.n	800270a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002704:	2300      	movs	r3, #0
 8002706:	623b      	str	r3, [r7, #32]
          break;
 8002708:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	2bff      	cmp	r3, #255	; 0xff
 800270e:	d801      	bhi.n	8002714 <HAL_GPIO_Init+0xec>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	e001      	b.n	8002718 <HAL_GPIO_Init+0xf0>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3304      	adds	r3, #4
 8002718:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2bff      	cmp	r3, #255	; 0xff
 800271e:	d802      	bhi.n	8002726 <HAL_GPIO_Init+0xfe>
 8002720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	e002      	b.n	800272c <HAL_GPIO_Init+0x104>
 8002726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002728:	3b08      	subs	r3, #8
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	210f      	movs	r1, #15
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	fa01 f303 	lsl.w	r3, r1, r3
 800273a:	43db      	mvns	r3, r3
 800273c:	401a      	ands	r2, r3
 800273e:	6a39      	ldr	r1, [r7, #32]
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	fa01 f303 	lsl.w	r3, r1, r3
 8002746:	431a      	orrs	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 8096 	beq.w	8002886 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800275a:	4b59      	ldr	r3, [pc, #356]	; (80028c0 <HAL_GPIO_Init+0x298>)
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	4a58      	ldr	r2, [pc, #352]	; (80028c0 <HAL_GPIO_Init+0x298>)
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6193      	str	r3, [r2, #24]
 8002766:	4b56      	ldr	r3, [pc, #344]	; (80028c0 <HAL_GPIO_Init+0x298>)
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	60bb      	str	r3, [r7, #8]
 8002770:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002772:	4a54      	ldr	r2, [pc, #336]	; (80028c4 <HAL_GPIO_Init+0x29c>)
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	089b      	lsrs	r3, r3, #2
 8002778:	3302      	adds	r3, #2
 800277a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	220f      	movs	r2, #15
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	43db      	mvns	r3, r3
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	4013      	ands	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4b      	ldr	r2, [pc, #300]	; (80028c8 <HAL_GPIO_Init+0x2a0>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d013      	beq.n	80027c6 <HAL_GPIO_Init+0x19e>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a4a      	ldr	r2, [pc, #296]	; (80028cc <HAL_GPIO_Init+0x2a4>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00d      	beq.n	80027c2 <HAL_GPIO_Init+0x19a>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a49      	ldr	r2, [pc, #292]	; (80028d0 <HAL_GPIO_Init+0x2a8>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d007      	beq.n	80027be <HAL_GPIO_Init+0x196>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a48      	ldr	r2, [pc, #288]	; (80028d4 <HAL_GPIO_Init+0x2ac>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d101      	bne.n	80027ba <HAL_GPIO_Init+0x192>
 80027b6:	2303      	movs	r3, #3
 80027b8:	e006      	b.n	80027c8 <HAL_GPIO_Init+0x1a0>
 80027ba:	2304      	movs	r3, #4
 80027bc:	e004      	b.n	80027c8 <HAL_GPIO_Init+0x1a0>
 80027be:	2302      	movs	r3, #2
 80027c0:	e002      	b.n	80027c8 <HAL_GPIO_Init+0x1a0>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <HAL_GPIO_Init+0x1a0>
 80027c6:	2300      	movs	r3, #0
 80027c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ca:	f002 0203 	and.w	r2, r2, #3
 80027ce:	0092      	lsls	r2, r2, #2
 80027d0:	4093      	lsls	r3, r2
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027d8:	493a      	ldr	r1, [pc, #232]	; (80028c4 <HAL_GPIO_Init+0x29c>)
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	089b      	lsrs	r3, r3, #2
 80027de:	3302      	adds	r3, #2
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d006      	beq.n	8002800 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027f2:	4b39      	ldr	r3, [pc, #228]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	4938      	ldr	r1, [pc, #224]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	600b      	str	r3, [r1, #0]
 80027fe:	e006      	b.n	800280e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002800:	4b35      	ldr	r3, [pc, #212]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	43db      	mvns	r3, r3
 8002808:	4933      	ldr	r1, [pc, #204]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 800280a:	4013      	ands	r3, r2
 800280c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d006      	beq.n	8002828 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800281a:	4b2f      	ldr	r3, [pc, #188]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	492e      	ldr	r1, [pc, #184]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
 8002826:	e006      	b.n	8002836 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002828:	4b2b      	ldr	r3, [pc, #172]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	43db      	mvns	r3, r3
 8002830:	4929      	ldr	r1, [pc, #164]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002832:	4013      	ands	r3, r2
 8002834:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d006      	beq.n	8002850 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002842:	4b25      	ldr	r3, [pc, #148]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	4924      	ldr	r1, [pc, #144]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	608b      	str	r3, [r1, #8]
 800284e:	e006      	b.n	800285e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002850:	4b21      	ldr	r3, [pc, #132]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	43db      	mvns	r3, r3
 8002858:	491f      	ldr	r1, [pc, #124]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 800285a:	4013      	ands	r3, r2
 800285c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d006      	beq.n	8002878 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800286a:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	491a      	ldr	r1, [pc, #104]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4313      	orrs	r3, r2
 8002874:	60cb      	str	r3, [r1, #12]
 8002876:	e006      	b.n	8002886 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002878:	4b17      	ldr	r3, [pc, #92]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	43db      	mvns	r3, r3
 8002880:	4915      	ldr	r1, [pc, #84]	; (80028d8 <HAL_GPIO_Init+0x2b0>)
 8002882:	4013      	ands	r3, r2
 8002884:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002888:	3301      	adds	r3, #1
 800288a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002892:	fa22 f303 	lsr.w	r3, r2, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	f47f aed0 	bne.w	800263c <HAL_GPIO_Init+0x14>
  }
}
 800289c:	bf00      	nop
 800289e:	372c      	adds	r7, #44	; 0x2c
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	10210000 	.word	0x10210000
 80028ac:	10110000 	.word	0x10110000
 80028b0:	10120000 	.word	0x10120000
 80028b4:	10310000 	.word	0x10310000
 80028b8:	10320000 	.word	0x10320000
 80028bc:	10220000 	.word	0x10220000
 80028c0:	40021000 	.word	0x40021000
 80028c4:	40010000 	.word	0x40010000
 80028c8:	40010800 	.word	0x40010800
 80028cc:	40010c00 	.word	0x40010c00
 80028d0:	40011000 	.word	0x40011000
 80028d4:	40011400 	.word	0x40011400
 80028d8:	40010400 	.word	0x40010400

080028dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	807b      	strh	r3, [r7, #2]
 80028e8:	4613      	mov	r3, r2
 80028ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028ec:	787b      	ldrb	r3, [r7, #1]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028f2:	887a      	ldrh	r2, [r7, #2]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028f8:	e003      	b.n	8002902 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028fa:	887b      	ldrh	r3, [r7, #2]
 80028fc:	041a      	lsls	r2, r3, #16
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	611a      	str	r2, [r3, #16]
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e11f      	b.n	8002b5e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d106      	bne.n	8002938 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7fe f9b4 	bl	8000ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2224      	movs	r2, #36	; 0x24
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0201 	bic.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800295e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800296e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002970:	f001 f90e 	bl	8003b90 <HAL_RCC_GetPCLK1Freq>
 8002974:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	4a7b      	ldr	r2, [pc, #492]	; (8002b68 <HAL_I2C_Init+0x25c>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d807      	bhi.n	8002990 <HAL_I2C_Init+0x84>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4a7a      	ldr	r2, [pc, #488]	; (8002b6c <HAL_I2C_Init+0x260>)
 8002984:	4293      	cmp	r3, r2
 8002986:	bf94      	ite	ls
 8002988:	2301      	movls	r3, #1
 800298a:	2300      	movhi	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	e006      	b.n	800299e <HAL_I2C_Init+0x92>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4a77      	ldr	r2, [pc, #476]	; (8002b70 <HAL_I2C_Init+0x264>)
 8002994:	4293      	cmp	r3, r2
 8002996:	bf94      	ite	ls
 8002998:	2301      	movls	r3, #1
 800299a:	2300      	movhi	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e0db      	b.n	8002b5e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4a72      	ldr	r2, [pc, #456]	; (8002b74 <HAL_I2C_Init+0x268>)
 80029aa:	fba2 2303 	umull	r2, r3, r2, r3
 80029ae:	0c9b      	lsrs	r3, r3, #18
 80029b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4a64      	ldr	r2, [pc, #400]	; (8002b68 <HAL_I2C_Init+0x25c>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d802      	bhi.n	80029e0 <HAL_I2C_Init+0xd4>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	3301      	adds	r3, #1
 80029de:	e009      	b.n	80029f4 <HAL_I2C_Init+0xe8>
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029e6:	fb02 f303 	mul.w	r3, r2, r3
 80029ea:	4a63      	ldr	r2, [pc, #396]	; (8002b78 <HAL_I2C_Init+0x26c>)
 80029ec:	fba2 2303 	umull	r2, r3, r2, r3
 80029f0:	099b      	lsrs	r3, r3, #6
 80029f2:	3301      	adds	r3, #1
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	430b      	orrs	r3, r1
 80029fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	4956      	ldr	r1, [pc, #344]	; (8002b68 <HAL_I2C_Init+0x25c>)
 8002a10:	428b      	cmp	r3, r1
 8002a12:	d80d      	bhi.n	8002a30 <HAL_I2C_Init+0x124>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	1e59      	subs	r1, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a22:	3301      	adds	r3, #1
 8002a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	bf38      	it	cc
 8002a2c:	2304      	movcc	r3, #4
 8002a2e:	e04f      	b.n	8002ad0 <HAL_I2C_Init+0x1c4>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d111      	bne.n	8002a5c <HAL_I2C_Init+0x150>
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	1e58      	subs	r0, r3, #1
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6859      	ldr	r1, [r3, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	440b      	add	r3, r1
 8002a46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	bf0c      	ite	eq
 8002a54:	2301      	moveq	r3, #1
 8002a56:	2300      	movne	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	e012      	b.n	8002a82 <HAL_I2C_Init+0x176>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1e58      	subs	r0, r3, #1
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	460b      	mov	r3, r1
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	0099      	lsls	r1, r3, #2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a72:	3301      	adds	r3, #1
 8002a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_Init+0x17e>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e022      	b.n	8002ad0 <HAL_I2C_Init+0x1c4>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10e      	bne.n	8002ab0 <HAL_I2C_Init+0x1a4>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1e58      	subs	r0, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6859      	ldr	r1, [r3, #4]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	440b      	add	r3, r1
 8002aa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aae:	e00f      	b.n	8002ad0 <HAL_I2C_Init+0x1c4>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	1e58      	subs	r0, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	0099      	lsls	r1, r3, #2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002acc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	6809      	ldr	r1, [r1, #0]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69da      	ldr	r2, [r3, #28]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002afe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6911      	ldr	r1, [r2, #16]
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	68d2      	ldr	r2, [r2, #12]
 8002b0a:	4311      	orrs	r1, r2
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	430b      	orrs	r3, r1
 8002b12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0201 	orr.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2220      	movs	r2, #32
 8002b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	000186a0 	.word	0x000186a0
 8002b6c:	001e847f 	.word	0x001e847f
 8002b70:	003d08ff 	.word	0x003d08ff
 8002b74:	431bde83 	.word	0x431bde83
 8002b78:	10624dd3 	.word	0x10624dd3

08002b7c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af02      	add	r7, sp, #8
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	607a      	str	r2, [r7, #4]
 8002b86:	461a      	mov	r2, r3
 8002b88:	460b      	mov	r3, r1
 8002b8a:	817b      	strh	r3, [r7, #10]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b90:	f7ff f83e 	bl	8001c10 <HAL_GetTick>
 8002b94:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b20      	cmp	r3, #32
 8002ba0:	f040 80e0 	bne.w	8002d64 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	2319      	movs	r3, #25
 8002baa:	2201      	movs	r2, #1
 8002bac:	4970      	ldr	r1, [pc, #448]	; (8002d70 <HAL_I2C_Master_Transmit+0x1f4>)
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f000 fa92 	bl	80030d8 <I2C_WaitOnFlagUntilTimeout>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e0d3      	b.n	8002d66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_I2C_Master_Transmit+0x50>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e0cc      	b.n	8002d66 <HAL_I2C_Master_Transmit+0x1ea>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d007      	beq.n	8002bf2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 0201 	orr.w	r2, r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2221      	movs	r2, #33	; 0x21
 8002c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2210      	movs	r2, #16
 8002c0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	893a      	ldrh	r2, [r7, #8]
 8002c22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	4a50      	ldr	r2, [pc, #320]	; (8002d74 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c34:	8979      	ldrh	r1, [r7, #10]
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	6a3a      	ldr	r2, [r7, #32]
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 f9ca 	bl	8002fd4 <I2C_MasterRequestWrite>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e08d      	b.n	8002d66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c60:	e066      	b.n	8002d30 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	6a39      	ldr	r1, [r7, #32]
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 fb0c 	bl	8003284 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00d      	beq.n	8002c8e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d107      	bne.n	8002c8a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e06b      	b.n	8002d66 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c92:	781a      	ldrb	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9e:	1c5a      	adds	r2, r3, #1
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	3b01      	subs	r3, #1
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d11b      	bne.n	8002d04 <HAL_I2C_Master_Transmit+0x188>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d017      	beq.n	8002d04 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	6a39      	ldr	r1, [r7, #32]
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 fafc 	bl	8003306 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00d      	beq.n	8002d30 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d107      	bne.n	8002d2c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d2a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e01a      	b.n	8002d66 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d194      	bne.n	8002c62 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	e000      	b.n	8002d66 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d64:	2302      	movs	r3, #2
  }
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	00100002 	.word	0x00100002
 8002d74:	ffff0000 	.word	0xffff0000

08002d78 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	; 0x28
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	607a      	str	r2, [r7, #4]
 8002d82:	603b      	str	r3, [r7, #0]
 8002d84:	460b      	mov	r3, r1
 8002d86:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d88:	f7fe ff42 	bl	8001c10 <HAL_GetTick>
 8002d8c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b20      	cmp	r3, #32
 8002d9c:	f040 8111 	bne.w	8002fc2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	2319      	movs	r3, #25
 8002da6:	2201      	movs	r2, #1
 8002da8:	4988      	ldr	r1, [pc, #544]	; (8002fcc <HAL_I2C_IsDeviceReady+0x254>)
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f994 	bl	80030d8 <I2C_WaitOnFlagUntilTimeout>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002db6:	2302      	movs	r3, #2
 8002db8:	e104      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_I2C_IsDeviceReady+0x50>
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	e0fd      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d007      	beq.n	8002dee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f042 0201 	orr.w	r2, r2, #1
 8002dec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dfc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2224      	movs	r2, #36	; 0x24
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4a70      	ldr	r2, [pc, #448]	; (8002fd0 <HAL_I2C_IsDeviceReady+0x258>)
 8002e10:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e20:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 f952 	bl	80030d8 <I2C_WaitOnFlagUntilTimeout>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00d      	beq.n	8002e56 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e48:	d103      	bne.n	8002e52 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e0b6      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e56:	897b      	ldrh	r3, [r7, #10]
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e64:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002e66:	f7fe fed3 	bl	8001c10 <HAL_GetTick>
 8002e6a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	bf0c      	ite	eq
 8002e7a:	2301      	moveq	r3, #1
 8002e7c:	2300      	movne	r3, #0
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e90:	bf0c      	ite	eq
 8002e92:	2301      	moveq	r3, #1
 8002e94:	2300      	movne	r3, #0
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e9a:	e025      	b.n	8002ee8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e9c:	f7fe feb8 	bl	8001c10 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d302      	bcc.n	8002eb2 <HAL_I2C_IsDeviceReady+0x13a>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d103      	bne.n	8002eba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	22a0      	movs	r2, #160	; 0xa0
 8002eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	bf0c      	ite	eq
 8002ec8:	2301      	moveq	r3, #1
 8002eca:	2300      	movne	r3, #0
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	695b      	ldr	r3, [r3, #20]
 8002ed6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2ba0      	cmp	r3, #160	; 0xa0
 8002ef2:	d005      	beq.n	8002f00 <HAL_I2C_IsDeviceReady+0x188>
 8002ef4:	7dfb      	ldrb	r3, [r7, #23]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d102      	bne.n	8002f00 <HAL_I2C_IsDeviceReady+0x188>
 8002efa:	7dbb      	ldrb	r3, [r7, #22]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0cd      	beq.n	8002e9c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d129      	bne.n	8002f6a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f24:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f26:	2300      	movs	r3, #0
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	695b      	ldr	r3, [r3, #20]
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	2319      	movs	r3, #25
 8002f42:	2201      	movs	r2, #1
 8002f44:	4921      	ldr	r1, [pc, #132]	; (8002fcc <HAL_I2C_IsDeviceReady+0x254>)
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 f8c6 	bl	80030d8 <I2C_WaitOnFlagUntilTimeout>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e036      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002f66:	2300      	movs	r3, #0
 8002f68:	e02c      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f78:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f82:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2319      	movs	r3, #25
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	490f      	ldr	r1, [pc, #60]	; (8002fcc <HAL_I2C_IsDeviceReady+0x254>)
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 f8a2 	bl	80030d8 <I2C_WaitOnFlagUntilTimeout>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e012      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	f4ff af32 	bcc.w	8002e12 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002fc2:	2302      	movs	r3, #2
  }
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3720      	adds	r7, #32
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	00100002 	.word	0x00100002
 8002fd0:	ffff0000 	.word	0xffff0000

08002fd4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b088      	sub	sp, #32
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	607a      	str	r2, [r7, #4]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d006      	beq.n	8002ffe <I2C_MasterRequestWrite+0x2a>
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d003      	beq.n	8002ffe <I2C_MasterRequestWrite+0x2a>
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ffc:	d108      	bne.n	8003010 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	e00b      	b.n	8003028 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003014:	2b12      	cmp	r3, #18
 8003016:	d107      	bne.n	8003028 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003026:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 f84f 	bl	80030d8 <I2C_WaitOnFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00d      	beq.n	800305c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800304e:	d103      	bne.n	8003058 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003056:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e035      	b.n	80030c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003064:	d108      	bne.n	8003078 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003066:	897b      	ldrh	r3, [r7, #10]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	461a      	mov	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003074:	611a      	str	r2, [r3, #16]
 8003076:	e01b      	b.n	80030b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003078:	897b      	ldrh	r3, [r7, #10]
 800307a:	11db      	asrs	r3, r3, #7
 800307c:	b2db      	uxtb	r3, r3
 800307e:	f003 0306 	and.w	r3, r3, #6
 8003082:	b2db      	uxtb	r3, r3
 8003084:	f063 030f 	orn	r3, r3, #15
 8003088:	b2da      	uxtb	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	490e      	ldr	r1, [pc, #56]	; (80030d0 <I2C_MasterRequestWrite+0xfc>)
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f000 f875 	bl	8003186 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e010      	b.n	80030c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80030a6:	897b      	ldrh	r3, [r7, #10]
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	4907      	ldr	r1, [pc, #28]	; (80030d4 <I2C_MasterRequestWrite+0x100>)
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 f865 	bl	8003186 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e000      	b.n	80030c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	00010008 	.word	0x00010008
 80030d4:	00010002 	.word	0x00010002

080030d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	4613      	mov	r3, r2
 80030e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030e8:	e025      	b.n	8003136 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030f0:	d021      	beq.n	8003136 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f2:	f7fe fd8d 	bl	8001c10 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d302      	bcc.n	8003108 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d116      	bne.n	8003136 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2220      	movs	r2, #32
 8003112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	f043 0220 	orr.w	r2, r3, #32
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e023      	b.n	800317e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	0c1b      	lsrs	r3, r3, #16
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b01      	cmp	r3, #1
 800313e:	d10d      	bne.n	800315c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	43da      	mvns	r2, r3
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	4013      	ands	r3, r2
 800314c:	b29b      	uxth	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	bf0c      	ite	eq
 8003152:	2301      	moveq	r3, #1
 8003154:	2300      	movne	r3, #0
 8003156:	b2db      	uxtb	r3, r3
 8003158:	461a      	mov	r2, r3
 800315a:	e00c      	b.n	8003176 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	43da      	mvns	r2, r3
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	4013      	ands	r3, r2
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	bf0c      	ite	eq
 800316e:	2301      	moveq	r3, #1
 8003170:	2300      	movne	r3, #0
 8003172:	b2db      	uxtb	r3, r3
 8003174:	461a      	mov	r2, r3
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	429a      	cmp	r2, r3
 800317a:	d0b6      	beq.n	80030ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b084      	sub	sp, #16
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003194:	e051      	b.n	800323a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031a4:	d123      	bne.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2220      	movs	r2, #32
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f043 0204 	orr.w	r2, r3, #4
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e046      	b.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031f4:	d021      	beq.n	800323a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f6:	f7fe fd0b 	bl	8001c10 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	429a      	cmp	r2, r3
 8003204:	d302      	bcc.n	800320c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d116      	bne.n	800323a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2220      	movs	r2, #32
 8003216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f043 0220 	orr.w	r2, r3, #32
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e020      	b.n	800327c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	0c1b      	lsrs	r3, r3, #16
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b01      	cmp	r3, #1
 8003242:	d10c      	bne.n	800325e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	43da      	mvns	r2, r3
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	4013      	ands	r3, r2
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	bf14      	ite	ne
 8003256:	2301      	movne	r3, #1
 8003258:	2300      	moveq	r3, #0
 800325a:	b2db      	uxtb	r3, r3
 800325c:	e00b      	b.n	8003276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	43da      	mvns	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	4013      	ands	r3, r2
 800326a:	b29b      	uxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf14      	ite	ne
 8003270:	2301      	movne	r3, #1
 8003272:	2300      	moveq	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d18d      	bne.n	8003196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003290:	e02d      	b.n	80032ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 f878 	bl	8003388 <I2C_IsAcknowledgeFailed>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e02d      	b.n	80032fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032a8:	d021      	beq.n	80032ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032aa:	f7fe fcb1 	bl	8001c10 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d302      	bcc.n	80032c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d116      	bne.n	80032ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f043 0220 	orr.w	r2, r3, #32
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e007      	b.n	80032fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f8:	2b80      	cmp	r3, #128	; 0x80
 80032fa:	d1ca      	bne.n	8003292 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b084      	sub	sp, #16
 800330a:	af00      	add	r7, sp, #0
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003312:	e02d      	b.n	8003370 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f000 f837 	bl	8003388 <I2C_IsAcknowledgeFailed>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e02d      	b.n	8003380 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800332a:	d021      	beq.n	8003370 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800332c:	f7fe fc70 	bl	8001c10 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	429a      	cmp	r2, r3
 800333a:	d302      	bcc.n	8003342 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d116      	bne.n	8003370 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	f043 0220 	orr.w	r2, r3, #32
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e007      	b.n	8003380 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b04      	cmp	r3, #4
 800337c:	d1ca      	bne.n	8003314 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800339a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800339e:	d11b      	bne.n	80033d8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033a8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2220      	movs	r2, #32
 80033b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	f043 0204 	orr.w	r2, r3, #4
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr

080033e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e26c      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 8087 	beq.w	8003512 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003404:	4b92      	ldr	r3, [pc, #584]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f003 030c 	and.w	r3, r3, #12
 800340c:	2b04      	cmp	r3, #4
 800340e:	d00c      	beq.n	800342a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003410:	4b8f      	ldr	r3, [pc, #572]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f003 030c 	and.w	r3, r3, #12
 8003418:	2b08      	cmp	r3, #8
 800341a:	d112      	bne.n	8003442 <HAL_RCC_OscConfig+0x5e>
 800341c:	4b8c      	ldr	r3, [pc, #560]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003428:	d10b      	bne.n	8003442 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800342a:	4b89      	ldr	r3, [pc, #548]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d06c      	beq.n	8003510 <HAL_RCC_OscConfig+0x12c>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d168      	bne.n	8003510 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e246      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800344a:	d106      	bne.n	800345a <HAL_RCC_OscConfig+0x76>
 800344c:	4b80      	ldr	r3, [pc, #512]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a7f      	ldr	r2, [pc, #508]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003452:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	e02e      	b.n	80034b8 <HAL_RCC_OscConfig+0xd4>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10c      	bne.n	800347c <HAL_RCC_OscConfig+0x98>
 8003462:	4b7b      	ldr	r3, [pc, #492]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a7a      	ldr	r2, [pc, #488]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003468:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800346c:	6013      	str	r3, [r2, #0]
 800346e:	4b78      	ldr	r3, [pc, #480]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a77      	ldr	r2, [pc, #476]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003474:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	e01d      	b.n	80034b8 <HAL_RCC_OscConfig+0xd4>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003484:	d10c      	bne.n	80034a0 <HAL_RCC_OscConfig+0xbc>
 8003486:	4b72      	ldr	r3, [pc, #456]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a71      	ldr	r2, [pc, #452]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800348c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	4b6f      	ldr	r3, [pc, #444]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a6e      	ldr	r2, [pc, #440]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e00b      	b.n	80034b8 <HAL_RCC_OscConfig+0xd4>
 80034a0:	4b6b      	ldr	r3, [pc, #428]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a6a      	ldr	r2, [pc, #424]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80034a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034aa:	6013      	str	r3, [r2, #0]
 80034ac:	4b68      	ldr	r3, [pc, #416]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a67      	ldr	r2, [pc, #412]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80034b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d013      	beq.n	80034e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c0:	f7fe fba6 	bl	8001c10 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c8:	f7fe fba2 	bl	8001c10 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	; 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e1fa      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034da:	4b5d      	ldr	r3, [pc, #372]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCC_OscConfig+0xe4>
 80034e6:	e014      	b.n	8003512 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e8:	f7fe fb92 	bl	8001c10 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034f0:	f7fe fb8e 	bl	8001c10 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b64      	cmp	r3, #100	; 0x64
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e1e6      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003502:	4b53      	ldr	r3, [pc, #332]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f0      	bne.n	80034f0 <HAL_RCC_OscConfig+0x10c>
 800350e:	e000      	b.n	8003512 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d063      	beq.n	80035e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800351e:	4b4c      	ldr	r3, [pc, #304]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f003 030c 	and.w	r3, r3, #12
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00b      	beq.n	8003542 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800352a:	4b49      	ldr	r3, [pc, #292]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f003 030c 	and.w	r3, r3, #12
 8003532:	2b08      	cmp	r3, #8
 8003534:	d11c      	bne.n	8003570 <HAL_RCC_OscConfig+0x18c>
 8003536:	4b46      	ldr	r3, [pc, #280]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d116      	bne.n	8003570 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003542:	4b43      	ldr	r3, [pc, #268]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d005      	beq.n	800355a <HAL_RCC_OscConfig+0x176>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d001      	beq.n	800355a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e1ba      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800355a:	4b3d      	ldr	r3, [pc, #244]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	4939      	ldr	r1, [pc, #228]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800356a:	4313      	orrs	r3, r2
 800356c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800356e:	e03a      	b.n	80035e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d020      	beq.n	80035ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003578:	4b36      	ldr	r3, [pc, #216]	; (8003654 <HAL_RCC_OscConfig+0x270>)
 800357a:	2201      	movs	r2, #1
 800357c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357e:	f7fe fb47 	bl	8001c10 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003586:	f7fe fb43 	bl	8001c10 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e19b      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003598:	4b2d      	ldr	r3, [pc, #180]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0f0      	beq.n	8003586 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a4:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	4927      	ldr	r1, [pc, #156]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	600b      	str	r3, [r1, #0]
 80035b8:	e015      	b.n	80035e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ba:	4b26      	ldr	r3, [pc, #152]	; (8003654 <HAL_RCC_OscConfig+0x270>)
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c0:	f7fe fb26 	bl	8001c10 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c8:	f7fe fb22 	bl	8001c10 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e17a      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035da:	4b1d      	ldr	r3, [pc, #116]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d03a      	beq.n	8003668 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d019      	beq.n	800362e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035fa:	4b17      	ldr	r3, [pc, #92]	; (8003658 <HAL_RCC_OscConfig+0x274>)
 80035fc:	2201      	movs	r2, #1
 80035fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003600:	f7fe fb06 	bl	8001c10 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003608:	f7fe fb02 	bl	8001c10 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e15a      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800361a:	4b0d      	ldr	r3, [pc, #52]	; (8003650 <HAL_RCC_OscConfig+0x26c>)
 800361c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003626:	2001      	movs	r0, #1
 8003628:	f000 fac6 	bl	8003bb8 <RCC_Delay>
 800362c:	e01c      	b.n	8003668 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800362e:	4b0a      	ldr	r3, [pc, #40]	; (8003658 <HAL_RCC_OscConfig+0x274>)
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003634:	f7fe faec 	bl	8001c10 <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800363a:	e00f      	b.n	800365c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800363c:	f7fe fae8 	bl	8001c10 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d908      	bls.n	800365c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e140      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
 800364e:	bf00      	nop
 8003650:	40021000 	.word	0x40021000
 8003654:	42420000 	.word	0x42420000
 8003658:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800365c:	4b9e      	ldr	r3, [pc, #632]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1e9      	bne.n	800363c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0304 	and.w	r3, r3, #4
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 80a6 	beq.w	80037c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003676:	2300      	movs	r3, #0
 8003678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800367a:	4b97      	ldr	r3, [pc, #604]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10d      	bne.n	80036a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003686:	4b94      	ldr	r3, [pc, #592]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	4a93      	ldr	r2, [pc, #588]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800368c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003690:	61d3      	str	r3, [r2, #28]
 8003692:	4b91      	ldr	r3, [pc, #580]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369a:	60bb      	str	r3, [r7, #8]
 800369c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800369e:	2301      	movs	r3, #1
 80036a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a2:	4b8e      	ldr	r3, [pc, #568]	; (80038dc <HAL_RCC_OscConfig+0x4f8>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d118      	bne.n	80036e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ae:	4b8b      	ldr	r3, [pc, #556]	; (80038dc <HAL_RCC_OscConfig+0x4f8>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a8a      	ldr	r2, [pc, #552]	; (80038dc <HAL_RCC_OscConfig+0x4f8>)
 80036b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036ba:	f7fe faa9 	bl	8001c10 <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036c2:	f7fe faa5 	bl	8001c10 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b64      	cmp	r3, #100	; 0x64
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e0fd      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d4:	4b81      	ldr	r3, [pc, #516]	; (80038dc <HAL_RCC_OscConfig+0x4f8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0f0      	beq.n	80036c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d106      	bne.n	80036f6 <HAL_RCC_OscConfig+0x312>
 80036e8:	4b7b      	ldr	r3, [pc, #492]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	4a7a      	ldr	r2, [pc, #488]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80036ee:	f043 0301 	orr.w	r3, r3, #1
 80036f2:	6213      	str	r3, [r2, #32]
 80036f4:	e02d      	b.n	8003752 <HAL_RCC_OscConfig+0x36e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10c      	bne.n	8003718 <HAL_RCC_OscConfig+0x334>
 80036fe:	4b76      	ldr	r3, [pc, #472]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	4a75      	ldr	r2, [pc, #468]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003704:	f023 0301 	bic.w	r3, r3, #1
 8003708:	6213      	str	r3, [r2, #32]
 800370a:	4b73      	ldr	r3, [pc, #460]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	4a72      	ldr	r2, [pc, #456]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003710:	f023 0304 	bic.w	r3, r3, #4
 8003714:	6213      	str	r3, [r2, #32]
 8003716:	e01c      	b.n	8003752 <HAL_RCC_OscConfig+0x36e>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	2b05      	cmp	r3, #5
 800371e:	d10c      	bne.n	800373a <HAL_RCC_OscConfig+0x356>
 8003720:	4b6d      	ldr	r3, [pc, #436]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	4a6c      	ldr	r2, [pc, #432]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003726:	f043 0304 	orr.w	r3, r3, #4
 800372a:	6213      	str	r3, [r2, #32]
 800372c:	4b6a      	ldr	r3, [pc, #424]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	4a69      	ldr	r2, [pc, #420]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003732:	f043 0301 	orr.w	r3, r3, #1
 8003736:	6213      	str	r3, [r2, #32]
 8003738:	e00b      	b.n	8003752 <HAL_RCC_OscConfig+0x36e>
 800373a:	4b67      	ldr	r3, [pc, #412]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	4a66      	ldr	r2, [pc, #408]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003740:	f023 0301 	bic.w	r3, r3, #1
 8003744:	6213      	str	r3, [r2, #32]
 8003746:	4b64      	ldr	r3, [pc, #400]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a63      	ldr	r2, [pc, #396]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800374c:	f023 0304 	bic.w	r3, r3, #4
 8003750:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d015      	beq.n	8003786 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375a:	f7fe fa59 	bl	8001c10 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fe fa55 	bl	8001c10 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e0ab      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003778:	4b57      	ldr	r3, [pc, #348]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0ee      	beq.n	8003762 <HAL_RCC_OscConfig+0x37e>
 8003784:	e014      	b.n	80037b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003786:	f7fe fa43 	bl	8001c10 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800378c:	e00a      	b.n	80037a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378e:	f7fe fa3f 	bl	8001c10 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	f241 3288 	movw	r2, #5000	; 0x1388
 800379c:	4293      	cmp	r3, r2
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e095      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a4:	4b4c      	ldr	r3, [pc, #304]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1ee      	bne.n	800378e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037b0:	7dfb      	ldrb	r3, [r7, #23]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d105      	bne.n	80037c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b6:	4b48      	ldr	r3, [pc, #288]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	4a47      	ldr	r2, [pc, #284]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80037bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 8081 	beq.w	80038ce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037cc:	4b42      	ldr	r3, [pc, #264]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 030c 	and.w	r3, r3, #12
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d061      	beq.n	800389c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d146      	bne.n	800386e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e0:	4b3f      	ldr	r3, [pc, #252]	; (80038e0 <HAL_RCC_OscConfig+0x4fc>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e6:	f7fe fa13 	bl	8001c10 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ee:	f7fe fa0f 	bl	8001c10 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e067      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003800:	4b35      	ldr	r3, [pc, #212]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1f0      	bne.n	80037ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003814:	d108      	bne.n	8003828 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003816:	4b30      	ldr	r3, [pc, #192]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	492d      	ldr	r1, [pc, #180]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003824:	4313      	orrs	r3, r2
 8003826:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003828:	4b2b      	ldr	r3, [pc, #172]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a19      	ldr	r1, [r3, #32]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	430b      	orrs	r3, r1
 800383a:	4927      	ldr	r1, [pc, #156]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 800383c:	4313      	orrs	r3, r2
 800383e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003840:	4b27      	ldr	r3, [pc, #156]	; (80038e0 <HAL_RCC_OscConfig+0x4fc>)
 8003842:	2201      	movs	r2, #1
 8003844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003846:	f7fe f9e3 	bl	8001c10 <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384e:	f7fe f9df 	bl	8001c10 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e037      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003860:	4b1d      	ldr	r3, [pc, #116]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0f0      	beq.n	800384e <HAL_RCC_OscConfig+0x46a>
 800386c:	e02f      	b.n	80038ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800386e:	4b1c      	ldr	r3, [pc, #112]	; (80038e0 <HAL_RCC_OscConfig+0x4fc>)
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003874:	f7fe f9cc 	bl	8001c10 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800387c:	f7fe f9c8 	bl	8001c10 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e020      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800388e:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1f0      	bne.n	800387c <HAL_RCC_OscConfig+0x498>
 800389a:	e018      	b.n	80038ce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d101      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e013      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038a8:	4b0b      	ldr	r3, [pc, #44]	; (80038d8 <HAL_RCC_OscConfig+0x4f4>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d106      	bne.n	80038ca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d001      	beq.n	80038ce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40021000 	.word	0x40021000
 80038dc:	40007000 	.word	0x40007000
 80038e0:	42420060 	.word	0x42420060

080038e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0d0      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038f8:	4b6a      	ldr	r3, [pc, #424]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d910      	bls.n	8003928 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b67      	ldr	r3, [pc, #412]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 0207 	bic.w	r2, r3, #7
 800390e:	4965      	ldr	r1, [pc, #404]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003916:	4b63      	ldr	r3, [pc, #396]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d001      	beq.n	8003928 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0b8      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d020      	beq.n	8003976 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003940:	4b59      	ldr	r3, [pc, #356]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4a58      	ldr	r2, [pc, #352]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800394a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d005      	beq.n	8003964 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003958:	4b53      	ldr	r3, [pc, #332]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	4a52      	ldr	r2, [pc, #328]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 800395e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003962:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003964:	4b50      	ldr	r3, [pc, #320]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	494d      	ldr	r1, [pc, #308]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003972:	4313      	orrs	r3, r2
 8003974:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d040      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d107      	bne.n	800399a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398a:	4b47      	ldr	r3, [pc, #284]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d115      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e07f      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d107      	bne.n	80039b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a2:	4b41      	ldr	r3, [pc, #260]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e073      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b2:	4b3d      	ldr	r3, [pc, #244]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e06b      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039c2:	4b39      	ldr	r3, [pc, #228]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f023 0203 	bic.w	r2, r3, #3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	4936      	ldr	r1, [pc, #216]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039d4:	f7fe f91c 	bl	8001c10 <HAL_GetTick>
 80039d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039da:	e00a      	b.n	80039f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039dc:	f7fe f918 	bl	8001c10 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e053      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f2:	4b2d      	ldr	r3, [pc, #180]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 020c 	and.w	r2, r3, #12
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d1eb      	bne.n	80039dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a04:	4b27      	ldr	r3, [pc, #156]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d210      	bcs.n	8003a34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a12:	4b24      	ldr	r3, [pc, #144]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 0207 	bic.w	r2, r3, #7
 8003a1a:	4922      	ldr	r1, [pc, #136]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b20      	ldr	r3, [pc, #128]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e032      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a40:	4b19      	ldr	r3, [pc, #100]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4916      	ldr	r1, [pc, #88]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a5e:	4b12      	ldr	r3, [pc, #72]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	490e      	ldr	r1, [pc, #56]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a72:	f000 f821 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8003a76:	4601      	mov	r1, r0
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	091b      	lsrs	r3, r3, #4
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	4a0a      	ldr	r2, [pc, #40]	; (8003aac <HAL_RCC_ClockConfig+0x1c8>)
 8003a84:	5cd3      	ldrb	r3, [r2, r3]
 8003a86:	fa21 f303 	lsr.w	r3, r1, r3
 8003a8a:	4a09      	ldr	r2, [pc, #36]	; (8003ab0 <HAL_RCC_ClockConfig+0x1cc>)
 8003a8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a8e:	4b09      	ldr	r3, [pc, #36]	; (8003ab4 <HAL_RCC_ClockConfig+0x1d0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe f87a 	bl	8001b8c <HAL_InitTick>

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40022000 	.word	0x40022000
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	08006604 	.word	0x08006604
 8003ab0:	20000008 	.word	0x20000008
 8003ab4:	2000000c 	.word	0x2000000c

08003ab8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ab8:	b490      	push	{r4, r7}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003abe:	4b2a      	ldr	r3, [pc, #168]	; (8003b68 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ac0:	1d3c      	adds	r4, r7, #4
 8003ac2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ac4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003ac8:	4b28      	ldr	r3, [pc, #160]	; (8003b6c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	61bb      	str	r3, [r7, #24]
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ae2:	4b23      	ldr	r3, [pc, #140]	; (8003b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	f003 030c 	and.w	r3, r3, #12
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d002      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0x40>
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d003      	beq.n	8003afe <HAL_RCC_GetSysClockFreq+0x46>
 8003af6:	e02d      	b.n	8003b54 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003af8:	4b1e      	ldr	r3, [pc, #120]	; (8003b74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003afa:	623b      	str	r3, [r7, #32]
      break;
 8003afc:	e02d      	b.n	8003b5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	0c9b      	lsrs	r3, r3, #18
 8003b02:	f003 030f 	and.w	r3, r3, #15
 8003b06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b10:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d013      	beq.n	8003b44 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b1c:	4b14      	ldr	r3, [pc, #80]	; (8003b70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	0c5b      	lsrs	r3, r3, #17
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b2a:	4413      	add	r3, r2
 8003b2c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b30:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	4a0f      	ldr	r2, [pc, #60]	; (8003b74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b36:	fb02 f203 	mul.w	r2, r2, r3
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b40:	627b      	str	r3, [r7, #36]	; 0x24
 8003b42:	e004      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	4a0c      	ldr	r2, [pc, #48]	; (8003b78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b48:	fb02 f303 	mul.w	r3, r2, r3
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	623b      	str	r3, [r7, #32]
      break;
 8003b52:	e002      	b.n	8003b5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b54:	4b07      	ldr	r3, [pc, #28]	; (8003b74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b56:	623b      	str	r3, [r7, #32]
      break;
 8003b58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b5a:	6a3b      	ldr	r3, [r7, #32]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3728      	adds	r7, #40	; 0x28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc90      	pop	{r4, r7}
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	08005e84 	.word	0x08005e84
 8003b6c:	08005e94 	.word	0x08005e94
 8003b70:	40021000 	.word	0x40021000
 8003b74:	007a1200 	.word	0x007a1200
 8003b78:	003d0900 	.word	0x003d0900

08003b7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b80:	4b02      	ldr	r3, [pc, #8]	; (8003b8c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b82:	681b      	ldr	r3, [r3, #0]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr
 8003b8c:	20000008 	.word	0x20000008

08003b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b94:	f7ff fff2 	bl	8003b7c <HAL_RCC_GetHCLKFreq>
 8003b98:	4601      	mov	r1, r0
 8003b9a:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	0a1b      	lsrs	r3, r3, #8
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	4a03      	ldr	r2, [pc, #12]	; (8003bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ba6:	5cd3      	ldrb	r3, [r2, r3]
 8003ba8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40021000 	.word	0x40021000
 8003bb4:	08006614 	.word	0x08006614

08003bb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bc0:	4b0a      	ldr	r3, [pc, #40]	; (8003bec <RCC_Delay+0x34>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a0a      	ldr	r2, [pc, #40]	; (8003bf0 <RCC_Delay+0x38>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	0a5b      	lsrs	r3, r3, #9
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	fb02 f303 	mul.w	r3, r2, r3
 8003bd2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bd4:	bf00      	nop
  }
  while (Delay --);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	1e5a      	subs	r2, r3, #1
 8003bda:	60fa      	str	r2, [r7, #12]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1f9      	bne.n	8003bd4 <RCC_Delay+0x1c>
}
 8003be0:	bf00      	nop
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	20000008 	.word	0x20000008
 8003bf0:	10624dd3 	.word	0x10624dd3

08003bf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	2300      	movs	r3, #0
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d07d      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003c10:	2300      	movs	r3, #0
 8003c12:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c14:	4b4f      	ldr	r3, [pc, #316]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d10d      	bne.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c20:	4b4c      	ldr	r3, [pc, #304]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	4a4b      	ldr	r2, [pc, #300]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	61d3      	str	r3, [r2, #28]
 8003c2c:	4b49      	ldr	r3, [pc, #292]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c34:	60bb      	str	r3, [r7, #8]
 8003c36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3c:	4b46      	ldr	r3, [pc, #280]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d118      	bne.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c48:	4b43      	ldr	r3, [pc, #268]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a42      	ldr	r2, [pc, #264]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c54:	f7fd ffdc 	bl	8001c10 <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5a:	e008      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5c:	f7fd ffd8 	bl	8001c10 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b64      	cmp	r3, #100	; 0x64
 8003c68:	d901      	bls.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e06d      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6e:	4b3a      	ldr	r3, [pc, #232]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0f0      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c7a:	4b36      	ldr	r3, [pc, #216]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c82:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d02e      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d027      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c98:	4b2e      	ldr	r3, [pc, #184]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ca0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ca2:	4b2e      	ldr	r3, [pc, #184]	; (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ca8:	4b2c      	ldr	r3, [pc, #176]	; (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003cae:	4a29      	ldr	r2, [pc, #164]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d014      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cbe:	f7fd ffa7 	bl	8001c10 <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc4:	e00a      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc6:	f7fd ffa3 	bl	8001c10 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e036      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cdc:	4b1d      	ldr	r3, [pc, #116]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0ee      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ce8:	4b1a      	ldr	r3, [pc, #104]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	4917      	ldr	r1, [pc, #92]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d105      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d00:	4b14      	ldr	r3, [pc, #80]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	4a13      	ldr	r2, [pc, #76]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d008      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d18:	4b0e      	ldr	r3, [pc, #56]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	490b      	ldr	r1, [pc, #44]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0310 	and.w	r3, r3, #16
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d36:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	4904      	ldr	r1, [pc, #16]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	40021000 	.word	0x40021000
 8003d58:	40007000 	.word	0x40007000
 8003d5c:	42420440 	.word	0x42420440

08003d60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e041      	b.n	8003df6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d106      	bne.n	8003d8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fd fea0 	bl	8001acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4610      	mov	r0, r2
 8003da0:	f000 fa64 	bl	800426c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d001      	beq.n	8003e18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e03a      	b.n	8003e8e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f042 0201 	orr.w	r2, r2, #1
 8003e2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a18      	ldr	r2, [pc, #96]	; (8003e98 <HAL_TIM_Base_Start_IT+0x98>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00e      	beq.n	8003e58 <HAL_TIM_Base_Start_IT+0x58>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e42:	d009      	beq.n	8003e58 <HAL_TIM_Base_Start_IT+0x58>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a14      	ldr	r2, [pc, #80]	; (8003e9c <HAL_TIM_Base_Start_IT+0x9c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d004      	beq.n	8003e58 <HAL_TIM_Base_Start_IT+0x58>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a13      	ldr	r2, [pc, #76]	; (8003ea0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d111      	bne.n	8003e7c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2b06      	cmp	r3, #6
 8003e68:	d010      	beq.n	8003e8c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f042 0201 	orr.w	r2, r2, #1
 8003e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e7a:	e007      	b.n	8003e8c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f042 0201 	orr.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr
 8003e98:	40012c00 	.word	0x40012c00
 8003e9c:	40000400 	.word	0x40000400
 8003ea0:	40000800 	.word	0x40000800

08003ea4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d122      	bne.n	8003f00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d11b      	bne.n	8003f00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0202 	mvn.w	r2, #2
 8003ed0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f9a4 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003eec:	e005      	b.n	8003efa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f997 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f9a6 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d122      	bne.n	8003f54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d11b      	bne.n	8003f54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0204 	mvn.w	r2, #4
 8003f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2202      	movs	r2, #2
 8003f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f97a 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003f40:	e005      	b.n	8003f4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f96d 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f97c 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f003 0308 	and.w	r3, r3, #8
 8003f5e:	2b08      	cmp	r3, #8
 8003f60:	d122      	bne.n	8003fa8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f003 0308 	and.w	r3, r3, #8
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d11b      	bne.n	8003fa8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f06f 0208 	mvn.w	r2, #8
 8003f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2204      	movs	r2, #4
 8003f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f950 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003f94:	e005      	b.n	8003fa2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f943 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 f952 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	f003 0310 	and.w	r3, r3, #16
 8003fb2:	2b10      	cmp	r3, #16
 8003fb4:	d122      	bne.n	8003ffc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0310 	and.w	r3, r3, #16
 8003fc0:	2b10      	cmp	r3, #16
 8003fc2:	d11b      	bne.n	8003ffc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f06f 0210 	mvn.w	r2, #16
 8003fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2208      	movs	r2, #8
 8003fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f926 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003fe8:	e005      	b.n	8003ff6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f919 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 f928 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b01      	cmp	r3, #1
 8004008:	d10e      	bne.n	8004028 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b01      	cmp	r3, #1
 8004016:	d107      	bne.n	8004028 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f06f 0201 	mvn.w	r2, #1
 8004020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7fd f992 	bl	800134c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004032:	2b80      	cmp	r3, #128	; 0x80
 8004034:	d10e      	bne.n	8004054 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004040:	2b80      	cmp	r3, #128	; 0x80
 8004042:	d107      	bne.n	8004054 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800404c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 fa6b 	bl	800452a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800405e:	2b40      	cmp	r3, #64	; 0x40
 8004060:	d10e      	bne.n	8004080 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800406c:	2b40      	cmp	r3, #64	; 0x40
 800406e:	d107      	bne.n	8004080 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f8ec 	bl	8004258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0320 	and.w	r3, r3, #32
 800408a:	2b20      	cmp	r3, #32
 800408c:	d10e      	bne.n	80040ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0320 	and.w	r3, r3, #32
 8004098:	2b20      	cmp	r3, #32
 800409a:	d107      	bne.n	80040ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0220 	mvn.w	r2, #32
 80040a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 fa36 	bl	8004518 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040ac:	bf00      	nop
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d101      	bne.n	80040cc <HAL_TIM_ConfigClockSource+0x18>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e0a6      	b.n	800421a <HAL_TIM_ConfigClockSource+0x166>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2202      	movs	r2, #2
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b40      	cmp	r3, #64	; 0x40
 8004102:	d067      	beq.n	80041d4 <HAL_TIM_ConfigClockSource+0x120>
 8004104:	2b40      	cmp	r3, #64	; 0x40
 8004106:	d80b      	bhi.n	8004120 <HAL_TIM_ConfigClockSource+0x6c>
 8004108:	2b10      	cmp	r3, #16
 800410a:	d073      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x140>
 800410c:	2b10      	cmp	r3, #16
 800410e:	d802      	bhi.n	8004116 <HAL_TIM_ConfigClockSource+0x62>
 8004110:	2b00      	cmp	r3, #0
 8004112:	d06f      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004114:	e078      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004116:	2b20      	cmp	r3, #32
 8004118:	d06c      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x140>
 800411a:	2b30      	cmp	r3, #48	; 0x30
 800411c:	d06a      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800411e:	e073      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004120:	2b70      	cmp	r3, #112	; 0x70
 8004122:	d00d      	beq.n	8004140 <HAL_TIM_ConfigClockSource+0x8c>
 8004124:	2b70      	cmp	r3, #112	; 0x70
 8004126:	d804      	bhi.n	8004132 <HAL_TIM_ConfigClockSource+0x7e>
 8004128:	2b50      	cmp	r3, #80	; 0x50
 800412a:	d033      	beq.n	8004194 <HAL_TIM_ConfigClockSource+0xe0>
 800412c:	2b60      	cmp	r3, #96	; 0x60
 800412e:	d041      	beq.n	80041b4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004130:	e06a      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004136:	d066      	beq.n	8004206 <HAL_TIM_ConfigClockSource+0x152>
 8004138:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800413c:	d017      	beq.n	800416e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800413e:	e063      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	6899      	ldr	r1, [r3, #8]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f000 f965 	bl	800441e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004162:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	609a      	str	r2, [r3, #8]
      break;
 800416c:	e04c      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6818      	ldr	r0, [r3, #0]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	6899      	ldr	r1, [r3, #8]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f000 f94e 	bl	800441e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	689a      	ldr	r2, [r3, #8]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004190:	609a      	str	r2, [r3, #8]
      break;
 8004192:	e039      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6818      	ldr	r0, [r3, #0]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	6859      	ldr	r1, [r3, #4]
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	461a      	mov	r2, r3
 80041a2:	f000 f8c5 	bl	8004330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2150      	movs	r1, #80	; 0x50
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 f91c 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041b2:	e029      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	6859      	ldr	r1, [r3, #4]
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	461a      	mov	r2, r3
 80041c2:	f000 f8e3 	bl	800438c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2160      	movs	r1, #96	; 0x60
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 f90c 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041d2:	e019      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6818      	ldr	r0, [r3, #0]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	6859      	ldr	r1, [r3, #4]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	461a      	mov	r2, r3
 80041e2:	f000 f8a5 	bl	8004330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2140      	movs	r1, #64	; 0x40
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 f8fc 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041f2:	e009      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4619      	mov	r1, r3
 80041fe:	4610      	mov	r0, r2
 8004200:	f000 f8f3 	bl	80043ea <TIM_ITRx_SetConfig>
        break;
 8004204:	e000      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004206:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr

08004246 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr

08004258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	bc80      	pop	{r7}
 8004268:	4770      	bx	lr
	...

0800426c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a29      	ldr	r2, [pc, #164]	; (8004324 <TIM_Base_SetConfig+0xb8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d00b      	beq.n	800429c <TIM_Base_SetConfig+0x30>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800428a:	d007      	beq.n	800429c <TIM_Base_SetConfig+0x30>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a26      	ldr	r2, [pc, #152]	; (8004328 <TIM_Base_SetConfig+0xbc>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d003      	beq.n	800429c <TIM_Base_SetConfig+0x30>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a25      	ldr	r2, [pc, #148]	; (800432c <TIM_Base_SetConfig+0xc0>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d108      	bne.n	80042ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a1c      	ldr	r2, [pc, #112]	; (8004324 <TIM_Base_SetConfig+0xb8>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00b      	beq.n	80042ce <TIM_Base_SetConfig+0x62>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042bc:	d007      	beq.n	80042ce <TIM_Base_SetConfig+0x62>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a19      	ldr	r2, [pc, #100]	; (8004328 <TIM_Base_SetConfig+0xbc>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d003      	beq.n	80042ce <TIM_Base_SetConfig+0x62>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a18      	ldr	r2, [pc, #96]	; (800432c <TIM_Base_SetConfig+0xc0>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d108      	bne.n	80042e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	4313      	orrs	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a07      	ldr	r2, [pc, #28]	; (8004324 <TIM_Base_SetConfig+0xb8>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d103      	bne.n	8004314 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	615a      	str	r2, [r3, #20]
}
 800431a:	bf00      	nop
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr
 8004324:	40012c00 	.word	0x40012c00
 8004328:	40000400 	.word	0x40000400
 800432c:	40000800 	.word	0x40000800

08004330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004330:	b480      	push	{r7}
 8004332:	b087      	sub	sp, #28
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	f023 0201 	bic.w	r2, r3, #1
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800435a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4313      	orrs	r3, r2
 8004364:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f023 030a 	bic.w	r3, r3, #10
 800436c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	4313      	orrs	r3, r2
 8004374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	621a      	str	r2, [r3, #32]
}
 8004382:	bf00      	nop
 8004384:	371c      	adds	r7, #28
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr

0800438c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800438c:	b480      	push	{r7}
 800438e:	b087      	sub	sp, #28
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	f023 0210 	bic.w	r2, r3, #16
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	031b      	lsls	r3, r3, #12
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	4313      	orrs	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	693a      	ldr	r2, [r7, #16]
 80043de:	621a      	str	r2, [r3, #32]
}
 80043e0:	bf00      	nop
 80043e2:	371c      	adds	r7, #28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr

080043ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	f043 0307 	orr.w	r3, r3, #7
 800440c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	609a      	str	r2, [r3, #8]
}
 8004414:	bf00      	nop
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr

0800441e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800441e:	b480      	push	{r7}
 8004420:	b087      	sub	sp, #28
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	607a      	str	r2, [r7, #4]
 800442a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004438:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	021a      	lsls	r2, r3, #8
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	431a      	orrs	r2, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	4313      	orrs	r3, r2
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	4313      	orrs	r3, r2
 800444a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	609a      	str	r2, [r3, #8]
}
 8004452:	bf00      	nop
 8004454:	371c      	adds	r7, #28
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr

0800445c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004470:	2302      	movs	r3, #2
 8004472:	e046      	b.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800449a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a16      	ldr	r2, [pc, #88]	; (800450c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00e      	beq.n	80044d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044c0:	d009      	beq.n	80044d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a12      	ldr	r2, [pc, #72]	; (8004510 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d004      	beq.n	80044d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a10      	ldr	r2, [pc, #64]	; (8004514 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d10c      	bne.n	80044f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr
 800450c:	40012c00 	.word	0x40012c00
 8004510:	40000400 	.word	0x40000400
 8004514:	40000800 	.word	0x40000800

08004518 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <__errno>:
 800453c:	4b01      	ldr	r3, [pc, #4]	; (8004544 <__errno+0x8>)
 800453e:	6818      	ldr	r0, [r3, #0]
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	20000014 	.word	0x20000014

08004548 <__libc_init_array>:
 8004548:	b570      	push	{r4, r5, r6, lr}
 800454a:	2500      	movs	r5, #0
 800454c:	4e0c      	ldr	r6, [pc, #48]	; (8004580 <__libc_init_array+0x38>)
 800454e:	4c0d      	ldr	r4, [pc, #52]	; (8004584 <__libc_init_array+0x3c>)
 8004550:	1ba4      	subs	r4, r4, r6
 8004552:	10a4      	asrs	r4, r4, #2
 8004554:	42a5      	cmp	r5, r4
 8004556:	d109      	bne.n	800456c <__libc_init_array+0x24>
 8004558:	f001 fc5e 	bl	8005e18 <_init>
 800455c:	2500      	movs	r5, #0
 800455e:	4e0a      	ldr	r6, [pc, #40]	; (8004588 <__libc_init_array+0x40>)
 8004560:	4c0a      	ldr	r4, [pc, #40]	; (800458c <__libc_init_array+0x44>)
 8004562:	1ba4      	subs	r4, r4, r6
 8004564:	10a4      	asrs	r4, r4, #2
 8004566:	42a5      	cmp	r5, r4
 8004568:	d105      	bne.n	8004576 <__libc_init_array+0x2e>
 800456a:	bd70      	pop	{r4, r5, r6, pc}
 800456c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004570:	4798      	blx	r3
 8004572:	3501      	adds	r5, #1
 8004574:	e7ee      	b.n	8004554 <__libc_init_array+0xc>
 8004576:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800457a:	4798      	blx	r3
 800457c:	3501      	adds	r5, #1
 800457e:	e7f2      	b.n	8004566 <__libc_init_array+0x1e>
 8004580:	08006698 	.word	0x08006698
 8004584:	08006698 	.word	0x08006698
 8004588:	08006698 	.word	0x08006698
 800458c:	0800669c 	.word	0x0800669c

08004590 <memset>:
 8004590:	4603      	mov	r3, r0
 8004592:	4402      	add	r2, r0
 8004594:	4293      	cmp	r3, r2
 8004596:	d100      	bne.n	800459a <memset+0xa>
 8004598:	4770      	bx	lr
 800459a:	f803 1b01 	strb.w	r1, [r3], #1
 800459e:	e7f9      	b.n	8004594 <memset+0x4>

080045a0 <siprintf>:
 80045a0:	b40e      	push	{r1, r2, r3}
 80045a2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80045a6:	b500      	push	{lr}
 80045a8:	b09c      	sub	sp, #112	; 0x70
 80045aa:	ab1d      	add	r3, sp, #116	; 0x74
 80045ac:	9002      	str	r0, [sp, #8]
 80045ae:	9006      	str	r0, [sp, #24]
 80045b0:	9107      	str	r1, [sp, #28]
 80045b2:	9104      	str	r1, [sp, #16]
 80045b4:	4808      	ldr	r0, [pc, #32]	; (80045d8 <siprintf+0x38>)
 80045b6:	4909      	ldr	r1, [pc, #36]	; (80045dc <siprintf+0x3c>)
 80045b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80045bc:	9105      	str	r1, [sp, #20]
 80045be:	6800      	ldr	r0, [r0, #0]
 80045c0:	a902      	add	r1, sp, #8
 80045c2:	9301      	str	r3, [sp, #4]
 80045c4:	f000 f866 	bl	8004694 <_svfiprintf_r>
 80045c8:	2200      	movs	r2, #0
 80045ca:	9b02      	ldr	r3, [sp, #8]
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	b01c      	add	sp, #112	; 0x70
 80045d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80045d4:	b003      	add	sp, #12
 80045d6:	4770      	bx	lr
 80045d8:	20000014 	.word	0x20000014
 80045dc:	ffff0208 	.word	0xffff0208

080045e0 <__ssputs_r>:
 80045e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045e4:	688e      	ldr	r6, [r1, #8]
 80045e6:	4682      	mov	sl, r0
 80045e8:	429e      	cmp	r6, r3
 80045ea:	460c      	mov	r4, r1
 80045ec:	4690      	mov	r8, r2
 80045ee:	4699      	mov	r9, r3
 80045f0:	d837      	bhi.n	8004662 <__ssputs_r+0x82>
 80045f2:	898a      	ldrh	r2, [r1, #12]
 80045f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80045f8:	d031      	beq.n	800465e <__ssputs_r+0x7e>
 80045fa:	2302      	movs	r3, #2
 80045fc:	6825      	ldr	r5, [r4, #0]
 80045fe:	6909      	ldr	r1, [r1, #16]
 8004600:	1a6f      	subs	r7, r5, r1
 8004602:	6965      	ldr	r5, [r4, #20]
 8004604:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004608:	fb95 f5f3 	sdiv	r5, r5, r3
 800460c:	f109 0301 	add.w	r3, r9, #1
 8004610:	443b      	add	r3, r7
 8004612:	429d      	cmp	r5, r3
 8004614:	bf38      	it	cc
 8004616:	461d      	movcc	r5, r3
 8004618:	0553      	lsls	r3, r2, #21
 800461a:	d530      	bpl.n	800467e <__ssputs_r+0x9e>
 800461c:	4629      	mov	r1, r5
 800461e:	f000 fb37 	bl	8004c90 <_malloc_r>
 8004622:	4606      	mov	r6, r0
 8004624:	b950      	cbnz	r0, 800463c <__ssputs_r+0x5c>
 8004626:	230c      	movs	r3, #12
 8004628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800462c:	f8ca 3000 	str.w	r3, [sl]
 8004630:	89a3      	ldrh	r3, [r4, #12]
 8004632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004636:	81a3      	strh	r3, [r4, #12]
 8004638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800463c:	463a      	mov	r2, r7
 800463e:	6921      	ldr	r1, [r4, #16]
 8004640:	f000 fab6 	bl	8004bb0 <memcpy>
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800464a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800464e:	81a3      	strh	r3, [r4, #12]
 8004650:	6126      	str	r6, [r4, #16]
 8004652:	443e      	add	r6, r7
 8004654:	6026      	str	r6, [r4, #0]
 8004656:	464e      	mov	r6, r9
 8004658:	6165      	str	r5, [r4, #20]
 800465a:	1bed      	subs	r5, r5, r7
 800465c:	60a5      	str	r5, [r4, #8]
 800465e:	454e      	cmp	r6, r9
 8004660:	d900      	bls.n	8004664 <__ssputs_r+0x84>
 8004662:	464e      	mov	r6, r9
 8004664:	4632      	mov	r2, r6
 8004666:	4641      	mov	r1, r8
 8004668:	6820      	ldr	r0, [r4, #0]
 800466a:	f000 faac 	bl	8004bc6 <memmove>
 800466e:	68a3      	ldr	r3, [r4, #8]
 8004670:	2000      	movs	r0, #0
 8004672:	1b9b      	subs	r3, r3, r6
 8004674:	60a3      	str	r3, [r4, #8]
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	441e      	add	r6, r3
 800467a:	6026      	str	r6, [r4, #0]
 800467c:	e7dc      	b.n	8004638 <__ssputs_r+0x58>
 800467e:	462a      	mov	r2, r5
 8004680:	f000 fb60 	bl	8004d44 <_realloc_r>
 8004684:	4606      	mov	r6, r0
 8004686:	2800      	cmp	r0, #0
 8004688:	d1e2      	bne.n	8004650 <__ssputs_r+0x70>
 800468a:	6921      	ldr	r1, [r4, #16]
 800468c:	4650      	mov	r0, sl
 800468e:	f000 fab3 	bl	8004bf8 <_free_r>
 8004692:	e7c8      	b.n	8004626 <__ssputs_r+0x46>

08004694 <_svfiprintf_r>:
 8004694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004698:	461d      	mov	r5, r3
 800469a:	898b      	ldrh	r3, [r1, #12]
 800469c:	b09d      	sub	sp, #116	; 0x74
 800469e:	061f      	lsls	r7, r3, #24
 80046a0:	4680      	mov	r8, r0
 80046a2:	460c      	mov	r4, r1
 80046a4:	4616      	mov	r6, r2
 80046a6:	d50f      	bpl.n	80046c8 <_svfiprintf_r+0x34>
 80046a8:	690b      	ldr	r3, [r1, #16]
 80046aa:	b96b      	cbnz	r3, 80046c8 <_svfiprintf_r+0x34>
 80046ac:	2140      	movs	r1, #64	; 0x40
 80046ae:	f000 faef 	bl	8004c90 <_malloc_r>
 80046b2:	6020      	str	r0, [r4, #0]
 80046b4:	6120      	str	r0, [r4, #16]
 80046b6:	b928      	cbnz	r0, 80046c4 <_svfiprintf_r+0x30>
 80046b8:	230c      	movs	r3, #12
 80046ba:	f8c8 3000 	str.w	r3, [r8]
 80046be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046c2:	e0c8      	b.n	8004856 <_svfiprintf_r+0x1c2>
 80046c4:	2340      	movs	r3, #64	; 0x40
 80046c6:	6163      	str	r3, [r4, #20]
 80046c8:	2300      	movs	r3, #0
 80046ca:	9309      	str	r3, [sp, #36]	; 0x24
 80046cc:	2320      	movs	r3, #32
 80046ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046d2:	2330      	movs	r3, #48	; 0x30
 80046d4:	f04f 0b01 	mov.w	fp, #1
 80046d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046dc:	9503      	str	r5, [sp, #12]
 80046de:	4637      	mov	r7, r6
 80046e0:	463d      	mov	r5, r7
 80046e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80046e6:	b10b      	cbz	r3, 80046ec <_svfiprintf_r+0x58>
 80046e8:	2b25      	cmp	r3, #37	; 0x25
 80046ea:	d13e      	bne.n	800476a <_svfiprintf_r+0xd6>
 80046ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80046f0:	d00b      	beq.n	800470a <_svfiprintf_r+0x76>
 80046f2:	4653      	mov	r3, sl
 80046f4:	4632      	mov	r2, r6
 80046f6:	4621      	mov	r1, r4
 80046f8:	4640      	mov	r0, r8
 80046fa:	f7ff ff71 	bl	80045e0 <__ssputs_r>
 80046fe:	3001      	adds	r0, #1
 8004700:	f000 80a4 	beq.w	800484c <_svfiprintf_r+0x1b8>
 8004704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004706:	4453      	add	r3, sl
 8004708:	9309      	str	r3, [sp, #36]	; 0x24
 800470a:	783b      	ldrb	r3, [r7, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 809d 	beq.w	800484c <_svfiprintf_r+0x1b8>
 8004712:	2300      	movs	r3, #0
 8004714:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004718:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800471c:	9304      	str	r3, [sp, #16]
 800471e:	9307      	str	r3, [sp, #28]
 8004720:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004724:	931a      	str	r3, [sp, #104]	; 0x68
 8004726:	462f      	mov	r7, r5
 8004728:	2205      	movs	r2, #5
 800472a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800472e:	4850      	ldr	r0, [pc, #320]	; (8004870 <_svfiprintf_r+0x1dc>)
 8004730:	f000 fa30 	bl	8004b94 <memchr>
 8004734:	9b04      	ldr	r3, [sp, #16]
 8004736:	b9d0      	cbnz	r0, 800476e <_svfiprintf_r+0xda>
 8004738:	06d9      	lsls	r1, r3, #27
 800473a:	bf44      	itt	mi
 800473c:	2220      	movmi	r2, #32
 800473e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004742:	071a      	lsls	r2, r3, #28
 8004744:	bf44      	itt	mi
 8004746:	222b      	movmi	r2, #43	; 0x2b
 8004748:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800474c:	782a      	ldrb	r2, [r5, #0]
 800474e:	2a2a      	cmp	r2, #42	; 0x2a
 8004750:	d015      	beq.n	800477e <_svfiprintf_r+0xea>
 8004752:	462f      	mov	r7, r5
 8004754:	2000      	movs	r0, #0
 8004756:	250a      	movs	r5, #10
 8004758:	9a07      	ldr	r2, [sp, #28]
 800475a:	4639      	mov	r1, r7
 800475c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004760:	3b30      	subs	r3, #48	; 0x30
 8004762:	2b09      	cmp	r3, #9
 8004764:	d94d      	bls.n	8004802 <_svfiprintf_r+0x16e>
 8004766:	b1b8      	cbz	r0, 8004798 <_svfiprintf_r+0x104>
 8004768:	e00f      	b.n	800478a <_svfiprintf_r+0xf6>
 800476a:	462f      	mov	r7, r5
 800476c:	e7b8      	b.n	80046e0 <_svfiprintf_r+0x4c>
 800476e:	4a40      	ldr	r2, [pc, #256]	; (8004870 <_svfiprintf_r+0x1dc>)
 8004770:	463d      	mov	r5, r7
 8004772:	1a80      	subs	r0, r0, r2
 8004774:	fa0b f000 	lsl.w	r0, fp, r0
 8004778:	4318      	orrs	r0, r3
 800477a:	9004      	str	r0, [sp, #16]
 800477c:	e7d3      	b.n	8004726 <_svfiprintf_r+0x92>
 800477e:	9a03      	ldr	r2, [sp, #12]
 8004780:	1d11      	adds	r1, r2, #4
 8004782:	6812      	ldr	r2, [r2, #0]
 8004784:	9103      	str	r1, [sp, #12]
 8004786:	2a00      	cmp	r2, #0
 8004788:	db01      	blt.n	800478e <_svfiprintf_r+0xfa>
 800478a:	9207      	str	r2, [sp, #28]
 800478c:	e004      	b.n	8004798 <_svfiprintf_r+0x104>
 800478e:	4252      	negs	r2, r2
 8004790:	f043 0302 	orr.w	r3, r3, #2
 8004794:	9207      	str	r2, [sp, #28]
 8004796:	9304      	str	r3, [sp, #16]
 8004798:	783b      	ldrb	r3, [r7, #0]
 800479a:	2b2e      	cmp	r3, #46	; 0x2e
 800479c:	d10c      	bne.n	80047b8 <_svfiprintf_r+0x124>
 800479e:	787b      	ldrb	r3, [r7, #1]
 80047a0:	2b2a      	cmp	r3, #42	; 0x2a
 80047a2:	d133      	bne.n	800480c <_svfiprintf_r+0x178>
 80047a4:	9b03      	ldr	r3, [sp, #12]
 80047a6:	3702      	adds	r7, #2
 80047a8:	1d1a      	adds	r2, r3, #4
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	9203      	str	r2, [sp, #12]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	bfb8      	it	lt
 80047b2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80047b6:	9305      	str	r3, [sp, #20]
 80047b8:	4d2e      	ldr	r5, [pc, #184]	; (8004874 <_svfiprintf_r+0x1e0>)
 80047ba:	2203      	movs	r2, #3
 80047bc:	7839      	ldrb	r1, [r7, #0]
 80047be:	4628      	mov	r0, r5
 80047c0:	f000 f9e8 	bl	8004b94 <memchr>
 80047c4:	b138      	cbz	r0, 80047d6 <_svfiprintf_r+0x142>
 80047c6:	2340      	movs	r3, #64	; 0x40
 80047c8:	1b40      	subs	r0, r0, r5
 80047ca:	fa03 f000 	lsl.w	r0, r3, r0
 80047ce:	9b04      	ldr	r3, [sp, #16]
 80047d0:	3701      	adds	r7, #1
 80047d2:	4303      	orrs	r3, r0
 80047d4:	9304      	str	r3, [sp, #16]
 80047d6:	7839      	ldrb	r1, [r7, #0]
 80047d8:	2206      	movs	r2, #6
 80047da:	4827      	ldr	r0, [pc, #156]	; (8004878 <_svfiprintf_r+0x1e4>)
 80047dc:	1c7e      	adds	r6, r7, #1
 80047de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047e2:	f000 f9d7 	bl	8004b94 <memchr>
 80047e6:	2800      	cmp	r0, #0
 80047e8:	d038      	beq.n	800485c <_svfiprintf_r+0x1c8>
 80047ea:	4b24      	ldr	r3, [pc, #144]	; (800487c <_svfiprintf_r+0x1e8>)
 80047ec:	bb13      	cbnz	r3, 8004834 <_svfiprintf_r+0x1a0>
 80047ee:	9b03      	ldr	r3, [sp, #12]
 80047f0:	3307      	adds	r3, #7
 80047f2:	f023 0307 	bic.w	r3, r3, #7
 80047f6:	3308      	adds	r3, #8
 80047f8:	9303      	str	r3, [sp, #12]
 80047fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047fc:	444b      	add	r3, r9
 80047fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004800:	e76d      	b.n	80046de <_svfiprintf_r+0x4a>
 8004802:	fb05 3202 	mla	r2, r5, r2, r3
 8004806:	2001      	movs	r0, #1
 8004808:	460f      	mov	r7, r1
 800480a:	e7a6      	b.n	800475a <_svfiprintf_r+0xc6>
 800480c:	2300      	movs	r3, #0
 800480e:	250a      	movs	r5, #10
 8004810:	4619      	mov	r1, r3
 8004812:	3701      	adds	r7, #1
 8004814:	9305      	str	r3, [sp, #20]
 8004816:	4638      	mov	r0, r7
 8004818:	f810 2b01 	ldrb.w	r2, [r0], #1
 800481c:	3a30      	subs	r2, #48	; 0x30
 800481e:	2a09      	cmp	r2, #9
 8004820:	d903      	bls.n	800482a <_svfiprintf_r+0x196>
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0c8      	beq.n	80047b8 <_svfiprintf_r+0x124>
 8004826:	9105      	str	r1, [sp, #20]
 8004828:	e7c6      	b.n	80047b8 <_svfiprintf_r+0x124>
 800482a:	fb05 2101 	mla	r1, r5, r1, r2
 800482e:	2301      	movs	r3, #1
 8004830:	4607      	mov	r7, r0
 8004832:	e7f0      	b.n	8004816 <_svfiprintf_r+0x182>
 8004834:	ab03      	add	r3, sp, #12
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	4622      	mov	r2, r4
 800483a:	4b11      	ldr	r3, [pc, #68]	; (8004880 <_svfiprintf_r+0x1ec>)
 800483c:	a904      	add	r1, sp, #16
 800483e:	4640      	mov	r0, r8
 8004840:	f3af 8000 	nop.w
 8004844:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004848:	4681      	mov	r9, r0
 800484a:	d1d6      	bne.n	80047fa <_svfiprintf_r+0x166>
 800484c:	89a3      	ldrh	r3, [r4, #12]
 800484e:	065b      	lsls	r3, r3, #25
 8004850:	f53f af35 	bmi.w	80046be <_svfiprintf_r+0x2a>
 8004854:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004856:	b01d      	add	sp, #116	; 0x74
 8004858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800485c:	ab03      	add	r3, sp, #12
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	4622      	mov	r2, r4
 8004862:	4b07      	ldr	r3, [pc, #28]	; (8004880 <_svfiprintf_r+0x1ec>)
 8004864:	a904      	add	r1, sp, #16
 8004866:	4640      	mov	r0, r8
 8004868:	f000 f882 	bl	8004970 <_printf_i>
 800486c:	e7ea      	b.n	8004844 <_svfiprintf_r+0x1b0>
 800486e:	bf00      	nop
 8004870:	0800661c 	.word	0x0800661c
 8004874:	08006622 	.word	0x08006622
 8004878:	08006626 	.word	0x08006626
 800487c:	00000000 	.word	0x00000000
 8004880:	080045e1 	.word	0x080045e1

08004884 <_printf_common>:
 8004884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004888:	4691      	mov	r9, r2
 800488a:	461f      	mov	r7, r3
 800488c:	688a      	ldr	r2, [r1, #8]
 800488e:	690b      	ldr	r3, [r1, #16]
 8004890:	4606      	mov	r6, r0
 8004892:	4293      	cmp	r3, r2
 8004894:	bfb8      	it	lt
 8004896:	4613      	movlt	r3, r2
 8004898:	f8c9 3000 	str.w	r3, [r9]
 800489c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048a0:	460c      	mov	r4, r1
 80048a2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048a6:	b112      	cbz	r2, 80048ae <_printf_common+0x2a>
 80048a8:	3301      	adds	r3, #1
 80048aa:	f8c9 3000 	str.w	r3, [r9]
 80048ae:	6823      	ldr	r3, [r4, #0]
 80048b0:	0699      	lsls	r1, r3, #26
 80048b2:	bf42      	ittt	mi
 80048b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80048b8:	3302      	addmi	r3, #2
 80048ba:	f8c9 3000 	strmi.w	r3, [r9]
 80048be:	6825      	ldr	r5, [r4, #0]
 80048c0:	f015 0506 	ands.w	r5, r5, #6
 80048c4:	d107      	bne.n	80048d6 <_printf_common+0x52>
 80048c6:	f104 0a19 	add.w	sl, r4, #25
 80048ca:	68e3      	ldr	r3, [r4, #12]
 80048cc:	f8d9 2000 	ldr.w	r2, [r9]
 80048d0:	1a9b      	subs	r3, r3, r2
 80048d2:	42ab      	cmp	r3, r5
 80048d4:	dc29      	bgt.n	800492a <_printf_common+0xa6>
 80048d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048da:	6822      	ldr	r2, [r4, #0]
 80048dc:	3300      	adds	r3, #0
 80048de:	bf18      	it	ne
 80048e0:	2301      	movne	r3, #1
 80048e2:	0692      	lsls	r2, r2, #26
 80048e4:	d42e      	bmi.n	8004944 <_printf_common+0xc0>
 80048e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048ea:	4639      	mov	r1, r7
 80048ec:	4630      	mov	r0, r6
 80048ee:	47c0      	blx	r8
 80048f0:	3001      	adds	r0, #1
 80048f2:	d021      	beq.n	8004938 <_printf_common+0xb4>
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	68e5      	ldr	r5, [r4, #12]
 80048f8:	f003 0306 	and.w	r3, r3, #6
 80048fc:	2b04      	cmp	r3, #4
 80048fe:	bf18      	it	ne
 8004900:	2500      	movne	r5, #0
 8004902:	f8d9 2000 	ldr.w	r2, [r9]
 8004906:	f04f 0900 	mov.w	r9, #0
 800490a:	bf08      	it	eq
 800490c:	1aad      	subeq	r5, r5, r2
 800490e:	68a3      	ldr	r3, [r4, #8]
 8004910:	6922      	ldr	r2, [r4, #16]
 8004912:	bf08      	it	eq
 8004914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004918:	4293      	cmp	r3, r2
 800491a:	bfc4      	itt	gt
 800491c:	1a9b      	subgt	r3, r3, r2
 800491e:	18ed      	addgt	r5, r5, r3
 8004920:	341a      	adds	r4, #26
 8004922:	454d      	cmp	r5, r9
 8004924:	d11a      	bne.n	800495c <_printf_common+0xd8>
 8004926:	2000      	movs	r0, #0
 8004928:	e008      	b.n	800493c <_printf_common+0xb8>
 800492a:	2301      	movs	r3, #1
 800492c:	4652      	mov	r2, sl
 800492e:	4639      	mov	r1, r7
 8004930:	4630      	mov	r0, r6
 8004932:	47c0      	blx	r8
 8004934:	3001      	adds	r0, #1
 8004936:	d103      	bne.n	8004940 <_printf_common+0xbc>
 8004938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800493c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004940:	3501      	adds	r5, #1
 8004942:	e7c2      	b.n	80048ca <_printf_common+0x46>
 8004944:	2030      	movs	r0, #48	; 0x30
 8004946:	18e1      	adds	r1, r4, r3
 8004948:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004952:	4422      	add	r2, r4
 8004954:	3302      	adds	r3, #2
 8004956:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800495a:	e7c4      	b.n	80048e6 <_printf_common+0x62>
 800495c:	2301      	movs	r3, #1
 800495e:	4622      	mov	r2, r4
 8004960:	4639      	mov	r1, r7
 8004962:	4630      	mov	r0, r6
 8004964:	47c0      	blx	r8
 8004966:	3001      	adds	r0, #1
 8004968:	d0e6      	beq.n	8004938 <_printf_common+0xb4>
 800496a:	f109 0901 	add.w	r9, r9, #1
 800496e:	e7d8      	b.n	8004922 <_printf_common+0x9e>

08004970 <_printf_i>:
 8004970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004974:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004978:	460c      	mov	r4, r1
 800497a:	7e09      	ldrb	r1, [r1, #24]
 800497c:	b085      	sub	sp, #20
 800497e:	296e      	cmp	r1, #110	; 0x6e
 8004980:	4617      	mov	r7, r2
 8004982:	4606      	mov	r6, r0
 8004984:	4698      	mov	r8, r3
 8004986:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004988:	f000 80b3 	beq.w	8004af2 <_printf_i+0x182>
 800498c:	d822      	bhi.n	80049d4 <_printf_i+0x64>
 800498e:	2963      	cmp	r1, #99	; 0x63
 8004990:	d036      	beq.n	8004a00 <_printf_i+0x90>
 8004992:	d80a      	bhi.n	80049aa <_printf_i+0x3a>
 8004994:	2900      	cmp	r1, #0
 8004996:	f000 80b9 	beq.w	8004b0c <_printf_i+0x19c>
 800499a:	2958      	cmp	r1, #88	; 0x58
 800499c:	f000 8083 	beq.w	8004aa6 <_printf_i+0x136>
 80049a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80049a8:	e032      	b.n	8004a10 <_printf_i+0xa0>
 80049aa:	2964      	cmp	r1, #100	; 0x64
 80049ac:	d001      	beq.n	80049b2 <_printf_i+0x42>
 80049ae:	2969      	cmp	r1, #105	; 0x69
 80049b0:	d1f6      	bne.n	80049a0 <_printf_i+0x30>
 80049b2:	6820      	ldr	r0, [r4, #0]
 80049b4:	6813      	ldr	r3, [r2, #0]
 80049b6:	0605      	lsls	r5, r0, #24
 80049b8:	f103 0104 	add.w	r1, r3, #4
 80049bc:	d52a      	bpl.n	8004a14 <_printf_i+0xa4>
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6011      	str	r1, [r2, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	da03      	bge.n	80049ce <_printf_i+0x5e>
 80049c6:	222d      	movs	r2, #45	; 0x2d
 80049c8:	425b      	negs	r3, r3
 80049ca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049ce:	486f      	ldr	r0, [pc, #444]	; (8004b8c <_printf_i+0x21c>)
 80049d0:	220a      	movs	r2, #10
 80049d2:	e039      	b.n	8004a48 <_printf_i+0xd8>
 80049d4:	2973      	cmp	r1, #115	; 0x73
 80049d6:	f000 809d 	beq.w	8004b14 <_printf_i+0x1a4>
 80049da:	d808      	bhi.n	80049ee <_printf_i+0x7e>
 80049dc:	296f      	cmp	r1, #111	; 0x6f
 80049de:	d020      	beq.n	8004a22 <_printf_i+0xb2>
 80049e0:	2970      	cmp	r1, #112	; 0x70
 80049e2:	d1dd      	bne.n	80049a0 <_printf_i+0x30>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	f043 0320 	orr.w	r3, r3, #32
 80049ea:	6023      	str	r3, [r4, #0]
 80049ec:	e003      	b.n	80049f6 <_printf_i+0x86>
 80049ee:	2975      	cmp	r1, #117	; 0x75
 80049f0:	d017      	beq.n	8004a22 <_printf_i+0xb2>
 80049f2:	2978      	cmp	r1, #120	; 0x78
 80049f4:	d1d4      	bne.n	80049a0 <_printf_i+0x30>
 80049f6:	2378      	movs	r3, #120	; 0x78
 80049f8:	4865      	ldr	r0, [pc, #404]	; (8004b90 <_printf_i+0x220>)
 80049fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049fe:	e055      	b.n	8004aac <_printf_i+0x13c>
 8004a00:	6813      	ldr	r3, [r2, #0]
 8004a02:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a06:	1d19      	adds	r1, r3, #4
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	6011      	str	r1, [r2, #0]
 8004a0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a10:	2301      	movs	r3, #1
 8004a12:	e08c      	b.n	8004b2e <_printf_i+0x1be>
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a1a:	6011      	str	r1, [r2, #0]
 8004a1c:	bf18      	it	ne
 8004a1e:	b21b      	sxthne	r3, r3
 8004a20:	e7cf      	b.n	80049c2 <_printf_i+0x52>
 8004a22:	6813      	ldr	r3, [r2, #0]
 8004a24:	6825      	ldr	r5, [r4, #0]
 8004a26:	1d18      	adds	r0, r3, #4
 8004a28:	6010      	str	r0, [r2, #0]
 8004a2a:	0628      	lsls	r0, r5, #24
 8004a2c:	d501      	bpl.n	8004a32 <_printf_i+0xc2>
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	e002      	b.n	8004a38 <_printf_i+0xc8>
 8004a32:	0668      	lsls	r0, r5, #25
 8004a34:	d5fb      	bpl.n	8004a2e <_printf_i+0xbe>
 8004a36:	881b      	ldrh	r3, [r3, #0]
 8004a38:	296f      	cmp	r1, #111	; 0x6f
 8004a3a:	bf14      	ite	ne
 8004a3c:	220a      	movne	r2, #10
 8004a3e:	2208      	moveq	r2, #8
 8004a40:	4852      	ldr	r0, [pc, #328]	; (8004b8c <_printf_i+0x21c>)
 8004a42:	2100      	movs	r1, #0
 8004a44:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a48:	6865      	ldr	r5, [r4, #4]
 8004a4a:	2d00      	cmp	r5, #0
 8004a4c:	60a5      	str	r5, [r4, #8]
 8004a4e:	f2c0 8095 	blt.w	8004b7c <_printf_i+0x20c>
 8004a52:	6821      	ldr	r1, [r4, #0]
 8004a54:	f021 0104 	bic.w	r1, r1, #4
 8004a58:	6021      	str	r1, [r4, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d13d      	bne.n	8004ada <_printf_i+0x16a>
 8004a5e:	2d00      	cmp	r5, #0
 8004a60:	f040 808e 	bne.w	8004b80 <_printf_i+0x210>
 8004a64:	4665      	mov	r5, ip
 8004a66:	2a08      	cmp	r2, #8
 8004a68:	d10b      	bne.n	8004a82 <_printf_i+0x112>
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	07db      	lsls	r3, r3, #31
 8004a6e:	d508      	bpl.n	8004a82 <_printf_i+0x112>
 8004a70:	6923      	ldr	r3, [r4, #16]
 8004a72:	6862      	ldr	r2, [r4, #4]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	bfde      	ittt	le
 8004a78:	2330      	movle	r3, #48	; 0x30
 8004a7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a7e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004a82:	ebac 0305 	sub.w	r3, ip, r5
 8004a86:	6123      	str	r3, [r4, #16]
 8004a88:	f8cd 8000 	str.w	r8, [sp]
 8004a8c:	463b      	mov	r3, r7
 8004a8e:	aa03      	add	r2, sp, #12
 8004a90:	4621      	mov	r1, r4
 8004a92:	4630      	mov	r0, r6
 8004a94:	f7ff fef6 	bl	8004884 <_printf_common>
 8004a98:	3001      	adds	r0, #1
 8004a9a:	d14d      	bne.n	8004b38 <_printf_i+0x1c8>
 8004a9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004aa0:	b005      	add	sp, #20
 8004aa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004aa6:	4839      	ldr	r0, [pc, #228]	; (8004b8c <_printf_i+0x21c>)
 8004aa8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004aac:	6813      	ldr	r3, [r2, #0]
 8004aae:	6821      	ldr	r1, [r4, #0]
 8004ab0:	1d1d      	adds	r5, r3, #4
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6015      	str	r5, [r2, #0]
 8004ab6:	060a      	lsls	r2, r1, #24
 8004ab8:	d50b      	bpl.n	8004ad2 <_printf_i+0x162>
 8004aba:	07ca      	lsls	r2, r1, #31
 8004abc:	bf44      	itt	mi
 8004abe:	f041 0120 	orrmi.w	r1, r1, #32
 8004ac2:	6021      	strmi	r1, [r4, #0]
 8004ac4:	b91b      	cbnz	r3, 8004ace <_printf_i+0x15e>
 8004ac6:	6822      	ldr	r2, [r4, #0]
 8004ac8:	f022 0220 	bic.w	r2, r2, #32
 8004acc:	6022      	str	r2, [r4, #0]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	e7b7      	b.n	8004a42 <_printf_i+0xd2>
 8004ad2:	064d      	lsls	r5, r1, #25
 8004ad4:	bf48      	it	mi
 8004ad6:	b29b      	uxthmi	r3, r3
 8004ad8:	e7ef      	b.n	8004aba <_printf_i+0x14a>
 8004ada:	4665      	mov	r5, ip
 8004adc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ae0:	fb02 3311 	mls	r3, r2, r1, r3
 8004ae4:	5cc3      	ldrb	r3, [r0, r3]
 8004ae6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004aea:	460b      	mov	r3, r1
 8004aec:	2900      	cmp	r1, #0
 8004aee:	d1f5      	bne.n	8004adc <_printf_i+0x16c>
 8004af0:	e7b9      	b.n	8004a66 <_printf_i+0xf6>
 8004af2:	6813      	ldr	r3, [r2, #0]
 8004af4:	6825      	ldr	r5, [r4, #0]
 8004af6:	1d18      	adds	r0, r3, #4
 8004af8:	6961      	ldr	r1, [r4, #20]
 8004afa:	6010      	str	r0, [r2, #0]
 8004afc:	0628      	lsls	r0, r5, #24
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	d501      	bpl.n	8004b06 <_printf_i+0x196>
 8004b02:	6019      	str	r1, [r3, #0]
 8004b04:	e002      	b.n	8004b0c <_printf_i+0x19c>
 8004b06:	066a      	lsls	r2, r5, #25
 8004b08:	d5fb      	bpl.n	8004b02 <_printf_i+0x192>
 8004b0a:	8019      	strh	r1, [r3, #0]
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	4665      	mov	r5, ip
 8004b10:	6123      	str	r3, [r4, #16]
 8004b12:	e7b9      	b.n	8004a88 <_printf_i+0x118>
 8004b14:	6813      	ldr	r3, [r2, #0]
 8004b16:	1d19      	adds	r1, r3, #4
 8004b18:	6011      	str	r1, [r2, #0]
 8004b1a:	681d      	ldr	r5, [r3, #0]
 8004b1c:	6862      	ldr	r2, [r4, #4]
 8004b1e:	2100      	movs	r1, #0
 8004b20:	4628      	mov	r0, r5
 8004b22:	f000 f837 	bl	8004b94 <memchr>
 8004b26:	b108      	cbz	r0, 8004b2c <_printf_i+0x1bc>
 8004b28:	1b40      	subs	r0, r0, r5
 8004b2a:	6060      	str	r0, [r4, #4]
 8004b2c:	6863      	ldr	r3, [r4, #4]
 8004b2e:	6123      	str	r3, [r4, #16]
 8004b30:	2300      	movs	r3, #0
 8004b32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b36:	e7a7      	b.n	8004a88 <_printf_i+0x118>
 8004b38:	6923      	ldr	r3, [r4, #16]
 8004b3a:	462a      	mov	r2, r5
 8004b3c:	4639      	mov	r1, r7
 8004b3e:	4630      	mov	r0, r6
 8004b40:	47c0      	blx	r8
 8004b42:	3001      	adds	r0, #1
 8004b44:	d0aa      	beq.n	8004a9c <_printf_i+0x12c>
 8004b46:	6823      	ldr	r3, [r4, #0]
 8004b48:	079b      	lsls	r3, r3, #30
 8004b4a:	d413      	bmi.n	8004b74 <_printf_i+0x204>
 8004b4c:	68e0      	ldr	r0, [r4, #12]
 8004b4e:	9b03      	ldr	r3, [sp, #12]
 8004b50:	4298      	cmp	r0, r3
 8004b52:	bfb8      	it	lt
 8004b54:	4618      	movlt	r0, r3
 8004b56:	e7a3      	b.n	8004aa0 <_printf_i+0x130>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	464a      	mov	r2, r9
 8004b5c:	4639      	mov	r1, r7
 8004b5e:	4630      	mov	r0, r6
 8004b60:	47c0      	blx	r8
 8004b62:	3001      	adds	r0, #1
 8004b64:	d09a      	beq.n	8004a9c <_printf_i+0x12c>
 8004b66:	3501      	adds	r5, #1
 8004b68:	68e3      	ldr	r3, [r4, #12]
 8004b6a:	9a03      	ldr	r2, [sp, #12]
 8004b6c:	1a9b      	subs	r3, r3, r2
 8004b6e:	42ab      	cmp	r3, r5
 8004b70:	dcf2      	bgt.n	8004b58 <_printf_i+0x1e8>
 8004b72:	e7eb      	b.n	8004b4c <_printf_i+0x1dc>
 8004b74:	2500      	movs	r5, #0
 8004b76:	f104 0919 	add.w	r9, r4, #25
 8004b7a:	e7f5      	b.n	8004b68 <_printf_i+0x1f8>
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1ac      	bne.n	8004ada <_printf_i+0x16a>
 8004b80:	7803      	ldrb	r3, [r0, #0]
 8004b82:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b86:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b8a:	e76c      	b.n	8004a66 <_printf_i+0xf6>
 8004b8c:	0800662d 	.word	0x0800662d
 8004b90:	0800663e 	.word	0x0800663e

08004b94 <memchr>:
 8004b94:	b510      	push	{r4, lr}
 8004b96:	b2c9      	uxtb	r1, r1
 8004b98:	4402      	add	r2, r0
 8004b9a:	4290      	cmp	r0, r2
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	d101      	bne.n	8004ba4 <memchr+0x10>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	e003      	b.n	8004bac <memchr+0x18>
 8004ba4:	781c      	ldrb	r4, [r3, #0]
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	428c      	cmp	r4, r1
 8004baa:	d1f6      	bne.n	8004b9a <memchr+0x6>
 8004bac:	4618      	mov	r0, r3
 8004bae:	bd10      	pop	{r4, pc}

08004bb0 <memcpy>:
 8004bb0:	b510      	push	{r4, lr}
 8004bb2:	1e43      	subs	r3, r0, #1
 8004bb4:	440a      	add	r2, r1
 8004bb6:	4291      	cmp	r1, r2
 8004bb8:	d100      	bne.n	8004bbc <memcpy+0xc>
 8004bba:	bd10      	pop	{r4, pc}
 8004bbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bc4:	e7f7      	b.n	8004bb6 <memcpy+0x6>

08004bc6 <memmove>:
 8004bc6:	4288      	cmp	r0, r1
 8004bc8:	b510      	push	{r4, lr}
 8004bca:	eb01 0302 	add.w	r3, r1, r2
 8004bce:	d807      	bhi.n	8004be0 <memmove+0x1a>
 8004bd0:	1e42      	subs	r2, r0, #1
 8004bd2:	4299      	cmp	r1, r3
 8004bd4:	d00a      	beq.n	8004bec <memmove+0x26>
 8004bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bda:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004bde:	e7f8      	b.n	8004bd2 <memmove+0xc>
 8004be0:	4283      	cmp	r3, r0
 8004be2:	d9f5      	bls.n	8004bd0 <memmove+0xa>
 8004be4:	1881      	adds	r1, r0, r2
 8004be6:	1ad2      	subs	r2, r2, r3
 8004be8:	42d3      	cmn	r3, r2
 8004bea:	d100      	bne.n	8004bee <memmove+0x28>
 8004bec:	bd10      	pop	{r4, pc}
 8004bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004bf2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004bf6:	e7f7      	b.n	8004be8 <memmove+0x22>

08004bf8 <_free_r>:
 8004bf8:	b538      	push	{r3, r4, r5, lr}
 8004bfa:	4605      	mov	r5, r0
 8004bfc:	2900      	cmp	r1, #0
 8004bfe:	d043      	beq.n	8004c88 <_free_r+0x90>
 8004c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c04:	1f0c      	subs	r4, r1, #4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	bfb8      	it	lt
 8004c0a:	18e4      	addlt	r4, r4, r3
 8004c0c:	f000 f8d0 	bl	8004db0 <__malloc_lock>
 8004c10:	4a1e      	ldr	r2, [pc, #120]	; (8004c8c <_free_r+0x94>)
 8004c12:	6813      	ldr	r3, [r2, #0]
 8004c14:	4610      	mov	r0, r2
 8004c16:	b933      	cbnz	r3, 8004c26 <_free_r+0x2e>
 8004c18:	6063      	str	r3, [r4, #4]
 8004c1a:	6014      	str	r4, [r2, #0]
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c22:	f000 b8c6 	b.w	8004db2 <__malloc_unlock>
 8004c26:	42a3      	cmp	r3, r4
 8004c28:	d90b      	bls.n	8004c42 <_free_r+0x4a>
 8004c2a:	6821      	ldr	r1, [r4, #0]
 8004c2c:	1862      	adds	r2, r4, r1
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	bf01      	itttt	eq
 8004c32:	681a      	ldreq	r2, [r3, #0]
 8004c34:	685b      	ldreq	r3, [r3, #4]
 8004c36:	1852      	addeq	r2, r2, r1
 8004c38:	6022      	streq	r2, [r4, #0]
 8004c3a:	6063      	str	r3, [r4, #4]
 8004c3c:	6004      	str	r4, [r0, #0]
 8004c3e:	e7ed      	b.n	8004c1c <_free_r+0x24>
 8004c40:	4613      	mov	r3, r2
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	b10a      	cbz	r2, 8004c4a <_free_r+0x52>
 8004c46:	42a2      	cmp	r2, r4
 8004c48:	d9fa      	bls.n	8004c40 <_free_r+0x48>
 8004c4a:	6819      	ldr	r1, [r3, #0]
 8004c4c:	1858      	adds	r0, r3, r1
 8004c4e:	42a0      	cmp	r0, r4
 8004c50:	d10b      	bne.n	8004c6a <_free_r+0x72>
 8004c52:	6820      	ldr	r0, [r4, #0]
 8004c54:	4401      	add	r1, r0
 8004c56:	1858      	adds	r0, r3, r1
 8004c58:	4282      	cmp	r2, r0
 8004c5a:	6019      	str	r1, [r3, #0]
 8004c5c:	d1de      	bne.n	8004c1c <_free_r+0x24>
 8004c5e:	6810      	ldr	r0, [r2, #0]
 8004c60:	6852      	ldr	r2, [r2, #4]
 8004c62:	4401      	add	r1, r0
 8004c64:	6019      	str	r1, [r3, #0]
 8004c66:	605a      	str	r2, [r3, #4]
 8004c68:	e7d8      	b.n	8004c1c <_free_r+0x24>
 8004c6a:	d902      	bls.n	8004c72 <_free_r+0x7a>
 8004c6c:	230c      	movs	r3, #12
 8004c6e:	602b      	str	r3, [r5, #0]
 8004c70:	e7d4      	b.n	8004c1c <_free_r+0x24>
 8004c72:	6820      	ldr	r0, [r4, #0]
 8004c74:	1821      	adds	r1, r4, r0
 8004c76:	428a      	cmp	r2, r1
 8004c78:	bf01      	itttt	eq
 8004c7a:	6811      	ldreq	r1, [r2, #0]
 8004c7c:	6852      	ldreq	r2, [r2, #4]
 8004c7e:	1809      	addeq	r1, r1, r0
 8004c80:	6021      	streq	r1, [r4, #0]
 8004c82:	6062      	str	r2, [r4, #4]
 8004c84:	605c      	str	r4, [r3, #4]
 8004c86:	e7c9      	b.n	8004c1c <_free_r+0x24>
 8004c88:	bd38      	pop	{r3, r4, r5, pc}
 8004c8a:	bf00      	nop
 8004c8c:	200004c4 	.word	0x200004c4

08004c90 <_malloc_r>:
 8004c90:	b570      	push	{r4, r5, r6, lr}
 8004c92:	1ccd      	adds	r5, r1, #3
 8004c94:	f025 0503 	bic.w	r5, r5, #3
 8004c98:	3508      	adds	r5, #8
 8004c9a:	2d0c      	cmp	r5, #12
 8004c9c:	bf38      	it	cc
 8004c9e:	250c      	movcc	r5, #12
 8004ca0:	2d00      	cmp	r5, #0
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	db01      	blt.n	8004caa <_malloc_r+0x1a>
 8004ca6:	42a9      	cmp	r1, r5
 8004ca8:	d903      	bls.n	8004cb2 <_malloc_r+0x22>
 8004caa:	230c      	movs	r3, #12
 8004cac:	6033      	str	r3, [r6, #0]
 8004cae:	2000      	movs	r0, #0
 8004cb0:	bd70      	pop	{r4, r5, r6, pc}
 8004cb2:	f000 f87d 	bl	8004db0 <__malloc_lock>
 8004cb6:	4a21      	ldr	r2, [pc, #132]	; (8004d3c <_malloc_r+0xac>)
 8004cb8:	6814      	ldr	r4, [r2, #0]
 8004cba:	4621      	mov	r1, r4
 8004cbc:	b991      	cbnz	r1, 8004ce4 <_malloc_r+0x54>
 8004cbe:	4c20      	ldr	r4, [pc, #128]	; (8004d40 <_malloc_r+0xb0>)
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	b91b      	cbnz	r3, 8004ccc <_malloc_r+0x3c>
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f000 f863 	bl	8004d90 <_sbrk_r>
 8004cca:	6020      	str	r0, [r4, #0]
 8004ccc:	4629      	mov	r1, r5
 8004cce:	4630      	mov	r0, r6
 8004cd0:	f000 f85e 	bl	8004d90 <_sbrk_r>
 8004cd4:	1c43      	adds	r3, r0, #1
 8004cd6:	d124      	bne.n	8004d22 <_malloc_r+0x92>
 8004cd8:	230c      	movs	r3, #12
 8004cda:	4630      	mov	r0, r6
 8004cdc:	6033      	str	r3, [r6, #0]
 8004cde:	f000 f868 	bl	8004db2 <__malloc_unlock>
 8004ce2:	e7e4      	b.n	8004cae <_malloc_r+0x1e>
 8004ce4:	680b      	ldr	r3, [r1, #0]
 8004ce6:	1b5b      	subs	r3, r3, r5
 8004ce8:	d418      	bmi.n	8004d1c <_malloc_r+0x8c>
 8004cea:	2b0b      	cmp	r3, #11
 8004cec:	d90f      	bls.n	8004d0e <_malloc_r+0x7e>
 8004cee:	600b      	str	r3, [r1, #0]
 8004cf0:	18cc      	adds	r4, r1, r3
 8004cf2:	50cd      	str	r5, [r1, r3]
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	f000 f85c 	bl	8004db2 <__malloc_unlock>
 8004cfa:	f104 000b 	add.w	r0, r4, #11
 8004cfe:	1d23      	adds	r3, r4, #4
 8004d00:	f020 0007 	bic.w	r0, r0, #7
 8004d04:	1ac3      	subs	r3, r0, r3
 8004d06:	d0d3      	beq.n	8004cb0 <_malloc_r+0x20>
 8004d08:	425a      	negs	r2, r3
 8004d0a:	50e2      	str	r2, [r4, r3]
 8004d0c:	e7d0      	b.n	8004cb0 <_malloc_r+0x20>
 8004d0e:	684b      	ldr	r3, [r1, #4]
 8004d10:	428c      	cmp	r4, r1
 8004d12:	bf16      	itet	ne
 8004d14:	6063      	strne	r3, [r4, #4]
 8004d16:	6013      	streq	r3, [r2, #0]
 8004d18:	460c      	movne	r4, r1
 8004d1a:	e7eb      	b.n	8004cf4 <_malloc_r+0x64>
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	6849      	ldr	r1, [r1, #4]
 8004d20:	e7cc      	b.n	8004cbc <_malloc_r+0x2c>
 8004d22:	1cc4      	adds	r4, r0, #3
 8004d24:	f024 0403 	bic.w	r4, r4, #3
 8004d28:	42a0      	cmp	r0, r4
 8004d2a:	d005      	beq.n	8004d38 <_malloc_r+0xa8>
 8004d2c:	1a21      	subs	r1, r4, r0
 8004d2e:	4630      	mov	r0, r6
 8004d30:	f000 f82e 	bl	8004d90 <_sbrk_r>
 8004d34:	3001      	adds	r0, #1
 8004d36:	d0cf      	beq.n	8004cd8 <_malloc_r+0x48>
 8004d38:	6025      	str	r5, [r4, #0]
 8004d3a:	e7db      	b.n	8004cf4 <_malloc_r+0x64>
 8004d3c:	200004c4 	.word	0x200004c4
 8004d40:	200004c8 	.word	0x200004c8

08004d44 <_realloc_r>:
 8004d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d46:	4607      	mov	r7, r0
 8004d48:	4614      	mov	r4, r2
 8004d4a:	460e      	mov	r6, r1
 8004d4c:	b921      	cbnz	r1, 8004d58 <_realloc_r+0x14>
 8004d4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004d52:	4611      	mov	r1, r2
 8004d54:	f7ff bf9c 	b.w	8004c90 <_malloc_r>
 8004d58:	b922      	cbnz	r2, 8004d64 <_realloc_r+0x20>
 8004d5a:	f7ff ff4d 	bl	8004bf8 <_free_r>
 8004d5e:	4625      	mov	r5, r4
 8004d60:	4628      	mov	r0, r5
 8004d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d64:	f000 f826 	bl	8004db4 <_malloc_usable_size_r>
 8004d68:	42a0      	cmp	r0, r4
 8004d6a:	d20f      	bcs.n	8004d8c <_realloc_r+0x48>
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	4638      	mov	r0, r7
 8004d70:	f7ff ff8e 	bl	8004c90 <_malloc_r>
 8004d74:	4605      	mov	r5, r0
 8004d76:	2800      	cmp	r0, #0
 8004d78:	d0f2      	beq.n	8004d60 <_realloc_r+0x1c>
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	4622      	mov	r2, r4
 8004d7e:	f7ff ff17 	bl	8004bb0 <memcpy>
 8004d82:	4631      	mov	r1, r6
 8004d84:	4638      	mov	r0, r7
 8004d86:	f7ff ff37 	bl	8004bf8 <_free_r>
 8004d8a:	e7e9      	b.n	8004d60 <_realloc_r+0x1c>
 8004d8c:	4635      	mov	r5, r6
 8004d8e:	e7e7      	b.n	8004d60 <_realloc_r+0x1c>

08004d90 <_sbrk_r>:
 8004d90:	b538      	push	{r3, r4, r5, lr}
 8004d92:	2300      	movs	r3, #0
 8004d94:	4c05      	ldr	r4, [pc, #20]	; (8004dac <_sbrk_r+0x1c>)
 8004d96:	4605      	mov	r5, r0
 8004d98:	4608      	mov	r0, r1
 8004d9a:	6023      	str	r3, [r4, #0]
 8004d9c:	f7fc fe0e 	bl	80019bc <_sbrk>
 8004da0:	1c43      	adds	r3, r0, #1
 8004da2:	d102      	bne.n	8004daa <_sbrk_r+0x1a>
 8004da4:	6823      	ldr	r3, [r4, #0]
 8004da6:	b103      	cbz	r3, 8004daa <_sbrk_r+0x1a>
 8004da8:	602b      	str	r3, [r5, #0]
 8004daa:	bd38      	pop	{r3, r4, r5, pc}
 8004dac:	20001458 	.word	0x20001458

08004db0 <__malloc_lock>:
 8004db0:	4770      	bx	lr

08004db2 <__malloc_unlock>:
 8004db2:	4770      	bx	lr

08004db4 <_malloc_usable_size_r>:
 8004db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db8:	1f18      	subs	r0, r3, #4
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfbc      	itt	lt
 8004dbe:	580b      	ldrlt	r3, [r1, r0]
 8004dc0:	18c0      	addlt	r0, r0, r3
 8004dc2:	4770      	bx	lr

08004dc4 <pow>:
 8004dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dc8:	b08f      	sub	sp, #60	; 0x3c
 8004dca:	461d      	mov	r5, r3
 8004dcc:	4680      	mov	r8, r0
 8004dce:	4689      	mov	r9, r1
 8004dd0:	4614      	mov	r4, r2
 8004dd2:	f000 f955 	bl	8005080 <__ieee754_pow>
 8004dd6:	4fa1      	ldr	r7, [pc, #644]	; (800505c <pow+0x298>)
 8004dd8:	e9cd 0100 	strd	r0, r1, [sp]
 8004ddc:	f997 3000 	ldrsb.w	r3, [r7]
 8004de0:	463e      	mov	r6, r7
 8004de2:	9302      	str	r3, [sp, #8]
 8004de4:	3301      	adds	r3, #1
 8004de6:	d05f      	beq.n	8004ea8 <pow+0xe4>
 8004de8:	4622      	mov	r2, r4
 8004dea:	462b      	mov	r3, r5
 8004dec:	4620      	mov	r0, r4
 8004dee:	4629      	mov	r1, r5
 8004df0:	f7fb fe04 	bl	80009fc <__aeabi_dcmpun>
 8004df4:	4682      	mov	sl, r0
 8004df6:	2800      	cmp	r0, #0
 8004df8:	d156      	bne.n	8004ea8 <pow+0xe4>
 8004dfa:	4642      	mov	r2, r8
 8004dfc:	464b      	mov	r3, r9
 8004dfe:	4640      	mov	r0, r8
 8004e00:	4649      	mov	r1, r9
 8004e02:	f7fb fdfb 	bl	80009fc <__aeabi_dcmpun>
 8004e06:	9003      	str	r0, [sp, #12]
 8004e08:	b1e8      	cbz	r0, 8004e46 <pow+0x82>
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	4620      	mov	r0, r4
 8004e10:	4629      	mov	r1, r5
 8004e12:	f7fb fdc1 	bl	8000998 <__aeabi_dcmpeq>
 8004e16:	2800      	cmp	r0, #0
 8004e18:	d046      	beq.n	8004ea8 <pow+0xe4>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	9304      	str	r3, [sp, #16]
 8004e20:	4b8f      	ldr	r3, [pc, #572]	; (8005060 <pow+0x29c>)
 8004e22:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004e26:	9305      	str	r3, [sp, #20]
 8004e28:	4b8e      	ldr	r3, [pc, #568]	; (8005064 <pow+0x2a0>)
 8004e2a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004e2e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004e32:	9b02      	ldr	r3, [sp, #8]
 8004e34:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d031      	beq.n	8004ea0 <pow+0xdc>
 8004e3c:	a804      	add	r0, sp, #16
 8004e3e:	f000 fedf 	bl	8005c00 <matherr>
 8004e42:	bb38      	cbnz	r0, 8004e94 <pow+0xd0>
 8004e44:	e058      	b.n	8004ef8 <pow+0x134>
 8004e46:	f04f 0a00 	mov.w	sl, #0
 8004e4a:	f04f 0b00 	mov.w	fp, #0
 8004e4e:	4652      	mov	r2, sl
 8004e50:	465b      	mov	r3, fp
 8004e52:	4640      	mov	r0, r8
 8004e54:	4649      	mov	r1, r9
 8004e56:	f7fb fd9f 	bl	8000998 <__aeabi_dcmpeq>
 8004e5a:	2800      	cmp	r0, #0
 8004e5c:	d051      	beq.n	8004f02 <pow+0x13e>
 8004e5e:	4652      	mov	r2, sl
 8004e60:	465b      	mov	r3, fp
 8004e62:	4620      	mov	r0, r4
 8004e64:	4629      	mov	r1, r5
 8004e66:	f7fb fd97 	bl	8000998 <__aeabi_dcmpeq>
 8004e6a:	4606      	mov	r6, r0
 8004e6c:	b308      	cbz	r0, 8004eb2 <pow+0xee>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	9304      	str	r3, [sp, #16]
 8004e72:	4b7b      	ldr	r3, [pc, #492]	; (8005060 <pow+0x29c>)
 8004e74:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004e78:	9305      	str	r3, [sp, #20]
 8004e7a:	9b03      	ldr	r3, [sp, #12]
 8004e7c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004e80:	930c      	str	r3, [sp, #48]	; 0x30
 8004e82:	9b02      	ldr	r3, [sp, #8]
 8004e84:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0d7      	beq.n	8004e3c <pow+0x78>
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	4b75      	ldr	r3, [pc, #468]	; (8005064 <pow+0x2a0>)
 8004e90:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004e94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e96:	b11b      	cbz	r3, 8004ea0 <pow+0xdc>
 8004e98:	f7ff fb50 	bl	800453c <__errno>
 8004e9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e9e:	6003      	str	r3, [r0, #0]
 8004ea0:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8004ea4:	e9cd 3400 	strd	r3, r4, [sp]
 8004ea8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004eac:	b00f      	add	sp, #60	; 0x3c
 8004eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eb2:	4620      	mov	r0, r4
 8004eb4:	4629      	mov	r1, r5
 8004eb6:	f000 fe9d 	bl	8005bf4 <finite>
 8004eba:	2800      	cmp	r0, #0
 8004ebc:	d0f4      	beq.n	8004ea8 <pow+0xe4>
 8004ebe:	4652      	mov	r2, sl
 8004ec0:	465b      	mov	r3, fp
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	4629      	mov	r1, r5
 8004ec6:	f7fb fd71 	bl	80009ac <__aeabi_dcmplt>
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	d0ec      	beq.n	8004ea8 <pow+0xe4>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	9304      	str	r3, [sp, #16]
 8004ed2:	4b63      	ldr	r3, [pc, #396]	; (8005060 <pow+0x29c>)
 8004ed4:	960c      	str	r6, [sp, #48]	; 0x30
 8004ed6:	9305      	str	r3, [sp, #20]
 8004ed8:	f997 3000 	ldrsb.w	r3, [r7]
 8004edc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004ee0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004ee4:	b913      	cbnz	r3, 8004eec <pow+0x128>
 8004ee6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004eea:	e7a7      	b.n	8004e3c <pow+0x78>
 8004eec:	2000      	movs	r0, #0
 8004eee:	495e      	ldr	r1, [pc, #376]	; (8005068 <pow+0x2a4>)
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004ef6:	d1a1      	bne.n	8004e3c <pow+0x78>
 8004ef8:	f7ff fb20 	bl	800453c <__errno>
 8004efc:	2321      	movs	r3, #33	; 0x21
 8004efe:	6003      	str	r3, [r0, #0]
 8004f00:	e7c8      	b.n	8004e94 <pow+0xd0>
 8004f02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f06:	f000 fe75 	bl	8005bf4 <finite>
 8004f0a:	9002      	str	r0, [sp, #8]
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d177      	bne.n	8005000 <pow+0x23c>
 8004f10:	4640      	mov	r0, r8
 8004f12:	4649      	mov	r1, r9
 8004f14:	f000 fe6e 	bl	8005bf4 <finite>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	d071      	beq.n	8005000 <pow+0x23c>
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	4629      	mov	r1, r5
 8004f20:	f000 fe68 	bl	8005bf4 <finite>
 8004f24:	2800      	cmp	r0, #0
 8004f26:	d06b      	beq.n	8005000 <pow+0x23c>
 8004f28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4610      	mov	r0, r2
 8004f30:	f7fb fd64 	bl	80009fc <__aeabi_dcmpun>
 8004f34:	f997 7000 	ldrsb.w	r7, [r7]
 8004f38:	4b49      	ldr	r3, [pc, #292]	; (8005060 <pow+0x29c>)
 8004f3a:	b1a0      	cbz	r0, 8004f66 <pow+0x1a2>
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f42:	9b02      	ldr	r3, [sp, #8]
 8004f44:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004f48:	930c      	str	r3, [sp, #48]	; 0x30
 8004f4a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004f4e:	2f00      	cmp	r7, #0
 8004f50:	d0c9      	beq.n	8004ee6 <pow+0x122>
 8004f52:	4652      	mov	r2, sl
 8004f54:	465b      	mov	r3, fp
 8004f56:	4650      	mov	r0, sl
 8004f58:	4659      	mov	r1, fp
 8004f5a:	f7fb fbdf 	bl	800071c <__aeabi_ddiv>
 8004f5e:	2f02      	cmp	r7, #2
 8004f60:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004f64:	e7c7      	b.n	8004ef6 <pow+0x132>
 8004f66:	2203      	movs	r2, #3
 8004f68:	900c      	str	r0, [sp, #48]	; 0x30
 8004f6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f6e:	4620      	mov	r0, r4
 8004f70:	4629      	mov	r1, r5
 8004f72:	2200      	movs	r2, #0
 8004f74:	4b3d      	ldr	r3, [pc, #244]	; (800506c <pow+0x2a8>)
 8004f76:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004f7a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004f7e:	f7fb faa3 	bl	80004c8 <__aeabi_dmul>
 8004f82:	4604      	mov	r4, r0
 8004f84:	460d      	mov	r5, r1
 8004f86:	bb17      	cbnz	r7, 8004fce <pow+0x20a>
 8004f88:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004f8c:	4b38      	ldr	r3, [pc, #224]	; (8005070 <pow+0x2ac>)
 8004f8e:	4640      	mov	r0, r8
 8004f90:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004f94:	4649      	mov	r1, r9
 8004f96:	4652      	mov	r2, sl
 8004f98:	465b      	mov	r3, fp
 8004f9a:	f7fb fd07 	bl	80009ac <__aeabi_dcmplt>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	d054      	beq.n	800504c <pow+0x288>
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	4629      	mov	r1, r5
 8004fa6:	f000 fe33 	bl	8005c10 <rint>
 8004faa:	4622      	mov	r2, r4
 8004fac:	462b      	mov	r3, r5
 8004fae:	f7fb fcf3 	bl	8000998 <__aeabi_dcmpeq>
 8004fb2:	b920      	cbnz	r0, 8004fbe <pow+0x1fa>
 8004fb4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004fb8:	4b2e      	ldr	r3, [pc, #184]	; (8005074 <pow+0x2b0>)
 8004fba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004fbe:	f996 3000 	ldrsb.w	r3, [r6]
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d142      	bne.n	800504c <pow+0x288>
 8004fc6:	f7ff fab9 	bl	800453c <__errno>
 8004fca:	2322      	movs	r3, #34	; 0x22
 8004fcc:	e797      	b.n	8004efe <pow+0x13a>
 8004fce:	2200      	movs	r2, #0
 8004fd0:	4b29      	ldr	r3, [pc, #164]	; (8005078 <pow+0x2b4>)
 8004fd2:	4640      	mov	r0, r8
 8004fd4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004fd8:	4649      	mov	r1, r9
 8004fda:	4652      	mov	r2, sl
 8004fdc:	465b      	mov	r3, fp
 8004fde:	f7fb fce5 	bl	80009ac <__aeabi_dcmplt>
 8004fe2:	2800      	cmp	r0, #0
 8004fe4:	d0eb      	beq.n	8004fbe <pow+0x1fa>
 8004fe6:	4620      	mov	r0, r4
 8004fe8:	4629      	mov	r1, r5
 8004fea:	f000 fe11 	bl	8005c10 <rint>
 8004fee:	4622      	mov	r2, r4
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	f7fb fcd1 	bl	8000998 <__aeabi_dcmpeq>
 8004ff6:	2800      	cmp	r0, #0
 8004ff8:	d1e1      	bne.n	8004fbe <pow+0x1fa>
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	4b1a      	ldr	r3, [pc, #104]	; (8005068 <pow+0x2a4>)
 8004ffe:	e7dc      	b.n	8004fba <pow+0x1f6>
 8005000:	2200      	movs	r2, #0
 8005002:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005006:	2300      	movs	r3, #0
 8005008:	f7fb fcc6 	bl	8000998 <__aeabi_dcmpeq>
 800500c:	2800      	cmp	r0, #0
 800500e:	f43f af4b 	beq.w	8004ea8 <pow+0xe4>
 8005012:	4640      	mov	r0, r8
 8005014:	4649      	mov	r1, r9
 8005016:	f000 fded 	bl	8005bf4 <finite>
 800501a:	2800      	cmp	r0, #0
 800501c:	f43f af44 	beq.w	8004ea8 <pow+0xe4>
 8005020:	4620      	mov	r0, r4
 8005022:	4629      	mov	r1, r5
 8005024:	f000 fde6 	bl	8005bf4 <finite>
 8005028:	2800      	cmp	r0, #0
 800502a:	f43f af3d 	beq.w	8004ea8 <pow+0xe4>
 800502e:	2304      	movs	r3, #4
 8005030:	9304      	str	r3, [sp, #16]
 8005032:	4b0b      	ldr	r3, [pc, #44]	; (8005060 <pow+0x29c>)
 8005034:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005038:	9305      	str	r3, [sp, #20]
 800503a:	2300      	movs	r3, #0
 800503c:	2400      	movs	r4, #0
 800503e:	930c      	str	r3, [sp, #48]	; 0x30
 8005040:	2300      	movs	r3, #0
 8005042:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005046:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800504a:	e7b8      	b.n	8004fbe <pow+0x1fa>
 800504c:	a804      	add	r0, sp, #16
 800504e:	f000 fdd7 	bl	8005c00 <matherr>
 8005052:	2800      	cmp	r0, #0
 8005054:	f47f af1e 	bne.w	8004e94 <pow+0xd0>
 8005058:	e7b5      	b.n	8004fc6 <pow+0x202>
 800505a:	bf00      	nop
 800505c:	20000078 	.word	0x20000078
 8005060:	0800664f 	.word	0x0800664f
 8005064:	3ff00000 	.word	0x3ff00000
 8005068:	fff00000 	.word	0xfff00000
 800506c:	3fe00000 	.word	0x3fe00000
 8005070:	47efffff 	.word	0x47efffff
 8005074:	c7efffff 	.word	0xc7efffff
 8005078:	7ff00000 	.word	0x7ff00000
 800507c:	00000000 	.word	0x00000000

08005080 <__ieee754_pow>:
 8005080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005084:	b091      	sub	sp, #68	; 0x44
 8005086:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800508a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800508e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005092:	ea55 0302 	orrs.w	r3, r5, r2
 8005096:	4607      	mov	r7, r0
 8005098:	4688      	mov	r8, r1
 800509a:	f000 84b7 	beq.w	8005a0c <__ieee754_pow+0x98c>
 800509e:	4b80      	ldr	r3, [pc, #512]	; (80052a0 <__ieee754_pow+0x220>)
 80050a0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80050a4:	429c      	cmp	r4, r3
 80050a6:	4689      	mov	r9, r1
 80050a8:	4682      	mov	sl, r0
 80050aa:	dc09      	bgt.n	80050c0 <__ieee754_pow+0x40>
 80050ac:	d103      	bne.n	80050b6 <__ieee754_pow+0x36>
 80050ae:	b938      	cbnz	r0, 80050c0 <__ieee754_pow+0x40>
 80050b0:	42a5      	cmp	r5, r4
 80050b2:	dc0d      	bgt.n	80050d0 <__ieee754_pow+0x50>
 80050b4:	e001      	b.n	80050ba <__ieee754_pow+0x3a>
 80050b6:	429d      	cmp	r5, r3
 80050b8:	dc02      	bgt.n	80050c0 <__ieee754_pow+0x40>
 80050ba:	429d      	cmp	r5, r3
 80050bc:	d10e      	bne.n	80050dc <__ieee754_pow+0x5c>
 80050be:	b16a      	cbz	r2, 80050dc <__ieee754_pow+0x5c>
 80050c0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80050c4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80050c8:	ea54 030a 	orrs.w	r3, r4, sl
 80050cc:	f000 849e 	beq.w	8005a0c <__ieee754_pow+0x98c>
 80050d0:	4874      	ldr	r0, [pc, #464]	; (80052a4 <__ieee754_pow+0x224>)
 80050d2:	b011      	add	sp, #68	; 0x44
 80050d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d8:	f000 bd94 	b.w	8005c04 <nan>
 80050dc:	f1b9 0f00 	cmp.w	r9, #0
 80050e0:	da53      	bge.n	800518a <__ieee754_pow+0x10a>
 80050e2:	4b71      	ldr	r3, [pc, #452]	; (80052a8 <__ieee754_pow+0x228>)
 80050e4:	429d      	cmp	r5, r3
 80050e6:	dc4e      	bgt.n	8005186 <__ieee754_pow+0x106>
 80050e8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80050ec:	429d      	cmp	r5, r3
 80050ee:	dd4c      	ble.n	800518a <__ieee754_pow+0x10a>
 80050f0:	152b      	asrs	r3, r5, #20
 80050f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80050f6:	2b14      	cmp	r3, #20
 80050f8:	dd28      	ble.n	800514c <__ieee754_pow+0xcc>
 80050fa:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80050fe:	fa22 f103 	lsr.w	r1, r2, r3
 8005102:	fa01 f303 	lsl.w	r3, r1, r3
 8005106:	4293      	cmp	r3, r2
 8005108:	d13f      	bne.n	800518a <__ieee754_pow+0x10a>
 800510a:	f001 0101 	and.w	r1, r1, #1
 800510e:	f1c1 0302 	rsb	r3, r1, #2
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	2a00      	cmp	r2, #0
 8005116:	d15c      	bne.n	80051d2 <__ieee754_pow+0x152>
 8005118:	4b61      	ldr	r3, [pc, #388]	; (80052a0 <__ieee754_pow+0x220>)
 800511a:	429d      	cmp	r5, r3
 800511c:	d126      	bne.n	800516c <__ieee754_pow+0xec>
 800511e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005122:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005126:	ea53 030a 	orrs.w	r3, r3, sl
 800512a:	f000 846f 	beq.w	8005a0c <__ieee754_pow+0x98c>
 800512e:	4b5f      	ldr	r3, [pc, #380]	; (80052ac <__ieee754_pow+0x22c>)
 8005130:	429c      	cmp	r4, r3
 8005132:	dd2c      	ble.n	800518e <__ieee754_pow+0x10e>
 8005134:	2e00      	cmp	r6, #0
 8005136:	f280 846f 	bge.w	8005a18 <__ieee754_pow+0x998>
 800513a:	f04f 0b00 	mov.w	fp, #0
 800513e:	f04f 0c00 	mov.w	ip, #0
 8005142:	4658      	mov	r0, fp
 8005144:	4661      	mov	r1, ip
 8005146:	b011      	add	sp, #68	; 0x44
 8005148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800514c:	2a00      	cmp	r2, #0
 800514e:	d13e      	bne.n	80051ce <__ieee754_pow+0x14e>
 8005150:	f1c3 0314 	rsb	r3, r3, #20
 8005154:	fa45 f103 	asr.w	r1, r5, r3
 8005158:	fa01 f303 	lsl.w	r3, r1, r3
 800515c:	42ab      	cmp	r3, r5
 800515e:	f040 8463 	bne.w	8005a28 <__ieee754_pow+0x9a8>
 8005162:	f001 0101 	and.w	r1, r1, #1
 8005166:	f1c1 0302 	rsb	r3, r1, #2
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	4b50      	ldr	r3, [pc, #320]	; (80052b0 <__ieee754_pow+0x230>)
 800516e:	429d      	cmp	r5, r3
 8005170:	d114      	bne.n	800519c <__ieee754_pow+0x11c>
 8005172:	2e00      	cmp	r6, #0
 8005174:	f280 8454 	bge.w	8005a20 <__ieee754_pow+0x9a0>
 8005178:	463a      	mov	r2, r7
 800517a:	4643      	mov	r3, r8
 800517c:	2000      	movs	r0, #0
 800517e:	494c      	ldr	r1, [pc, #304]	; (80052b0 <__ieee754_pow+0x230>)
 8005180:	f7fb facc 	bl	800071c <__aeabi_ddiv>
 8005184:	e013      	b.n	80051ae <__ieee754_pow+0x12e>
 8005186:	2302      	movs	r3, #2
 8005188:	e7c3      	b.n	8005112 <__ieee754_pow+0x92>
 800518a:	2300      	movs	r3, #0
 800518c:	e7c1      	b.n	8005112 <__ieee754_pow+0x92>
 800518e:	2e00      	cmp	r6, #0
 8005190:	dad3      	bge.n	800513a <__ieee754_pow+0xba>
 8005192:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005196:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800519a:	e7d2      	b.n	8005142 <__ieee754_pow+0xc2>
 800519c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80051a0:	d108      	bne.n	80051b4 <__ieee754_pow+0x134>
 80051a2:	463a      	mov	r2, r7
 80051a4:	4643      	mov	r3, r8
 80051a6:	4638      	mov	r0, r7
 80051a8:	4641      	mov	r1, r8
 80051aa:	f7fb f98d 	bl	80004c8 <__aeabi_dmul>
 80051ae:	4683      	mov	fp, r0
 80051b0:	468c      	mov	ip, r1
 80051b2:	e7c6      	b.n	8005142 <__ieee754_pow+0xc2>
 80051b4:	4b3f      	ldr	r3, [pc, #252]	; (80052b4 <__ieee754_pow+0x234>)
 80051b6:	429e      	cmp	r6, r3
 80051b8:	d10b      	bne.n	80051d2 <__ieee754_pow+0x152>
 80051ba:	f1b9 0f00 	cmp.w	r9, #0
 80051be:	db08      	blt.n	80051d2 <__ieee754_pow+0x152>
 80051c0:	4638      	mov	r0, r7
 80051c2:	4641      	mov	r1, r8
 80051c4:	b011      	add	sp, #68	; 0x44
 80051c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ca:	f000 bc63 	b.w	8005a94 <__ieee754_sqrt>
 80051ce:	2300      	movs	r3, #0
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	4638      	mov	r0, r7
 80051d4:	4641      	mov	r1, r8
 80051d6:	f000 fd09 	bl	8005bec <fabs>
 80051da:	4683      	mov	fp, r0
 80051dc:	468c      	mov	ip, r1
 80051de:	f1ba 0f00 	cmp.w	sl, #0
 80051e2:	d12b      	bne.n	800523c <__ieee754_pow+0x1bc>
 80051e4:	b124      	cbz	r4, 80051f0 <__ieee754_pow+0x170>
 80051e6:	4b32      	ldr	r3, [pc, #200]	; (80052b0 <__ieee754_pow+0x230>)
 80051e8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d125      	bne.n	800523c <__ieee754_pow+0x1bc>
 80051f0:	2e00      	cmp	r6, #0
 80051f2:	da07      	bge.n	8005204 <__ieee754_pow+0x184>
 80051f4:	465a      	mov	r2, fp
 80051f6:	4663      	mov	r3, ip
 80051f8:	2000      	movs	r0, #0
 80051fa:	492d      	ldr	r1, [pc, #180]	; (80052b0 <__ieee754_pow+0x230>)
 80051fc:	f7fb fa8e 	bl	800071c <__aeabi_ddiv>
 8005200:	4683      	mov	fp, r0
 8005202:	468c      	mov	ip, r1
 8005204:	f1b9 0f00 	cmp.w	r9, #0
 8005208:	da9b      	bge.n	8005142 <__ieee754_pow+0xc2>
 800520a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800520e:	9b00      	ldr	r3, [sp, #0]
 8005210:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005214:	4323      	orrs	r3, r4
 8005216:	d108      	bne.n	800522a <__ieee754_pow+0x1aa>
 8005218:	465a      	mov	r2, fp
 800521a:	4663      	mov	r3, ip
 800521c:	4658      	mov	r0, fp
 800521e:	4661      	mov	r1, ip
 8005220:	f7fa ff9a 	bl	8000158 <__aeabi_dsub>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	e7aa      	b.n	8005180 <__ieee754_pow+0x100>
 800522a:	9b00      	ldr	r3, [sp, #0]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d188      	bne.n	8005142 <__ieee754_pow+0xc2>
 8005230:	4658      	mov	r0, fp
 8005232:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8005236:	4683      	mov	fp, r0
 8005238:	469c      	mov	ip, r3
 800523a:	e782      	b.n	8005142 <__ieee754_pow+0xc2>
 800523c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8005240:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8005244:	930d      	str	r3, [sp, #52]	; 0x34
 8005246:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005248:	9b00      	ldr	r3, [sp, #0]
 800524a:	4313      	orrs	r3, r2
 800524c:	d104      	bne.n	8005258 <__ieee754_pow+0x1d8>
 800524e:	463a      	mov	r2, r7
 8005250:	4643      	mov	r3, r8
 8005252:	4638      	mov	r0, r7
 8005254:	4641      	mov	r1, r8
 8005256:	e7e3      	b.n	8005220 <__ieee754_pow+0x1a0>
 8005258:	4b17      	ldr	r3, [pc, #92]	; (80052b8 <__ieee754_pow+0x238>)
 800525a:	429d      	cmp	r5, r3
 800525c:	f340 80fe 	ble.w	800545c <__ieee754_pow+0x3dc>
 8005260:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005264:	429d      	cmp	r5, r3
 8005266:	dd0b      	ble.n	8005280 <__ieee754_pow+0x200>
 8005268:	4b10      	ldr	r3, [pc, #64]	; (80052ac <__ieee754_pow+0x22c>)
 800526a:	429c      	cmp	r4, r3
 800526c:	dc0e      	bgt.n	800528c <__ieee754_pow+0x20c>
 800526e:	2e00      	cmp	r6, #0
 8005270:	f6bf af63 	bge.w	800513a <__ieee754_pow+0xba>
 8005274:	a308      	add	r3, pc, #32	; (adr r3, 8005298 <__ieee754_pow+0x218>)
 8005276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527a:	4610      	mov	r0, r2
 800527c:	4619      	mov	r1, r3
 800527e:	e794      	b.n	80051aa <__ieee754_pow+0x12a>
 8005280:	4b0e      	ldr	r3, [pc, #56]	; (80052bc <__ieee754_pow+0x23c>)
 8005282:	429c      	cmp	r4, r3
 8005284:	ddf3      	ble.n	800526e <__ieee754_pow+0x1ee>
 8005286:	4b0a      	ldr	r3, [pc, #40]	; (80052b0 <__ieee754_pow+0x230>)
 8005288:	429c      	cmp	r4, r3
 800528a:	dd19      	ble.n	80052c0 <__ieee754_pow+0x240>
 800528c:	2e00      	cmp	r6, #0
 800528e:	dcf1      	bgt.n	8005274 <__ieee754_pow+0x1f4>
 8005290:	e753      	b.n	800513a <__ieee754_pow+0xba>
 8005292:	bf00      	nop
 8005294:	f3af 8000 	nop.w
 8005298:	8800759c 	.word	0x8800759c
 800529c:	7e37e43c 	.word	0x7e37e43c
 80052a0:	7ff00000 	.word	0x7ff00000
 80052a4:	08006621 	.word	0x08006621
 80052a8:	433fffff 	.word	0x433fffff
 80052ac:	3fefffff 	.word	0x3fefffff
 80052b0:	3ff00000 	.word	0x3ff00000
 80052b4:	3fe00000 	.word	0x3fe00000
 80052b8:	41e00000 	.word	0x41e00000
 80052bc:	3feffffe 	.word	0x3feffffe
 80052c0:	4661      	mov	r1, ip
 80052c2:	2200      	movs	r2, #0
 80052c4:	4b60      	ldr	r3, [pc, #384]	; (8005448 <__ieee754_pow+0x3c8>)
 80052c6:	4658      	mov	r0, fp
 80052c8:	f7fa ff46 	bl	8000158 <__aeabi_dsub>
 80052cc:	a354      	add	r3, pc, #336	; (adr r3, 8005420 <__ieee754_pow+0x3a0>)
 80052ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d2:	4604      	mov	r4, r0
 80052d4:	460d      	mov	r5, r1
 80052d6:	f7fb f8f7 	bl	80004c8 <__aeabi_dmul>
 80052da:	a353      	add	r3, pc, #332	; (adr r3, 8005428 <__ieee754_pow+0x3a8>)
 80052dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e0:	4606      	mov	r6, r0
 80052e2:	460f      	mov	r7, r1
 80052e4:	4620      	mov	r0, r4
 80052e6:	4629      	mov	r1, r5
 80052e8:	f7fb f8ee 	bl	80004c8 <__aeabi_dmul>
 80052ec:	2200      	movs	r2, #0
 80052ee:	4682      	mov	sl, r0
 80052f0:	468b      	mov	fp, r1
 80052f2:	4b56      	ldr	r3, [pc, #344]	; (800544c <__ieee754_pow+0x3cc>)
 80052f4:	4620      	mov	r0, r4
 80052f6:	4629      	mov	r1, r5
 80052f8:	f7fb f8e6 	bl	80004c8 <__aeabi_dmul>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	a14b      	add	r1, pc, #300	; (adr r1, 8005430 <__ieee754_pow+0x3b0>)
 8005302:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005306:	f7fa ff27 	bl	8000158 <__aeabi_dsub>
 800530a:	4622      	mov	r2, r4
 800530c:	462b      	mov	r3, r5
 800530e:	f7fb f8db 	bl	80004c8 <__aeabi_dmul>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	2000      	movs	r0, #0
 8005318:	494d      	ldr	r1, [pc, #308]	; (8005450 <__ieee754_pow+0x3d0>)
 800531a:	f7fa ff1d 	bl	8000158 <__aeabi_dsub>
 800531e:	4622      	mov	r2, r4
 8005320:	462b      	mov	r3, r5
 8005322:	4680      	mov	r8, r0
 8005324:	4689      	mov	r9, r1
 8005326:	4620      	mov	r0, r4
 8005328:	4629      	mov	r1, r5
 800532a:	f7fb f8cd 	bl	80004c8 <__aeabi_dmul>
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4640      	mov	r0, r8
 8005334:	4649      	mov	r1, r9
 8005336:	f7fb f8c7 	bl	80004c8 <__aeabi_dmul>
 800533a:	a33f      	add	r3, pc, #252	; (adr r3, 8005438 <__ieee754_pow+0x3b8>)
 800533c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005340:	f7fb f8c2 	bl	80004c8 <__aeabi_dmul>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	4650      	mov	r0, sl
 800534a:	4659      	mov	r1, fp
 800534c:	f7fa ff04 	bl	8000158 <__aeabi_dsub>
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4604      	mov	r4, r0
 8005356:	460d      	mov	r5, r1
 8005358:	4630      	mov	r0, r6
 800535a:	4639      	mov	r1, r7
 800535c:	f7fa fefe 	bl	800015c <__adddf3>
 8005360:	2000      	movs	r0, #0
 8005362:	468b      	mov	fp, r1
 8005364:	4682      	mov	sl, r0
 8005366:	4632      	mov	r2, r6
 8005368:	463b      	mov	r3, r7
 800536a:	f7fa fef5 	bl	8000158 <__aeabi_dsub>
 800536e:	4602      	mov	r2, r0
 8005370:	460b      	mov	r3, r1
 8005372:	4620      	mov	r0, r4
 8005374:	4629      	mov	r1, r5
 8005376:	f7fa feef 	bl	8000158 <__aeabi_dsub>
 800537a:	9b00      	ldr	r3, [sp, #0]
 800537c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800537e:	3b01      	subs	r3, #1
 8005380:	4313      	orrs	r3, r2
 8005382:	f04f 0300 	mov.w	r3, #0
 8005386:	bf0c      	ite	eq
 8005388:	4c32      	ldreq	r4, [pc, #200]	; (8005454 <__ieee754_pow+0x3d4>)
 800538a:	4c2f      	ldrne	r4, [pc, #188]	; (8005448 <__ieee754_pow+0x3c8>)
 800538c:	4606      	mov	r6, r0
 800538e:	e9cd 3400 	strd	r3, r4, [sp]
 8005392:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005396:	2400      	movs	r4, #0
 8005398:	460f      	mov	r7, r1
 800539a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800539e:	4622      	mov	r2, r4
 80053a0:	462b      	mov	r3, r5
 80053a2:	f7fa fed9 	bl	8000158 <__aeabi_dsub>
 80053a6:	4652      	mov	r2, sl
 80053a8:	465b      	mov	r3, fp
 80053aa:	f7fb f88d 	bl	80004c8 <__aeabi_dmul>
 80053ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053b2:	4680      	mov	r8, r0
 80053b4:	4689      	mov	r9, r1
 80053b6:	4630      	mov	r0, r6
 80053b8:	4639      	mov	r1, r7
 80053ba:	f7fb f885 	bl	80004c8 <__aeabi_dmul>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4640      	mov	r0, r8
 80053c4:	4649      	mov	r1, r9
 80053c6:	f7fa fec9 	bl	800015c <__adddf3>
 80053ca:	4622      	mov	r2, r4
 80053cc:	462b      	mov	r3, r5
 80053ce:	4680      	mov	r8, r0
 80053d0:	4689      	mov	r9, r1
 80053d2:	4650      	mov	r0, sl
 80053d4:	4659      	mov	r1, fp
 80053d6:	f7fb f877 	bl	80004c8 <__aeabi_dmul>
 80053da:	4604      	mov	r4, r0
 80053dc:	460d      	mov	r5, r1
 80053de:	460b      	mov	r3, r1
 80053e0:	4602      	mov	r2, r0
 80053e2:	4649      	mov	r1, r9
 80053e4:	4640      	mov	r0, r8
 80053e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80053ea:	f7fa feb7 	bl	800015c <__adddf3>
 80053ee:	4b1a      	ldr	r3, [pc, #104]	; (8005458 <__ieee754_pow+0x3d8>)
 80053f0:	4682      	mov	sl, r0
 80053f2:	4299      	cmp	r1, r3
 80053f4:	460f      	mov	r7, r1
 80053f6:	460e      	mov	r6, r1
 80053f8:	f340 82e1 	ble.w	80059be <__ieee754_pow+0x93e>
 80053fc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005400:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005404:	4303      	orrs	r3, r0
 8005406:	f000 81db 	beq.w	80057c0 <__ieee754_pow+0x740>
 800540a:	a30d      	add	r3, pc, #52	; (adr r3, 8005440 <__ieee754_pow+0x3c0>)
 800540c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005410:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005414:	f7fb f858 	bl	80004c8 <__aeabi_dmul>
 8005418:	a309      	add	r3, pc, #36	; (adr r3, 8005440 <__ieee754_pow+0x3c0>)
 800541a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541e:	e6c4      	b.n	80051aa <__ieee754_pow+0x12a>
 8005420:	60000000 	.word	0x60000000
 8005424:	3ff71547 	.word	0x3ff71547
 8005428:	f85ddf44 	.word	0xf85ddf44
 800542c:	3e54ae0b 	.word	0x3e54ae0b
 8005430:	55555555 	.word	0x55555555
 8005434:	3fd55555 	.word	0x3fd55555
 8005438:	652b82fe 	.word	0x652b82fe
 800543c:	3ff71547 	.word	0x3ff71547
 8005440:	8800759c 	.word	0x8800759c
 8005444:	7e37e43c 	.word	0x7e37e43c
 8005448:	3ff00000 	.word	0x3ff00000
 800544c:	3fd00000 	.word	0x3fd00000
 8005450:	3fe00000 	.word	0x3fe00000
 8005454:	bff00000 	.word	0xbff00000
 8005458:	408fffff 	.word	0x408fffff
 800545c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005460:	f04f 0200 	mov.w	r2, #0
 8005464:	da08      	bge.n	8005478 <__ieee754_pow+0x3f8>
 8005466:	4658      	mov	r0, fp
 8005468:	4bcd      	ldr	r3, [pc, #820]	; (80057a0 <__ieee754_pow+0x720>)
 800546a:	4661      	mov	r1, ip
 800546c:	f7fb f82c 	bl	80004c8 <__aeabi_dmul>
 8005470:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005474:	4683      	mov	fp, r0
 8005476:	460c      	mov	r4, r1
 8005478:	1523      	asrs	r3, r4, #20
 800547a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800547e:	4413      	add	r3, r2
 8005480:	930c      	str	r3, [sp, #48]	; 0x30
 8005482:	4bc8      	ldr	r3, [pc, #800]	; (80057a4 <__ieee754_pow+0x724>)
 8005484:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005488:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800548c:	429c      	cmp	r4, r3
 800548e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005492:	dd08      	ble.n	80054a6 <__ieee754_pow+0x426>
 8005494:	4bc4      	ldr	r3, [pc, #784]	; (80057a8 <__ieee754_pow+0x728>)
 8005496:	429c      	cmp	r4, r3
 8005498:	f340 815b 	ble.w	8005752 <__ieee754_pow+0x6d2>
 800549c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800549e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80054a2:	3301      	adds	r3, #1
 80054a4:	930c      	str	r3, [sp, #48]	; 0x30
 80054a6:	f04f 0800 	mov.w	r8, #0
 80054aa:	4658      	mov	r0, fp
 80054ac:	4629      	mov	r1, r5
 80054ae:	4bbf      	ldr	r3, [pc, #764]	; (80057ac <__ieee754_pow+0x72c>)
 80054b0:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 80054b4:	444b      	add	r3, r9
 80054b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80054ba:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80054be:	461a      	mov	r2, r3
 80054c0:	4623      	mov	r3, r4
 80054c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80054c6:	f7fa fe47 	bl	8000158 <__aeabi_dsub>
 80054ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80054ce:	4606      	mov	r6, r0
 80054d0:	460f      	mov	r7, r1
 80054d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80054d6:	f7fa fe41 	bl	800015c <__adddf3>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	2000      	movs	r0, #0
 80054e0:	49b3      	ldr	r1, [pc, #716]	; (80057b0 <__ieee754_pow+0x730>)
 80054e2:	f7fb f91b 	bl	800071c <__aeabi_ddiv>
 80054e6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4630      	mov	r0, r6
 80054f0:	4639      	mov	r1, r7
 80054f2:	f7fa ffe9 	bl	80004c8 <__aeabi_dmul>
 80054f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054fa:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80054fe:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005502:	2300      	movs	r3, #0
 8005504:	2200      	movs	r2, #0
 8005506:	106d      	asrs	r5, r5, #1
 8005508:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800550c:	9304      	str	r3, [sp, #16]
 800550e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005512:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005516:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 800551a:	4650      	mov	r0, sl
 800551c:	4659      	mov	r1, fp
 800551e:	4614      	mov	r4, r2
 8005520:	461d      	mov	r5, r3
 8005522:	f7fa ffd1 	bl	80004c8 <__aeabi_dmul>
 8005526:	4602      	mov	r2, r0
 8005528:	460b      	mov	r3, r1
 800552a:	4630      	mov	r0, r6
 800552c:	4639      	mov	r1, r7
 800552e:	f7fa fe13 	bl	8000158 <__aeabi_dsub>
 8005532:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005536:	4606      	mov	r6, r0
 8005538:	460f      	mov	r7, r1
 800553a:	4620      	mov	r0, r4
 800553c:	4629      	mov	r1, r5
 800553e:	f7fa fe0b 	bl	8000158 <__aeabi_dsub>
 8005542:	4602      	mov	r2, r0
 8005544:	460b      	mov	r3, r1
 8005546:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800554a:	f7fa fe05 	bl	8000158 <__aeabi_dsub>
 800554e:	4652      	mov	r2, sl
 8005550:	465b      	mov	r3, fp
 8005552:	f7fa ffb9 	bl	80004c8 <__aeabi_dmul>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4630      	mov	r0, r6
 800555c:	4639      	mov	r1, r7
 800555e:	f7fa fdfb 	bl	8000158 <__aeabi_dsub>
 8005562:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005566:	f7fa ffaf 	bl	80004c8 <__aeabi_dmul>
 800556a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800556e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005572:	4610      	mov	r0, r2
 8005574:	4619      	mov	r1, r3
 8005576:	f7fa ffa7 	bl	80004c8 <__aeabi_dmul>
 800557a:	a377      	add	r3, pc, #476	; (adr r3, 8005758 <__ieee754_pow+0x6d8>)
 800557c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005580:	4604      	mov	r4, r0
 8005582:	460d      	mov	r5, r1
 8005584:	f7fa ffa0 	bl	80004c8 <__aeabi_dmul>
 8005588:	a375      	add	r3, pc, #468	; (adr r3, 8005760 <__ieee754_pow+0x6e0>)
 800558a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558e:	f7fa fde5 	bl	800015c <__adddf3>
 8005592:	4622      	mov	r2, r4
 8005594:	462b      	mov	r3, r5
 8005596:	f7fa ff97 	bl	80004c8 <__aeabi_dmul>
 800559a:	a373      	add	r3, pc, #460	; (adr r3, 8005768 <__ieee754_pow+0x6e8>)
 800559c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a0:	f7fa fddc 	bl	800015c <__adddf3>
 80055a4:	4622      	mov	r2, r4
 80055a6:	462b      	mov	r3, r5
 80055a8:	f7fa ff8e 	bl	80004c8 <__aeabi_dmul>
 80055ac:	a370      	add	r3, pc, #448	; (adr r3, 8005770 <__ieee754_pow+0x6f0>)
 80055ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b2:	f7fa fdd3 	bl	800015c <__adddf3>
 80055b6:	4622      	mov	r2, r4
 80055b8:	462b      	mov	r3, r5
 80055ba:	f7fa ff85 	bl	80004c8 <__aeabi_dmul>
 80055be:	a36e      	add	r3, pc, #440	; (adr r3, 8005778 <__ieee754_pow+0x6f8>)
 80055c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c4:	f7fa fdca 	bl	800015c <__adddf3>
 80055c8:	4622      	mov	r2, r4
 80055ca:	462b      	mov	r3, r5
 80055cc:	f7fa ff7c 	bl	80004c8 <__aeabi_dmul>
 80055d0:	a36b      	add	r3, pc, #428	; (adr r3, 8005780 <__ieee754_pow+0x700>)
 80055d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d6:	f7fa fdc1 	bl	800015c <__adddf3>
 80055da:	4622      	mov	r2, r4
 80055dc:	4606      	mov	r6, r0
 80055de:	460f      	mov	r7, r1
 80055e0:	462b      	mov	r3, r5
 80055e2:	4620      	mov	r0, r4
 80055e4:	4629      	mov	r1, r5
 80055e6:	f7fa ff6f 	bl	80004c8 <__aeabi_dmul>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4630      	mov	r0, r6
 80055f0:	4639      	mov	r1, r7
 80055f2:	f7fa ff69 	bl	80004c8 <__aeabi_dmul>
 80055f6:	4604      	mov	r4, r0
 80055f8:	460d      	mov	r5, r1
 80055fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055fe:	4652      	mov	r2, sl
 8005600:	465b      	mov	r3, fp
 8005602:	f7fa fdab 	bl	800015c <__adddf3>
 8005606:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800560a:	f7fa ff5d 	bl	80004c8 <__aeabi_dmul>
 800560e:	4622      	mov	r2, r4
 8005610:	462b      	mov	r3, r5
 8005612:	f7fa fda3 	bl	800015c <__adddf3>
 8005616:	4652      	mov	r2, sl
 8005618:	4606      	mov	r6, r0
 800561a:	460f      	mov	r7, r1
 800561c:	465b      	mov	r3, fp
 800561e:	4650      	mov	r0, sl
 8005620:	4659      	mov	r1, fp
 8005622:	f7fa ff51 	bl	80004c8 <__aeabi_dmul>
 8005626:	2200      	movs	r2, #0
 8005628:	4b62      	ldr	r3, [pc, #392]	; (80057b4 <__ieee754_pow+0x734>)
 800562a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800562e:	f7fa fd95 	bl	800015c <__adddf3>
 8005632:	4632      	mov	r2, r6
 8005634:	463b      	mov	r3, r7
 8005636:	f7fa fd91 	bl	800015c <__adddf3>
 800563a:	9804      	ldr	r0, [sp, #16]
 800563c:	460d      	mov	r5, r1
 800563e:	4604      	mov	r4, r0
 8005640:	4602      	mov	r2, r0
 8005642:	460b      	mov	r3, r1
 8005644:	4650      	mov	r0, sl
 8005646:	4659      	mov	r1, fp
 8005648:	f7fa ff3e 	bl	80004c8 <__aeabi_dmul>
 800564c:	2200      	movs	r2, #0
 800564e:	4682      	mov	sl, r0
 8005650:	468b      	mov	fp, r1
 8005652:	4b58      	ldr	r3, [pc, #352]	; (80057b4 <__ieee754_pow+0x734>)
 8005654:	4620      	mov	r0, r4
 8005656:	4629      	mov	r1, r5
 8005658:	f7fa fd7e 	bl	8000158 <__aeabi_dsub>
 800565c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005660:	f7fa fd7a 	bl	8000158 <__aeabi_dsub>
 8005664:	4602      	mov	r2, r0
 8005666:	460b      	mov	r3, r1
 8005668:	4630      	mov	r0, r6
 800566a:	4639      	mov	r1, r7
 800566c:	f7fa fd74 	bl	8000158 <__aeabi_dsub>
 8005670:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005674:	f7fa ff28 	bl	80004c8 <__aeabi_dmul>
 8005678:	4622      	mov	r2, r4
 800567a:	4606      	mov	r6, r0
 800567c:	460f      	mov	r7, r1
 800567e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005682:	462b      	mov	r3, r5
 8005684:	f7fa ff20 	bl	80004c8 <__aeabi_dmul>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4630      	mov	r0, r6
 800568e:	4639      	mov	r1, r7
 8005690:	f7fa fd64 	bl	800015c <__adddf3>
 8005694:	4606      	mov	r6, r0
 8005696:	460f      	mov	r7, r1
 8005698:	4602      	mov	r2, r0
 800569a:	460b      	mov	r3, r1
 800569c:	4650      	mov	r0, sl
 800569e:	4659      	mov	r1, fp
 80056a0:	f7fa fd5c 	bl	800015c <__adddf3>
 80056a4:	a338      	add	r3, pc, #224	; (adr r3, 8005788 <__ieee754_pow+0x708>)
 80056a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056aa:	9804      	ldr	r0, [sp, #16]
 80056ac:	460d      	mov	r5, r1
 80056ae:	4604      	mov	r4, r0
 80056b0:	f7fa ff0a 	bl	80004c8 <__aeabi_dmul>
 80056b4:	4652      	mov	r2, sl
 80056b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80056ba:	465b      	mov	r3, fp
 80056bc:	4620      	mov	r0, r4
 80056be:	4629      	mov	r1, r5
 80056c0:	f7fa fd4a 	bl	8000158 <__aeabi_dsub>
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	4630      	mov	r0, r6
 80056ca:	4639      	mov	r1, r7
 80056cc:	f7fa fd44 	bl	8000158 <__aeabi_dsub>
 80056d0:	a32f      	add	r3, pc, #188	; (adr r3, 8005790 <__ieee754_pow+0x710>)
 80056d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d6:	f7fa fef7 	bl	80004c8 <__aeabi_dmul>
 80056da:	a32f      	add	r3, pc, #188	; (adr r3, 8005798 <__ieee754_pow+0x718>)
 80056dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e0:	4606      	mov	r6, r0
 80056e2:	460f      	mov	r7, r1
 80056e4:	4620      	mov	r0, r4
 80056e6:	4629      	mov	r1, r5
 80056e8:	f7fa feee 	bl	80004c8 <__aeabi_dmul>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4630      	mov	r0, r6
 80056f2:	4639      	mov	r1, r7
 80056f4:	f7fa fd32 	bl	800015c <__adddf3>
 80056f8:	4b2f      	ldr	r3, [pc, #188]	; (80057b8 <__ieee754_pow+0x738>)
 80056fa:	444b      	add	r3, r9
 80056fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005700:	f7fa fd2c 	bl	800015c <__adddf3>
 8005704:	4604      	mov	r4, r0
 8005706:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005708:	460d      	mov	r5, r1
 800570a:	f7fa fe73 	bl	80003f4 <__aeabi_i2d>
 800570e:	4606      	mov	r6, r0
 8005710:	460f      	mov	r7, r1
 8005712:	4b2a      	ldr	r3, [pc, #168]	; (80057bc <__ieee754_pow+0x73c>)
 8005714:	4622      	mov	r2, r4
 8005716:	444b      	add	r3, r9
 8005718:	e9d3 8900 	ldrd	r8, r9, [r3]
 800571c:	462b      	mov	r3, r5
 800571e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005722:	f7fa fd1b 	bl	800015c <__adddf3>
 8005726:	4642      	mov	r2, r8
 8005728:	464b      	mov	r3, r9
 800572a:	f7fa fd17 	bl	800015c <__adddf3>
 800572e:	4632      	mov	r2, r6
 8005730:	463b      	mov	r3, r7
 8005732:	f7fa fd13 	bl	800015c <__adddf3>
 8005736:	9804      	ldr	r0, [sp, #16]
 8005738:	4632      	mov	r2, r6
 800573a:	463b      	mov	r3, r7
 800573c:	4682      	mov	sl, r0
 800573e:	468b      	mov	fp, r1
 8005740:	f7fa fd0a 	bl	8000158 <__aeabi_dsub>
 8005744:	4642      	mov	r2, r8
 8005746:	464b      	mov	r3, r9
 8005748:	f7fa fd06 	bl	8000158 <__aeabi_dsub>
 800574c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005750:	e60b      	b.n	800536a <__ieee754_pow+0x2ea>
 8005752:	f04f 0801 	mov.w	r8, #1
 8005756:	e6a8      	b.n	80054aa <__ieee754_pow+0x42a>
 8005758:	4a454eef 	.word	0x4a454eef
 800575c:	3fca7e28 	.word	0x3fca7e28
 8005760:	93c9db65 	.word	0x93c9db65
 8005764:	3fcd864a 	.word	0x3fcd864a
 8005768:	a91d4101 	.word	0xa91d4101
 800576c:	3fd17460 	.word	0x3fd17460
 8005770:	518f264d 	.word	0x518f264d
 8005774:	3fd55555 	.word	0x3fd55555
 8005778:	db6fabff 	.word	0xdb6fabff
 800577c:	3fdb6db6 	.word	0x3fdb6db6
 8005780:	33333303 	.word	0x33333303
 8005784:	3fe33333 	.word	0x3fe33333
 8005788:	e0000000 	.word	0xe0000000
 800578c:	3feec709 	.word	0x3feec709
 8005790:	dc3a03fd 	.word	0xdc3a03fd
 8005794:	3feec709 	.word	0x3feec709
 8005798:	145b01f5 	.word	0x145b01f5
 800579c:	be3e2fe0 	.word	0xbe3e2fe0
 80057a0:	43400000 	.word	0x43400000
 80057a4:	0003988e 	.word	0x0003988e
 80057a8:	000bb679 	.word	0x000bb679
 80057ac:	08006658 	.word	0x08006658
 80057b0:	3ff00000 	.word	0x3ff00000
 80057b4:	40080000 	.word	0x40080000
 80057b8:	08006678 	.word	0x08006678
 80057bc:	08006668 	.word	0x08006668
 80057c0:	a39b      	add	r3, pc, #620	; (adr r3, 8005a30 <__ieee754_pow+0x9b0>)
 80057c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c6:	4640      	mov	r0, r8
 80057c8:	4649      	mov	r1, r9
 80057ca:	f7fa fcc7 	bl	800015c <__adddf3>
 80057ce:	4622      	mov	r2, r4
 80057d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057d4:	462b      	mov	r3, r5
 80057d6:	4650      	mov	r0, sl
 80057d8:	4639      	mov	r1, r7
 80057da:	f7fa fcbd 	bl	8000158 <__aeabi_dsub>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057e6:	f7fb f8ff 	bl	80009e8 <__aeabi_dcmpgt>
 80057ea:	2800      	cmp	r0, #0
 80057ec:	f47f ae0d 	bne.w	800540a <__ieee754_pow+0x38a>
 80057f0:	4aa3      	ldr	r2, [pc, #652]	; (8005a80 <__ieee754_pow+0xa00>)
 80057f2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80057f6:	4293      	cmp	r3, r2
 80057f8:	f340 8103 	ble.w	8005a02 <__ieee754_pow+0x982>
 80057fc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005800:	2000      	movs	r0, #0
 8005802:	151b      	asrs	r3, r3, #20
 8005804:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005808:	fa4a f303 	asr.w	r3, sl, r3
 800580c:	4433      	add	r3, r6
 800580e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005812:	4f9c      	ldr	r7, [pc, #624]	; (8005a84 <__ieee754_pow+0xa04>)
 8005814:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005818:	4117      	asrs	r7, r2
 800581a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800581e:	ea23 0107 	bic.w	r1, r3, r7
 8005822:	f1c2 0214 	rsb	r2, r2, #20
 8005826:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800582a:	fa4a fa02 	asr.w	sl, sl, r2
 800582e:	2e00      	cmp	r6, #0
 8005830:	4602      	mov	r2, r0
 8005832:	460b      	mov	r3, r1
 8005834:	4620      	mov	r0, r4
 8005836:	4629      	mov	r1, r5
 8005838:	bfb8      	it	lt
 800583a:	f1ca 0a00 	rsblt	sl, sl, #0
 800583e:	f7fa fc8b 	bl	8000158 <__aeabi_dsub>
 8005842:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800584a:	4642      	mov	r2, r8
 800584c:	464b      	mov	r3, r9
 800584e:	f7fa fc85 	bl	800015c <__adddf3>
 8005852:	a379      	add	r3, pc, #484	; (adr r3, 8005a38 <__ieee754_pow+0x9b8>)
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	2000      	movs	r0, #0
 800585a:	460d      	mov	r5, r1
 800585c:	4604      	mov	r4, r0
 800585e:	f7fa fe33 	bl	80004c8 <__aeabi_dmul>
 8005862:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005866:	4606      	mov	r6, r0
 8005868:	460f      	mov	r7, r1
 800586a:	4620      	mov	r0, r4
 800586c:	4629      	mov	r1, r5
 800586e:	f7fa fc73 	bl	8000158 <__aeabi_dsub>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4640      	mov	r0, r8
 8005878:	4649      	mov	r1, r9
 800587a:	f7fa fc6d 	bl	8000158 <__aeabi_dsub>
 800587e:	a370      	add	r3, pc, #448	; (adr r3, 8005a40 <__ieee754_pow+0x9c0>)
 8005880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005884:	f7fa fe20 	bl	80004c8 <__aeabi_dmul>
 8005888:	a36f      	add	r3, pc, #444	; (adr r3, 8005a48 <__ieee754_pow+0x9c8>)
 800588a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588e:	4680      	mov	r8, r0
 8005890:	4689      	mov	r9, r1
 8005892:	4620      	mov	r0, r4
 8005894:	4629      	mov	r1, r5
 8005896:	f7fa fe17 	bl	80004c8 <__aeabi_dmul>
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	4640      	mov	r0, r8
 80058a0:	4649      	mov	r1, r9
 80058a2:	f7fa fc5b 	bl	800015c <__adddf3>
 80058a6:	4604      	mov	r4, r0
 80058a8:	460d      	mov	r5, r1
 80058aa:	4602      	mov	r2, r0
 80058ac:	460b      	mov	r3, r1
 80058ae:	4630      	mov	r0, r6
 80058b0:	4639      	mov	r1, r7
 80058b2:	f7fa fc53 	bl	800015c <__adddf3>
 80058b6:	4632      	mov	r2, r6
 80058b8:	463b      	mov	r3, r7
 80058ba:	4680      	mov	r8, r0
 80058bc:	4689      	mov	r9, r1
 80058be:	f7fa fc4b 	bl	8000158 <__aeabi_dsub>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	4620      	mov	r0, r4
 80058c8:	4629      	mov	r1, r5
 80058ca:	f7fa fc45 	bl	8000158 <__aeabi_dsub>
 80058ce:	4642      	mov	r2, r8
 80058d0:	4606      	mov	r6, r0
 80058d2:	460f      	mov	r7, r1
 80058d4:	464b      	mov	r3, r9
 80058d6:	4640      	mov	r0, r8
 80058d8:	4649      	mov	r1, r9
 80058da:	f7fa fdf5 	bl	80004c8 <__aeabi_dmul>
 80058de:	a35c      	add	r3, pc, #368	; (adr r3, 8005a50 <__ieee754_pow+0x9d0>)
 80058e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e4:	4604      	mov	r4, r0
 80058e6:	460d      	mov	r5, r1
 80058e8:	f7fa fdee 	bl	80004c8 <__aeabi_dmul>
 80058ec:	a35a      	add	r3, pc, #360	; (adr r3, 8005a58 <__ieee754_pow+0x9d8>)
 80058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f2:	f7fa fc31 	bl	8000158 <__aeabi_dsub>
 80058f6:	4622      	mov	r2, r4
 80058f8:	462b      	mov	r3, r5
 80058fa:	f7fa fde5 	bl	80004c8 <__aeabi_dmul>
 80058fe:	a358      	add	r3, pc, #352	; (adr r3, 8005a60 <__ieee754_pow+0x9e0>)
 8005900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005904:	f7fa fc2a 	bl	800015c <__adddf3>
 8005908:	4622      	mov	r2, r4
 800590a:	462b      	mov	r3, r5
 800590c:	f7fa fddc 	bl	80004c8 <__aeabi_dmul>
 8005910:	a355      	add	r3, pc, #340	; (adr r3, 8005a68 <__ieee754_pow+0x9e8>)
 8005912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005916:	f7fa fc1f 	bl	8000158 <__aeabi_dsub>
 800591a:	4622      	mov	r2, r4
 800591c:	462b      	mov	r3, r5
 800591e:	f7fa fdd3 	bl	80004c8 <__aeabi_dmul>
 8005922:	a353      	add	r3, pc, #332	; (adr r3, 8005a70 <__ieee754_pow+0x9f0>)
 8005924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005928:	f7fa fc18 	bl	800015c <__adddf3>
 800592c:	4622      	mov	r2, r4
 800592e:	462b      	mov	r3, r5
 8005930:	f7fa fdca 	bl	80004c8 <__aeabi_dmul>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	4640      	mov	r0, r8
 800593a:	4649      	mov	r1, r9
 800593c:	f7fa fc0c 	bl	8000158 <__aeabi_dsub>
 8005940:	4604      	mov	r4, r0
 8005942:	460d      	mov	r5, r1
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	4640      	mov	r0, r8
 800594a:	4649      	mov	r1, r9
 800594c:	f7fa fdbc 	bl	80004c8 <__aeabi_dmul>
 8005950:	2200      	movs	r2, #0
 8005952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005956:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800595a:	4620      	mov	r0, r4
 800595c:	4629      	mov	r1, r5
 800595e:	f7fa fbfb 	bl	8000158 <__aeabi_dsub>
 8005962:	4602      	mov	r2, r0
 8005964:	460b      	mov	r3, r1
 8005966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800596a:	f7fa fed7 	bl	800071c <__aeabi_ddiv>
 800596e:	4632      	mov	r2, r6
 8005970:	4604      	mov	r4, r0
 8005972:	460d      	mov	r5, r1
 8005974:	463b      	mov	r3, r7
 8005976:	4640      	mov	r0, r8
 8005978:	4649      	mov	r1, r9
 800597a:	f7fa fda5 	bl	80004c8 <__aeabi_dmul>
 800597e:	4632      	mov	r2, r6
 8005980:	463b      	mov	r3, r7
 8005982:	f7fa fbeb 	bl	800015c <__adddf3>
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	4620      	mov	r0, r4
 800598c:	4629      	mov	r1, r5
 800598e:	f7fa fbe3 	bl	8000158 <__aeabi_dsub>
 8005992:	4642      	mov	r2, r8
 8005994:	464b      	mov	r3, r9
 8005996:	f7fa fbdf 	bl	8000158 <__aeabi_dsub>
 800599a:	4602      	mov	r2, r0
 800599c:	460b      	mov	r3, r1
 800599e:	2000      	movs	r0, #0
 80059a0:	4939      	ldr	r1, [pc, #228]	; (8005a88 <__ieee754_pow+0xa08>)
 80059a2:	f7fa fbd9 	bl	8000158 <__aeabi_dsub>
 80059a6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80059aa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80059ae:	da2b      	bge.n	8005a08 <__ieee754_pow+0x988>
 80059b0:	4652      	mov	r2, sl
 80059b2:	f000 f9b9 	bl	8005d28 <scalbn>
 80059b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059ba:	f7ff bbf6 	b.w	80051aa <__ieee754_pow+0x12a>
 80059be:	4b33      	ldr	r3, [pc, #204]	; (8005a8c <__ieee754_pow+0xa0c>)
 80059c0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80059c4:	429f      	cmp	r7, r3
 80059c6:	f77f af13 	ble.w	80057f0 <__ieee754_pow+0x770>
 80059ca:	4b31      	ldr	r3, [pc, #196]	; (8005a90 <__ieee754_pow+0xa10>)
 80059cc:	440b      	add	r3, r1
 80059ce:	4303      	orrs	r3, r0
 80059d0:	d00b      	beq.n	80059ea <__ieee754_pow+0x96a>
 80059d2:	a329      	add	r3, pc, #164	; (adr r3, 8005a78 <__ieee754_pow+0x9f8>)
 80059d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059dc:	f7fa fd74 	bl	80004c8 <__aeabi_dmul>
 80059e0:	a325      	add	r3, pc, #148	; (adr r3, 8005a78 <__ieee754_pow+0x9f8>)
 80059e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e6:	f7ff bbe0 	b.w	80051aa <__ieee754_pow+0x12a>
 80059ea:	4622      	mov	r2, r4
 80059ec:	462b      	mov	r3, r5
 80059ee:	f7fa fbb3 	bl	8000158 <__aeabi_dsub>
 80059f2:	4642      	mov	r2, r8
 80059f4:	464b      	mov	r3, r9
 80059f6:	f7fa ffed 	bl	80009d4 <__aeabi_dcmpge>
 80059fa:	2800      	cmp	r0, #0
 80059fc:	f43f aef8 	beq.w	80057f0 <__ieee754_pow+0x770>
 8005a00:	e7e7      	b.n	80059d2 <__ieee754_pow+0x952>
 8005a02:	f04f 0a00 	mov.w	sl, #0
 8005a06:	e71e      	b.n	8005846 <__ieee754_pow+0x7c6>
 8005a08:	4621      	mov	r1, r4
 8005a0a:	e7d4      	b.n	80059b6 <__ieee754_pow+0x936>
 8005a0c:	f04f 0b00 	mov.w	fp, #0
 8005a10:	f8df c074 	ldr.w	ip, [pc, #116]	; 8005a88 <__ieee754_pow+0xa08>
 8005a14:	f7ff bb95 	b.w	8005142 <__ieee754_pow+0xc2>
 8005a18:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005a1c:	f7ff bb91 	b.w	8005142 <__ieee754_pow+0xc2>
 8005a20:	4638      	mov	r0, r7
 8005a22:	4641      	mov	r1, r8
 8005a24:	f7ff bbc3 	b.w	80051ae <__ieee754_pow+0x12e>
 8005a28:	9200      	str	r2, [sp, #0]
 8005a2a:	f7ff bb9f 	b.w	800516c <__ieee754_pow+0xec>
 8005a2e:	bf00      	nop
 8005a30:	652b82fe 	.word	0x652b82fe
 8005a34:	3c971547 	.word	0x3c971547
 8005a38:	00000000 	.word	0x00000000
 8005a3c:	3fe62e43 	.word	0x3fe62e43
 8005a40:	fefa39ef 	.word	0xfefa39ef
 8005a44:	3fe62e42 	.word	0x3fe62e42
 8005a48:	0ca86c39 	.word	0x0ca86c39
 8005a4c:	be205c61 	.word	0xbe205c61
 8005a50:	72bea4d0 	.word	0x72bea4d0
 8005a54:	3e663769 	.word	0x3e663769
 8005a58:	c5d26bf1 	.word	0xc5d26bf1
 8005a5c:	3ebbbd41 	.word	0x3ebbbd41
 8005a60:	af25de2c 	.word	0xaf25de2c
 8005a64:	3f11566a 	.word	0x3f11566a
 8005a68:	16bebd93 	.word	0x16bebd93
 8005a6c:	3f66c16c 	.word	0x3f66c16c
 8005a70:	5555553e 	.word	0x5555553e
 8005a74:	3fc55555 	.word	0x3fc55555
 8005a78:	c2f8f359 	.word	0xc2f8f359
 8005a7c:	01a56e1f 	.word	0x01a56e1f
 8005a80:	3fe00000 	.word	0x3fe00000
 8005a84:	000fffff 	.word	0x000fffff
 8005a88:	3ff00000 	.word	0x3ff00000
 8005a8c:	4090cbff 	.word	0x4090cbff
 8005a90:	3f6f3400 	.word	0x3f6f3400

08005a94 <__ieee754_sqrt>:
 8005a94:	4b54      	ldr	r3, [pc, #336]	; (8005be8 <__ieee754_sqrt+0x154>)
 8005a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a9a:	438b      	bics	r3, r1
 8005a9c:	4606      	mov	r6, r0
 8005a9e:	460d      	mov	r5, r1
 8005aa0:	460a      	mov	r2, r1
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	d10f      	bne.n	8005ac6 <__ieee754_sqrt+0x32>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	f7fa fd0d 	bl	80004c8 <__aeabi_dmul>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	4630      	mov	r0, r6
 8005ab4:	4629      	mov	r1, r5
 8005ab6:	f7fa fb51 	bl	800015c <__adddf3>
 8005aba:	4606      	mov	r6, r0
 8005abc:	460d      	mov	r5, r1
 8005abe:	4630      	mov	r0, r6
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ac6:	2900      	cmp	r1, #0
 8005ac8:	4607      	mov	r7, r0
 8005aca:	4603      	mov	r3, r0
 8005acc:	dc0e      	bgt.n	8005aec <__ieee754_sqrt+0x58>
 8005ace:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005ad2:	ea5c 0707 	orrs.w	r7, ip, r7
 8005ad6:	d0f2      	beq.n	8005abe <__ieee754_sqrt+0x2a>
 8005ad8:	b141      	cbz	r1, 8005aec <__ieee754_sqrt+0x58>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	f7fa fb3b 	bl	8000158 <__aeabi_dsub>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	f7fa fe19 	bl	800071c <__aeabi_ddiv>
 8005aea:	e7e6      	b.n	8005aba <__ieee754_sqrt+0x26>
 8005aec:	1512      	asrs	r2, r2, #20
 8005aee:	d074      	beq.n	8005bda <__ieee754_sqrt+0x146>
 8005af0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005af4:	07d5      	lsls	r5, r2, #31
 8005af6:	f04f 0500 	mov.w	r5, #0
 8005afa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005afe:	bf48      	it	mi
 8005b00:	0fd9      	lsrmi	r1, r3, #31
 8005b02:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8005b06:	bf44      	itt	mi
 8005b08:	005b      	lslmi	r3, r3, #1
 8005b0a:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8005b0e:	1051      	asrs	r1, r2, #1
 8005b10:	0fda      	lsrs	r2, r3, #31
 8005b12:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8005b16:	4628      	mov	r0, r5
 8005b18:	2216      	movs	r2, #22
 8005b1a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	1987      	adds	r7, r0, r6
 8005b22:	42a7      	cmp	r7, r4
 8005b24:	bfde      	ittt	le
 8005b26:	19b8      	addle	r0, r7, r6
 8005b28:	1be4      	suble	r4, r4, r7
 8005b2a:	19ad      	addle	r5, r5, r6
 8005b2c:	0fdf      	lsrs	r7, r3, #31
 8005b2e:	3a01      	subs	r2, #1
 8005b30:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8005b34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b38:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005b3c:	d1f0      	bne.n	8005b20 <__ieee754_sqrt+0x8c>
 8005b3e:	f04f 0c20 	mov.w	ip, #32
 8005b42:	4696      	mov	lr, r2
 8005b44:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005b48:	4284      	cmp	r4, r0
 8005b4a:	eb06 070e 	add.w	r7, r6, lr
 8005b4e:	dc02      	bgt.n	8005b56 <__ieee754_sqrt+0xc2>
 8005b50:	d112      	bne.n	8005b78 <__ieee754_sqrt+0xe4>
 8005b52:	429f      	cmp	r7, r3
 8005b54:	d810      	bhi.n	8005b78 <__ieee754_sqrt+0xe4>
 8005b56:	2f00      	cmp	r7, #0
 8005b58:	eb07 0e06 	add.w	lr, r7, r6
 8005b5c:	da42      	bge.n	8005be4 <__ieee754_sqrt+0x150>
 8005b5e:	f1be 0f00 	cmp.w	lr, #0
 8005b62:	db3f      	blt.n	8005be4 <__ieee754_sqrt+0x150>
 8005b64:	f100 0801 	add.w	r8, r0, #1
 8005b68:	1a24      	subs	r4, r4, r0
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	429f      	cmp	r7, r3
 8005b6e:	bf88      	it	hi
 8005b70:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 8005b74:	1bdb      	subs	r3, r3, r7
 8005b76:	4432      	add	r2, r6
 8005b78:	0064      	lsls	r4, r4, #1
 8005b7a:	f1bc 0c01 	subs.w	ip, ip, #1
 8005b7e:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8005b82:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005b86:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b8a:	d1dd      	bne.n	8005b48 <__ieee754_sqrt+0xb4>
 8005b8c:	4323      	orrs	r3, r4
 8005b8e:	d006      	beq.n	8005b9e <__ieee754_sqrt+0x10a>
 8005b90:	1c54      	adds	r4, r2, #1
 8005b92:	bf0b      	itete	eq
 8005b94:	4662      	moveq	r2, ip
 8005b96:	3201      	addne	r2, #1
 8005b98:	3501      	addeq	r5, #1
 8005b9a:	f022 0201 	bicne.w	r2, r2, #1
 8005b9e:	106b      	asrs	r3, r5, #1
 8005ba0:	0852      	lsrs	r2, r2, #1
 8005ba2:	07e8      	lsls	r0, r5, #31
 8005ba4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005ba8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005bac:	bf48      	it	mi
 8005bae:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005bb2:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8005bb6:	4616      	mov	r6, r2
 8005bb8:	e781      	b.n	8005abe <__ieee754_sqrt+0x2a>
 8005bba:	0adc      	lsrs	r4, r3, #11
 8005bbc:	3915      	subs	r1, #21
 8005bbe:	055b      	lsls	r3, r3, #21
 8005bc0:	2c00      	cmp	r4, #0
 8005bc2:	d0fa      	beq.n	8005bba <__ieee754_sqrt+0x126>
 8005bc4:	02e6      	lsls	r6, r4, #11
 8005bc6:	d50a      	bpl.n	8005bde <__ieee754_sqrt+0x14a>
 8005bc8:	f1c2 0020 	rsb	r0, r2, #32
 8005bcc:	fa23 f000 	lsr.w	r0, r3, r0
 8005bd0:	1e55      	subs	r5, r2, #1
 8005bd2:	4093      	lsls	r3, r2
 8005bd4:	4304      	orrs	r4, r0
 8005bd6:	1b4a      	subs	r2, r1, r5
 8005bd8:	e78a      	b.n	8005af0 <__ieee754_sqrt+0x5c>
 8005bda:	4611      	mov	r1, r2
 8005bdc:	e7f0      	b.n	8005bc0 <__ieee754_sqrt+0x12c>
 8005bde:	0064      	lsls	r4, r4, #1
 8005be0:	3201      	adds	r2, #1
 8005be2:	e7ef      	b.n	8005bc4 <__ieee754_sqrt+0x130>
 8005be4:	4680      	mov	r8, r0
 8005be6:	e7bf      	b.n	8005b68 <__ieee754_sqrt+0xd4>
 8005be8:	7ff00000 	.word	0x7ff00000

08005bec <fabs>:
 8005bec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	4770      	bx	lr

08005bf4 <finite>:
 8005bf4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005bf8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8005bfc:	0fc0      	lsrs	r0, r0, #31
 8005bfe:	4770      	bx	lr

08005c00 <matherr>:
 8005c00:	2000      	movs	r0, #0
 8005c02:	4770      	bx	lr

08005c04 <nan>:
 8005c04:	2000      	movs	r0, #0
 8005c06:	4901      	ldr	r1, [pc, #4]	; (8005c0c <nan+0x8>)
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	7ff80000 	.word	0x7ff80000

08005c10 <rint>:
 8005c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c12:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c16:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8005c1a:	f1bc 0f13 	cmp.w	ip, #19
 8005c1e:	4604      	mov	r4, r0
 8005c20:	460d      	mov	r5, r1
 8005c22:	460b      	mov	r3, r1
 8005c24:	4606      	mov	r6, r0
 8005c26:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8005c2a:	dc5a      	bgt.n	8005ce2 <rint+0xd2>
 8005c2c:	f1bc 0f00 	cmp.w	ip, #0
 8005c30:	da2b      	bge.n	8005c8a <rint+0x7a>
 8005c32:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005c36:	4302      	orrs	r2, r0
 8005c38:	d023      	beq.n	8005c82 <rint+0x72>
 8005c3a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005c3e:	4302      	orrs	r2, r0
 8005c40:	4256      	negs	r6, r2
 8005c42:	4316      	orrs	r6, r2
 8005c44:	0c4b      	lsrs	r3, r1, #17
 8005c46:	0b36      	lsrs	r6, r6, #12
 8005c48:	4934      	ldr	r1, [pc, #208]	; (8005d1c <rint+0x10c>)
 8005c4a:	045b      	lsls	r3, r3, #17
 8005c4c:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8005c50:	ea46 0503 	orr.w	r5, r6, r3
 8005c54:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8005c58:	4602      	mov	r2, r0
 8005c5a:	462b      	mov	r3, r5
 8005c5c:	e9d1 4500 	ldrd	r4, r5, [r1]
 8005c60:	4620      	mov	r0, r4
 8005c62:	4629      	mov	r1, r5
 8005c64:	f7fa fa7a 	bl	800015c <__adddf3>
 8005c68:	e9cd 0100 	strd	r0, r1, [sp]
 8005c6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c70:	462b      	mov	r3, r5
 8005c72:	4622      	mov	r2, r4
 8005c74:	f7fa fa70 	bl	8000158 <__aeabi_dsub>
 8005c78:	4604      	mov	r4, r0
 8005c7a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005c7e:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8005c82:	4620      	mov	r0, r4
 8005c84:	4629      	mov	r1, r5
 8005c86:	b003      	add	sp, #12
 8005c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c8a:	4a25      	ldr	r2, [pc, #148]	; (8005d20 <rint+0x110>)
 8005c8c:	fa42 f20c 	asr.w	r2, r2, ip
 8005c90:	4011      	ands	r1, r2
 8005c92:	4301      	orrs	r1, r0
 8005c94:	d0f5      	beq.n	8005c82 <rint+0x72>
 8005c96:	0852      	lsrs	r2, r2, #1
 8005c98:	ea05 0102 	and.w	r1, r5, r2
 8005c9c:	ea50 0601 	orrs.w	r6, r0, r1
 8005ca0:	d00c      	beq.n	8005cbc <rint+0xac>
 8005ca2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005ca6:	f1bc 0f13 	cmp.w	ip, #19
 8005caa:	bf0c      	ite	eq
 8005cac:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8005cb0:	2600      	movne	r6, #0
 8005cb2:	ea25 0202 	bic.w	r2, r5, r2
 8005cb6:	fa43 f30c 	asr.w	r3, r3, ip
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	4917      	ldr	r1, [pc, #92]	; (8005d1c <rint+0x10c>)
 8005cbe:	4632      	mov	r2, r6
 8005cc0:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8005cc4:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005cc8:	4620      	mov	r0, r4
 8005cca:	4629      	mov	r1, r5
 8005ccc:	f7fa fa46 	bl	800015c <__adddf3>
 8005cd0:	e9cd 0100 	strd	r0, r1, [sp]
 8005cd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cd8:	4622      	mov	r2, r4
 8005cda:	462b      	mov	r3, r5
 8005cdc:	f7fa fa3c 	bl	8000158 <__aeabi_dsub>
 8005ce0:	e008      	b.n	8005cf4 <rint+0xe4>
 8005ce2:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8005ce6:	dd08      	ble.n	8005cfa <rint+0xea>
 8005ce8:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8005cec:	d1c9      	bne.n	8005c82 <rint+0x72>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	f7fa fa34 	bl	800015c <__adddf3>
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	460d      	mov	r5, r1
 8005cf8:	e7c3      	b.n	8005c82 <rint+0x72>
 8005cfa:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8005cfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d02:	40ca      	lsrs	r2, r1
 8005d04:	4210      	tst	r0, r2
 8005d06:	d0bc      	beq.n	8005c82 <rint+0x72>
 8005d08:	0852      	lsrs	r2, r2, #1
 8005d0a:	4210      	tst	r0, r2
 8005d0c:	bf1f      	itttt	ne
 8005d0e:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8005d12:	ea20 0202 	bicne.w	r2, r0, r2
 8005d16:	410e      	asrne	r6, r1
 8005d18:	4316      	orrne	r6, r2
 8005d1a:	e7cf      	b.n	8005cbc <rint+0xac>
 8005d1c:	08006688 	.word	0x08006688
 8005d20:	000fffff 	.word	0x000fffff
 8005d24:	00000000 	.word	0x00000000

08005d28 <scalbn>:
 8005d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2a:	4616      	mov	r6, r2
 8005d2c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005d30:	4604      	mov	r4, r0
 8005d32:	460d      	mov	r5, r1
 8005d34:	460b      	mov	r3, r1
 8005d36:	b982      	cbnz	r2, 8005d5a <scalbn+0x32>
 8005d38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005d3c:	4303      	orrs	r3, r0
 8005d3e:	d034      	beq.n	8005daa <scalbn+0x82>
 8005d40:	4b2d      	ldr	r3, [pc, #180]	; (8005df8 <scalbn+0xd0>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	f7fa fbc0 	bl	80004c8 <__aeabi_dmul>
 8005d48:	4b2c      	ldr	r3, [pc, #176]	; (8005dfc <scalbn+0xd4>)
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	429e      	cmp	r6, r3
 8005d4e:	460d      	mov	r5, r1
 8005d50:	da0d      	bge.n	8005d6e <scalbn+0x46>
 8005d52:	a325      	add	r3, pc, #148	; (adr r3, 8005de8 <scalbn+0xc0>)
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	e01c      	b.n	8005d94 <scalbn+0x6c>
 8005d5a:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8005d5e:	42ba      	cmp	r2, r7
 8005d60:	d109      	bne.n	8005d76 <scalbn+0x4e>
 8005d62:	4602      	mov	r2, r0
 8005d64:	f7fa f9fa 	bl	800015c <__adddf3>
 8005d68:	4604      	mov	r4, r0
 8005d6a:	460d      	mov	r5, r1
 8005d6c:	e01d      	b.n	8005daa <scalbn+0x82>
 8005d6e:	460b      	mov	r3, r1
 8005d70:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005d74:	3a36      	subs	r2, #54	; 0x36
 8005d76:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005d7a:	4432      	add	r2, r6
 8005d7c:	428a      	cmp	r2, r1
 8005d7e:	dd0c      	ble.n	8005d9a <scalbn+0x72>
 8005d80:	4622      	mov	r2, r4
 8005d82:	462b      	mov	r3, r5
 8005d84:	a11a      	add	r1, pc, #104	; (adr r1, 8005df0 <scalbn+0xc8>)
 8005d86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d8a:	f000 f83b 	bl	8005e04 <copysign>
 8005d8e:	a318      	add	r3, pc, #96	; (adr r3, 8005df0 <scalbn+0xc8>)
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	f7fa fb98 	bl	80004c8 <__aeabi_dmul>
 8005d98:	e7e6      	b.n	8005d68 <scalbn+0x40>
 8005d9a:	2a00      	cmp	r2, #0
 8005d9c:	dd08      	ble.n	8005db0 <scalbn+0x88>
 8005d9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005da2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005da6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005daa:	4620      	mov	r0, r4
 8005dac:	4629      	mov	r1, r5
 8005dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005db0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005db4:	da0b      	bge.n	8005dce <scalbn+0xa6>
 8005db6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005dba:	429e      	cmp	r6, r3
 8005dbc:	4622      	mov	r2, r4
 8005dbe:	462b      	mov	r3, r5
 8005dc0:	dce0      	bgt.n	8005d84 <scalbn+0x5c>
 8005dc2:	a109      	add	r1, pc, #36	; (adr r1, 8005de8 <scalbn+0xc0>)
 8005dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dc8:	f000 f81c 	bl	8005e04 <copysign>
 8005dcc:	e7c1      	b.n	8005d52 <scalbn+0x2a>
 8005dce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005dd2:	3236      	adds	r2, #54	; 0x36
 8005dd4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005dd8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005ddc:	4620      	mov	r0, r4
 8005dde:	4629      	mov	r1, r5
 8005de0:	2200      	movs	r2, #0
 8005de2:	4b07      	ldr	r3, [pc, #28]	; (8005e00 <scalbn+0xd8>)
 8005de4:	e7d6      	b.n	8005d94 <scalbn+0x6c>
 8005de6:	bf00      	nop
 8005de8:	c2f8f359 	.word	0xc2f8f359
 8005dec:	01a56e1f 	.word	0x01a56e1f
 8005df0:	8800759c 	.word	0x8800759c
 8005df4:	7e37e43c 	.word	0x7e37e43c
 8005df8:	43500000 	.word	0x43500000
 8005dfc:	ffff3cb0 	.word	0xffff3cb0
 8005e00:	3c900000 	.word	0x3c900000

08005e04 <copysign>:
 8005e04:	b530      	push	{r4, r5, lr}
 8005e06:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005e0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e0e:	ea42 0503 	orr.w	r5, r2, r3
 8005e12:	4629      	mov	r1, r5
 8005e14:	bd30      	pop	{r4, r5, pc}
	...

08005e18 <_init>:
 8005e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1a:	bf00      	nop
 8005e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e1e:	bc08      	pop	{r3}
 8005e20:	469e      	mov	lr, r3
 8005e22:	4770      	bx	lr

08005e24 <_fini>:
 8005e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e26:	bf00      	nop
 8005e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e2a:	bc08      	pop	{r3}
 8005e2c:	469e      	mov	lr, r3
 8005e2e:	4770      	bx	lr
