**Lab 4 - Scripting and Automation**
<br>
The designs of various verilog modules are synthesized, implemented and reports have been generated. The reports include timing report, power report and utilization report.
<br>
The values are then extracted from these reports and stored in " Final results.csv"
<br>
The formulation of the report including following steps:
<ul>
  <item> The modules were stored in a folder</item>
  <item> The folder and other add_tcl, create_tcl, run_tcl files were cloned to VS code</item>
  <item> The Tcl_scripting.py file was run in the terminal which automatically generated the final results.</item>
</ul>

