/// Auto-generated bit field definitions for USB
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::usb {

using namespace alloy::hal::bitfields;

// ============================================================================
// USB Bit Field Definitions
// ============================================================================

/// EP0R - endpoint 0 register
namespace ep0r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep0r

/// EP1R - endpoint 1 register
namespace ep1r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep1r

/// EP2R - endpoint 2 register
namespace ep2r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep2r

/// EP3R - endpoint 3 register
namespace ep3r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep3r

/// EP4R - endpoint 4 register
namespace ep4r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep4r

/// EP5R - endpoint 5 register
namespace ep5r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep5r

/// EP6R - endpoint 6 register
namespace ep6r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep6r

/// EP7R - endpoint 7 register
namespace ep7r {
    /// Endpoint address
    /// Position: 0, Width: 4
    using EA = BitField<0, 4>;
    constexpr uint32_t EA_Pos = 0;
    constexpr uint32_t EA_Msk = EA::mask;

    /// Status bits, for transmission transfers
    /// Position: 4, Width: 2
    using STAT_TX = BitField<4, 2>;
    constexpr uint32_t STAT_TX_Pos = 4;
    constexpr uint32_t STAT_TX_Msk = STAT_TX::mask;

    /// Data Toggle, for transmission transfers
    /// Position: 6, Width: 1
    using DTOG_TX = BitField<6, 1>;
    constexpr uint32_t DTOG_TX_Pos = 6;
    constexpr uint32_t DTOG_TX_Msk = DTOG_TX::mask;

    /// Correct Transfer for transmission
    /// Position: 7, Width: 1
    using CTR_TX = BitField<7, 1>;
    constexpr uint32_t CTR_TX_Pos = 7;
    constexpr uint32_t CTR_TX_Msk = CTR_TX::mask;

    /// Endpoint kind
    /// Position: 8, Width: 1
    using EP_KIND = BitField<8, 1>;
    constexpr uint32_t EP_KIND_Pos = 8;
    constexpr uint32_t EP_KIND_Msk = EP_KIND::mask;

    /// Endpoint type
    /// Position: 9, Width: 2
    using EP_TYPE = BitField<9, 2>;
    constexpr uint32_t EP_TYPE_Pos = 9;
    constexpr uint32_t EP_TYPE_Msk = EP_TYPE::mask;

    /// Setup transaction completed
    /// Position: 11, Width: 1
    using SETUP = BitField<11, 1>;
    constexpr uint32_t SETUP_Pos = 11;
    constexpr uint32_t SETUP_Msk = SETUP::mask;

    /// Status bits, for reception transfers
    /// Position: 12, Width: 2
    using STAT_RX = BitField<12, 2>;
    constexpr uint32_t STAT_RX_Pos = 12;
    constexpr uint32_t STAT_RX_Msk = STAT_RX::mask;

    /// Data Toggle, for reception transfers
    /// Position: 14, Width: 1
    using DTOG_RX = BitField<14, 1>;
    constexpr uint32_t DTOG_RX_Pos = 14;
    constexpr uint32_t DTOG_RX_Msk = DTOG_RX::mask;

    /// Correct transfer for reception
    /// Position: 15, Width: 1
    using CTR_RX = BitField<15, 1>;
    constexpr uint32_t CTR_RX_Pos = 15;
    constexpr uint32_t CTR_RX_Msk = CTR_RX::mask;

}  // namespace ep7r

/// CNTR - control register
namespace cntr {
    /// Force USB Reset
    /// Position: 0, Width: 1
    using FRES = BitField<0, 1>;
    constexpr uint32_t FRES_Pos = 0;
    constexpr uint32_t FRES_Msk = FRES::mask;

    /// Power down
    /// Position: 1, Width: 1
    using PDWN = BitField<1, 1>;
    constexpr uint32_t PDWN_Pos = 1;
    constexpr uint32_t PDWN_Msk = PDWN::mask;

    /// Low-power mode
    /// Position: 2, Width: 1
    using LPMODE = BitField<2, 1>;
    constexpr uint32_t LPMODE_Pos = 2;
    constexpr uint32_t LPMODE_Msk = LPMODE::mask;

    /// Force suspend
    /// Position: 3, Width: 1
    using FSUSP = BitField<3, 1>;
    constexpr uint32_t FSUSP_Pos = 3;
    constexpr uint32_t FSUSP_Msk = FSUSP::mask;

    /// Resume request
    /// Position: 4, Width: 1
    using RESUME = BitField<4, 1>;
    constexpr uint32_t RESUME_Pos = 4;
    constexpr uint32_t RESUME_Msk = RESUME::mask;

    /// Expected start of frame interrupt mask
    /// Position: 8, Width: 1
    using ESOFM = BitField<8, 1>;
    constexpr uint32_t ESOFM_Pos = 8;
    constexpr uint32_t ESOFM_Msk = ESOFM::mask;

    /// Start of frame interrupt mask
    /// Position: 9, Width: 1
    using SOFM = BitField<9, 1>;
    constexpr uint32_t SOFM_Pos = 9;
    constexpr uint32_t SOFM_Msk = SOFM::mask;

    /// USB reset interrupt mask
    /// Position: 10, Width: 1
    using RESETM = BitField<10, 1>;
    constexpr uint32_t RESETM_Pos = 10;
    constexpr uint32_t RESETM_Msk = RESETM::mask;

    /// Suspend mode interrupt mask
    /// Position: 11, Width: 1
    using SUSPM = BitField<11, 1>;
    constexpr uint32_t SUSPM_Pos = 11;
    constexpr uint32_t SUSPM_Msk = SUSPM::mask;

    /// Wakeup interrupt mask
    /// Position: 12, Width: 1
    using WKUPM = BitField<12, 1>;
    constexpr uint32_t WKUPM_Pos = 12;
    constexpr uint32_t WKUPM_Msk = WKUPM::mask;

    /// Error interrupt mask
    /// Position: 13, Width: 1
    using ERRM = BitField<13, 1>;
    constexpr uint32_t ERRM_Pos = 13;
    constexpr uint32_t ERRM_Msk = ERRM::mask;

    /// Packet memory area over / underrun interrupt mask
    /// Position: 14, Width: 1
    using PMAOVRM = BitField<14, 1>;
    constexpr uint32_t PMAOVRM_Pos = 14;
    constexpr uint32_t PMAOVRM_Msk = PMAOVRM::mask;

    /// Correct transfer interrupt mask
    /// Position: 15, Width: 1
    using CTRM = BitField<15, 1>;
    constexpr uint32_t CTRM_Pos = 15;
    constexpr uint32_t CTRM_Msk = CTRM::mask;

}  // namespace cntr

/// ISTR - interrupt status register
namespace istr {
    /// Endpoint Identifier
    /// Position: 0, Width: 4
    using EP_ID = BitField<0, 4>;
    constexpr uint32_t EP_ID_Pos = 0;
    constexpr uint32_t EP_ID_Msk = EP_ID::mask;

    /// Direction of transaction
    /// Position: 4, Width: 1
    using DIR = BitField<4, 1>;
    constexpr uint32_t DIR_Pos = 4;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Expected start frame
    /// Position: 8, Width: 1
    using ESOF = BitField<8, 1>;
    constexpr uint32_t ESOF_Pos = 8;
    constexpr uint32_t ESOF_Msk = ESOF::mask;

    /// start of frame
    /// Position: 9, Width: 1
    using SOF = BitField<9, 1>;
    constexpr uint32_t SOF_Pos = 9;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// reset request
    /// Position: 10, Width: 1
    using RESET = BitField<10, 1>;
    constexpr uint32_t RESET_Pos = 10;
    constexpr uint32_t RESET_Msk = RESET::mask;

    /// Suspend mode request
    /// Position: 11, Width: 1
    using SUSP = BitField<11, 1>;
    constexpr uint32_t SUSP_Pos = 11;
    constexpr uint32_t SUSP_Msk = SUSP::mask;

    /// Wakeup
    /// Position: 12, Width: 1
    using WKUP = BitField<12, 1>;
    constexpr uint32_t WKUP_Pos = 12;
    constexpr uint32_t WKUP_Msk = WKUP::mask;

    /// Error
    /// Position: 13, Width: 1
    using ERR = BitField<13, 1>;
    constexpr uint32_t ERR_Pos = 13;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Packet memory area over / underrun
    /// Position: 14, Width: 1
    using PMAOVR = BitField<14, 1>;
    constexpr uint32_t PMAOVR_Pos = 14;
    constexpr uint32_t PMAOVR_Msk = PMAOVR::mask;

    /// Correct transfer
    /// Position: 15, Width: 1
    using CTR = BitField<15, 1>;
    constexpr uint32_t CTR_Pos = 15;
    constexpr uint32_t CTR_Msk = CTR::mask;

}  // namespace istr

/// FNR - frame number register
namespace fnr {
    /// Frame number
    /// Position: 0, Width: 11
    using FN = BitField<0, 11>;
    constexpr uint32_t FN_Pos = 0;
    constexpr uint32_t FN_Msk = FN::mask;

    /// Lost SOF
    /// Position: 11, Width: 2
    using LSOF = BitField<11, 2>;
    constexpr uint32_t LSOF_Pos = 11;
    constexpr uint32_t LSOF_Msk = LSOF::mask;

    /// Locked
    /// Position: 13, Width: 1
    using LCK = BitField<13, 1>;
    constexpr uint32_t LCK_Pos = 13;
    constexpr uint32_t LCK_Msk = LCK::mask;

    /// Receive data - line status
    /// Position: 14, Width: 1
    using RXDM = BitField<14, 1>;
    constexpr uint32_t RXDM_Pos = 14;
    constexpr uint32_t RXDM_Msk = RXDM::mask;

    /// Receive data + line status
    /// Position: 15, Width: 1
    using RXDP = BitField<15, 1>;
    constexpr uint32_t RXDP_Pos = 15;
    constexpr uint32_t RXDP_Msk = RXDP::mask;

}  // namespace fnr

/// DADDR - device address
namespace daddr {
    /// Device address
    /// Position: 0, Width: 7
    using ADD = BitField<0, 7>;
    constexpr uint32_t ADD_Pos = 0;
    constexpr uint32_t ADD_Msk = ADD::mask;

    /// Enable function
    /// Position: 7, Width: 1
    using EF = BitField<7, 1>;
    constexpr uint32_t EF_Pos = 7;
    constexpr uint32_t EF_Msk = EF::mask;

}  // namespace daddr

/// BTABLE - Buffer table address
namespace btable {
    /// Buffer table
    /// Position: 3, Width: 13
    using BTABLE = BitField<3, 13>;
    constexpr uint32_t BTABLE_Pos = 3;
    constexpr uint32_t BTABLE_Msk = BTABLE::mask;

}  // namespace btable

}  // namespace alloy::hal::st::stm32f1::usb
