{"vcs1":{"timestamp_begin":1700059831.808117169, "rt":8.49, "ut":7.40, "st":0.60}}
{"vcselab":{"timestamp_begin":1700059840.385698807, "rt":1.05, "ut":0.32, "st":0.19}}
{"link":{"timestamp_begin":1700059841.520571873, "rt":0.41, "ut":0.14, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700059831.172780324}
{"VCS_COMP_START_TIME": 1700059831.172780324}
{"VCS_COMP_END_TIME": 1700059849.512138697}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369288}}
{"stitch_vcselab": {"peak_mem": 239972}}
