{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468899186360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468899186361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 19 11:33:06 2016 " "Processing started: Tue Jul 19 11:33:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468899186361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468899186361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468899186361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1468899186586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/I2C.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468899186624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468899186624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pstoda.v 1 1 " "Found 1 design units, including 1 entities, in source file pstoda.v" { { "Info" "ISGN_ENTITY_NAME" "1 pstoda " "Found entity 1: pstoda" {  } { { "pstoda.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/pstoda.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468899186627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468899186627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out16hi.v 1 1 " "Found 1 design units, including 1 entities, in source file out16hi.v" { { "Info" "ISGN_ENTITY_NAME" "1 out16hi " "Found entity 1: out16hi" {  } { { "out16hi.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/out16hi.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468899186629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468899186629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigdata.v 1 1 " "Found 1 design units, including 1 entities, in source file sigdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigdata " "Found entity 1: sigdata" {  } { { "sigdata.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/sigdata.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468899186631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468899186631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C " "Elaborating entity \"I2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1468899186654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pstoda pstoda:A " "Elaborating entity \"pstoda\" for hierarchy \"pstoda:A\"" {  } { { "I2C.v" "A" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/I2C.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468899186656 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "pstoda.v(158) " "Verilog HDL Case Statement warning at pstoda.v(158): case item expression covers a value already covered by a previous case item" {  } { { "pstoda.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/pstoda.v" 158 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1468899186657 "|I2C|pstoda:A"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pstoda.v(127) " "Verilog HDL Case Statement information at pstoda.v(127): all case item expressions in this case statement are onehot" {  } { { "pstoda.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/pstoda.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1468899186657 "|I2C|pstoda:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out16hi out16hi:B " "Elaborating entity \"out16hi\" for hierarchy \"out16hi:B\"" {  } { { "I2C.v" "B" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/I2C.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468899186658 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pdata\[3\] out16hi.v(139) " "Can't resolve multiple constant drivers for net \"pdata\[3\]\" at out16hi.v(139)" {  } { { "out16hi.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/out16hi.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468899186661 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "out16hi.v(102) " "Constant driver at out16hi.v(102)" {  } { { "out16hi.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/out16hi.v" 102 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1468899186661 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pdata\[2\] out16hi.v(139) " "Can't resolve multiple constant drivers for net \"pdata\[2\]\" at out16hi.v(139)" {  } { { "out16hi.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/out16hi.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468899186661 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pdata\[1\] out16hi.v(139) " "Can't resolve multiple constant drivers for net \"pdata\[1\]\" at out16hi.v(139)" {  } { { "out16hi.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/out16hi.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468899186661 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pdata\[0\] out16hi.v(139) " "Can't resolve multiple constant drivers for net \"pdata\[0\]\" at out16hi.v(139)" {  } { { "out16hi.v" "" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/out16hi.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468899186661 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "out16hi:B " "Can't elaborate user hierarchy \"out16hi:B\"" {  } { { "I2C.v" "B" { Text "C:/Users/Hpy/Desktop/FPGAProject/Training/I2C.v" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468899186661 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468899187001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 19 11:33:07 2016 " "Processing ended: Tue Jul 19 11:33:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468899187001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468899187001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468899187001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468899187001 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468899187575 ""}
