---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 224
      num_constraints: 224
      at: ccf19b025615a81b1f19967fd069c140849429e932a38b245cda98b9acea2191
      bt: 57f1871a8d1ff309df7590b6b67374f185bb1b17d18e0bad3d75c9f537675e70
      ct: b92d53399a71512b25b4ee9f35327fe8a8e658b444fcf397b0d8cd6790448ff5
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  log INFO, \"x: \", v2"
      - "  ainitn &v3, 3, 0"
      - "  ainitn &v4, 2, v3"
      - "  ainitn &v5, 2, v4"
      - "  store &v6, v5"
      - "  log INFO, \"y: \", v6"
      - "  aget &v7, v2, 0"
      - "  aget &v8, v7, 0"
      - "  aget &v9, v8, 0"
      - "  aget &v10, v6, 0"
      - "  aget &v11, v10, 0"
      - "  aget &v12, v11, 0"
      - "  eq &v13, v9, v12"
      - "  aget &v14, v2, 1"
      - "  aget &v15, v14, 1"
      - "  aget &v16, v15, 2"
      - "  aget &v17, v6, 1"
      - "  aget &v18, v17, 1"
      - "  aget &v19, v18, 2"
      - "  eq &v20, v16, v19"
      - "  and &v21, v13, v20"
      - "  retn v21"
      - ""
    output:
      - input_file: input/main_multi_dimension_array.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
