// Seed: 206637817
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_1.id_2 = 0;
  wire id_3;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
    , id_6,
    input  tri0  id_2,
    input  wire  id_3,
    output wor   id_4
);
  assign id_6 = id_0 ? id_3 : 1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  tri   id_5,
    output tri   id_6
);
  logic id_8;
  ;
  wire id_9;
  xor primCall (id_3, id_0, id_4, id_8, id_5, id_9, id_2);
  module_0 modCall_1 (id_0);
endmodule
