

================================================================
== Vitis HLS Report for 'conv1_Pipeline_5'
================================================================
* Date:           Fri Nov  3 04:15:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_1_i1097 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_1_i1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_328_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_328"   --->   Operation 7 'read' 'tmp_328_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln147_1_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln147_1"   --->   Operation 8 'read' 'sext_ln147_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln147_1_cast = sext i63 %sext_ln147_1_read"   --->   Operation 9 'sext' 'sext_ln147_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_27, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_1_i1097"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i1098"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index_1_i1097_load = load i8 %loop_index_1_i1097"   --->   Operation 15 'load' 'loop_index_1_i1097_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i16 %i2, i64 %sext_ln147_1_cast" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 16 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%exitcond157824 = icmp_eq  i8 %loop_index_1_i1097_load, i8 255"   --->   Operation 18 'icmp' 'exitcond157824' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_1_i1097_load, i8 1"   --->   Operation 19 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond157824, void %load-store-loop.1.i1098.split, void %for.inc45.1.i.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_409 = trunc i8 %loop_index_1_i1097_load"   --->   Operation 21 'trunc' 'empty_409' <Predicate = (!exitcond157824)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_340 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_328_read, i7 %empty_409"   --->   Operation 22 'bitconcatenate' 'tmp_340' <Predicate = (!exitcond157824)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_340_cast = zext i14 %tmp_340"   --->   Operation 23 'zext' 'tmp_340_cast' <Predicate = (!exitcond157824)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_340_cast"   --->   Operation 24 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623' <Predicate = (!exitcond157824)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_340_cast"   --->   Operation 25 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624' <Predicate = (!exitcond157824)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %loop_index_1_i1097_load, i32 7"   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!exitcond157824)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623"   --->   Operation 27 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625' <Predicate = (!exitcond157824)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624"   --->   Operation 28 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626' <Predicate = (!exitcond157824)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_1_i1097"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond157824)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623"   --->   Operation 30 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624"   --->   Operation 31 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%tmp_204 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626, i1 %tmp"   --->   Operation 32 'mux' 'tmp_204' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (exitcond157824)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %i2_addr, i16 %tmp_204, i2 3" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 34 'write' 'write_ln147' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i1098"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln147_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_328]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_1_i1097                                                (alloca           ) [ 0100]
tmp_328_read                                                      (read             ) [ 0000]
sext_ln147_1_read                                                 (read             ) [ 0000]
sext_ln147_1_cast                                                 (sext             ) [ 0000]
specmemcore_ln0                                                   (specmemcore      ) [ 0000]
specmemcore_ln0                                                   (specmemcore      ) [ 0000]
specinterface_ln0                                                 (specinterface    ) [ 0000]
store_ln0                                                         (store            ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
loop_index_1_i1097_load                                           (load             ) [ 0000]
i2_addr                                                           (getelementptr    ) [ 0111]
specpipeline_ln0                                                  (specpipeline     ) [ 0000]
exitcond157824                                                    (icmp             ) [ 0110]
empty                                                             (add              ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
empty_409                                                         (trunc            ) [ 0000]
tmp_340                                                           (bitconcatenate   ) [ 0000]
tmp_340_cast                                                      (zext             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623 (getelementptr    ) [ 0110]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624 (getelementptr    ) [ 0110]
tmp                                                               (bitselect        ) [ 0110]
store_ln0                                                         (store            ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625 (load             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626 (load             ) [ 0000]
tmp_204                                                           (mux              ) [ 0101]
speclooptripcount_ln0                                             (speclooptripcount) [ 0000]
write_ln147                                                       (write            ) [ 0000]
br_ln0                                                            (br               ) [ 0000]
ret_ln0                                                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln147_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_328">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_328"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i16.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="loop_index_1_i1097_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_1_i1097/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_328_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_328_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln147_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="63" slack="0"/>
<pin id="84" dir="0" index="1" bw="63" slack="0"/>
<pin id="85" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln147_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln147_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="2"/>
<pin id="91" dir="0" index="2" bw="16" slack="1"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln147_1_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="63" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="loop_index_1_i1097_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_1_i1097_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i2_addr_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="63" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exitcond157824_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond157824/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_409_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_409/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_340_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_340/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_340_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_340_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_204_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="16" slack="0"/>
<pin id="187" dir="0" index="3" bw="1" slack="1"/>
<pin id="188" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_204/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="loop_index_1_i1097_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_1_i1097 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i2_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="2"/>
<pin id="201" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="exitcond157824_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond157824 "/>
</bind>
</comp>

<comp id="208" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="1"/>
<pin id="210" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623 "/>
</bind>
</comp>

<comp id="213" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="1"/>
<pin id="215" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_204_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_204 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="68" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="82" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="122" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="131" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="76" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="131" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="146" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="110" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="116" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="72" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="202"><net_src comp="134" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="207"><net_src comp="140" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="96" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="216"><net_src comp="103" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="221"><net_src comp="170" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="226"><net_src comp="183" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {3 }
 - Input state : 
	Port: conv1_Pipeline_5 : sext_ln147_1 | {1 }
	Port: conv1_Pipeline_5 : tmp_328 | {1 }
	Port: conv1_Pipeline_5 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {1 2 }
	Port: conv1_Pipeline_5 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_1_i1097_load : 1
		i2_addr : 1
		exitcond157824 : 2
		empty : 2
		br_ln0 : 3
		empty_409 : 2
		tmp_340 : 3
		tmp_340_cast : 4
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623 : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624 : 5
		tmp : 2
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_625 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_626 : 6
		store_ln0 : 3
	State 2
		tmp_204 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |     exitcond157824_fu_140    |    0    |    15   |
|----------|------------------------------|---------|---------|
|    add   |         empty_fu_146         |    0    |    15   |
|----------|------------------------------|---------|---------|
|    mux   |        tmp_204_fu_183        |    0    |    9    |
|----------|------------------------------|---------|---------|
|   read   |    tmp_328_read_read_fu_76   |    0    |    0    |
|          | sext_ln147_1_read_read_fu_82 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln147_write_fu_88   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |   sext_ln147_1_cast_fu_122   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       empty_409_fu_152       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        tmp_340_fu_156        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      tmp_340_cast_fu_164     |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_170          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    39   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_623_reg_208|   14   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_624_reg_213|   14   |
|                          exitcond157824_reg_204                         |    1   |
|                             i2_addr_reg_199                             |   16   |
|                        loop_index_1_i1097_reg_192                       |    8   |
|                             tmp_204_reg_223                             |   16   |
|                               tmp_reg_218                               |    1   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   70   |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   70   |   57   |
+-----------+--------+--------+--------+
