
DMX_CTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa28  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001690  0800ab38  0800ab38  0001ab38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800c1c8  0800c1c8  0001c1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800c1cc  0800c1cc  0001c1cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000003d8  20000000  0800c1d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000158c  200003d8  0800c5a8  000203d8  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20001964  0800c5a8  00021964  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000203d8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0003a07f  00000000  00000000  00020401  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00008c21  00000000  00000000  0005a480  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00010176  00000000  00000000  000630a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001888  00000000  00000000  00073218  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002200  00000000  00000000  00074aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001e791  00000000  00000000  00076ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00020697  00000000  00000000  00095431  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0008254b  00000000  00000000  000b5ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  00138013  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004f90  00000000  00000000  00138090  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200003d8 	.word	0x200003d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ab20 	.word	0x0800ab20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200003dc 	.word	0x200003dc
 800014c:	0800ab20 	.word	0x0800ab20

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <__aeabi_f2uiz>:
 800111c:	0042      	lsls	r2, r0, #1
 800111e:	d20e      	bcs.n	800113e <__aeabi_f2uiz+0x22>
 8001120:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001124:	d30b      	bcc.n	800113e <__aeabi_f2uiz+0x22>
 8001126:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800112a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800112e:	d409      	bmi.n	8001144 <__aeabi_f2uiz+0x28>
 8001130:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001134:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001138:	fa23 f002 	lsr.w	r0, r3, r2
 800113c:	4770      	bx	lr
 800113e:	f04f 0000 	mov.w	r0, #0
 8001142:	4770      	bx	lr
 8001144:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001148:	d101      	bne.n	800114e <__aeabi_f2uiz+0x32>
 800114a:	0242      	lsls	r2, r0, #9
 800114c:	d102      	bne.n	8001154 <__aeabi_f2uiz+0x38>
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	4770      	bx	lr
 8001154:	f04f 0000 	mov.w	r0, #0
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <HAL_InitTick+0x3c>)
{
 8001160:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001162:	7818      	ldrb	r0, [r3, #0]
 8001164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001168:	fbb3 f3f0 	udiv	r3, r3, r0
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <HAL_InitTick+0x40>)
 800116e:	6810      	ldr	r0, [r2, #0]
 8001170:	fbb0 f0f3 	udiv	r0, r0, r3
 8001174:	f000 fac8 	bl	8001708 <HAL_SYSTICK_Config>
 8001178:	4604      	mov	r4, r0
 800117a:	b958      	cbnz	r0, 8001194 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117c:	2d0f      	cmp	r5, #15
 800117e:	d809      	bhi.n	8001194 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001180:	4602      	mov	r2, r0
 8001182:	4629      	mov	r1, r5
 8001184:	f04f 30ff 	mov.w	r0, #4294967295
 8001188:	f000 fa7c 	bl	8001684 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800118c:	4620      	mov	r0, r4
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <HAL_InitTick+0x44>)
 8001190:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001192:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001194:	2001      	movs	r0, #1
 8001196:	e7fc      	b.n	8001192 <HAL_InitTick+0x36>
 8001198:	20000000 	.word	0x20000000
 800119c:	20000184 	.word	0x20000184
 80011a0:	20000004 	.word	0x20000004

080011a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a4:	4a07      	ldr	r2, [pc, #28]	; (80011c4 <HAL_Init+0x20>)
{
 80011a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ac:	f043 0310 	orr.w	r3, r3, #16
 80011b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b2:	f000 fa55 	bl	8001660 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff ffd0 	bl	800115c <HAL_InitTick>
  HAL_MspInit();
 80011bc:	f005 fd92 	bl	8006ce4 <HAL_MspInit>
}
 80011c0:	2000      	movs	r0, #0
 80011c2:	bd08      	pop	{r3, pc}
 80011c4:	40022000 	.word	0x40022000

080011c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011c8:	4a03      	ldr	r2, [pc, #12]	; (80011d8 <HAL_IncTick+0x10>)
 80011ca:	4b04      	ldr	r3, [pc, #16]	; (80011dc <HAL_IncTick+0x14>)
 80011cc:	6811      	ldr	r1, [r2, #0]
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	440b      	add	r3, r1
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	2000096c 	.word	0x2000096c
 80011dc:	20000000 	.word	0x20000000

080011e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011e0:	4b01      	ldr	r3, [pc, #4]	; (80011e8 <HAL_GetTick+0x8>)
 80011e2:	6818      	ldr	r0, [r3, #0]
}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	2000096c 	.word	0x2000096c

080011ec <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80011ec:	6803      	ldr	r3, [r0, #0]
 80011ee:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80011f0:	4770      	bx	lr

080011f2 <HAL_ADC_LevelOutOfWindowCallback>:
 80011f2:	4770      	bx	lr

080011f4 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80011f4:	6803      	ldr	r3, [r0, #0]
{
 80011f6:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80011f8:	685a      	ldr	r2, [r3, #4]
{
 80011fa:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80011fc:	0690      	lsls	r0, r2, #26
 80011fe:	d527      	bpl.n	8001250 <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	0791      	lsls	r1, r2, #30
 8001204:	d524      	bpl.n	8001250 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001206:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001208:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800120a:	bf5e      	ittt	pl
 800120c:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800120e:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001212:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001214:	689a      	ldr	r2, [r3, #8]
 8001216:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800121a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800121e:	d110      	bne.n	8001242 <HAL_ADC_IRQHandler+0x4e>
 8001220:	7b22      	ldrb	r2, [r4, #12]
 8001222:	b972      	cbnz	r2, 8001242 <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	f022 0220 	bic.w	r2, r2, #32
 800122a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800122c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800122e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001232:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001234:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001236:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001238:	bf5e      	ittt	pl
 800123a:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800123c:	f043 0301 	orrpl.w	r3, r3, #1
 8001240:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001242:	4620      	mov	r0, r4
 8001244:	f005 feec 	bl	8007020 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001248:	f06f 0212 	mvn.w	r2, #18
 800124c:	6823      	ldr	r3, [r4, #0]
 800124e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	0610      	lsls	r0, r2, #24
 8001256:	d530      	bpl.n	80012ba <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	0751      	lsls	r1, r2, #29
 800125c:	d52d      	bpl.n	80012ba <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800125e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001260:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001262:	bf5e      	ittt	pl
 8001264:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8001266:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800126a:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800126c:	689a      	ldr	r2, [r3, #8]
 800126e:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8001272:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8001276:	d00a      	beq.n	800128e <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001278:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800127a:	0550      	lsls	r0, r2, #21
 800127c:	d416      	bmi.n	80012ac <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800127e:	689a      	ldr	r2, [r3, #8]
 8001280:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001284:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001288:	d110      	bne.n	80012ac <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800128a:	7b22      	ldrb	r2, [r4, #12]
 800128c:	b972      	cbnz	r2, 80012ac <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001294:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001296:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001298:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800129c:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800129e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012a0:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012a2:	bf5e      	ittt	pl
 80012a4:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80012a6:	f043 0301 	orrpl.w	r3, r3, #1
 80012aa:	62a3      	strpl	r3, [r4, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80012ac:	4620      	mov	r0, r4
 80012ae:	f000 f9d5 	bl	800165c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80012b2:	f06f 020c 	mvn.w	r2, #12
 80012b6:	6823      	ldr	r3, [r4, #0]
 80012b8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80012ba:	6823      	ldr	r3, [r4, #0]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	0652      	lsls	r2, r2, #25
 80012c0:	d50d      	bpl.n	80012de <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	07db      	lsls	r3, r3, #31
 80012c6:	d50a      	bpl.n	80012de <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80012c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80012ca:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80012cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d0:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80012d2:	f7ff ff8e 	bl	80011f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80012d6:	f06f 0201 	mvn.w	r2, #1
 80012da:	6823      	ldr	r3, [r4, #0]
 80012dc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80012de:	bd10      	pop	{r4, pc}

080012e0 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80012e0:	2300      	movs	r3, #0
{ 
 80012e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80012e4:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012e6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d06d      	beq.n	80013ca <HAL_ADC_ConfigChannel+0xea>
 80012ee:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012f0:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80012f2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80012f6:	2d06      	cmp	r5, #6
 80012f8:	6802      	ldr	r2, [r0, #0]
 80012fa:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 80012fe:	680c      	ldr	r4, [r1, #0]
 8001300:	d823      	bhi.n	800134a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001302:	261f      	movs	r6, #31
 8001304:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8001306:	3b05      	subs	r3, #5
 8001308:	409e      	lsls	r6, r3
 800130a:	ea25 0506 	bic.w	r5, r5, r6
 800130e:	fa04 f303 	lsl.w	r3, r4, r3
 8001312:	432b      	orrs	r3, r5
 8001314:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001316:	2c09      	cmp	r4, #9
 8001318:	688b      	ldr	r3, [r1, #8]
 800131a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800131e:	f04f 0107 	mov.w	r1, #7
 8001322:	d92a      	bls.n	800137a <HAL_ADC_ConfigChannel+0x9a>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001324:	68d6      	ldr	r6, [r2, #12]
 8001326:	3d1e      	subs	r5, #30
 8001328:	40a9      	lsls	r1, r5
 800132a:	ea26 0101 	bic.w	r1, r6, r1
 800132e:	40ab      	lsls	r3, r5
 8001330:	430b      	orrs	r3, r1
 8001332:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001334:	f1a4 0310 	sub.w	r3, r4, #16
 8001338:	2b01      	cmp	r3, #1
 800133a:	d926      	bls.n	800138a <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800133c:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800133e:	2200      	movs	r2, #0
 8001340:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001344:	4618      	mov	r0, r3
 8001346:	b002      	add	sp, #8
 8001348:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800134a:	2d0c      	cmp	r5, #12
 800134c:	f04f 051f 	mov.w	r5, #31
 8001350:	d809      	bhi.n	8001366 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001352:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001354:	3b23      	subs	r3, #35	; 0x23
 8001356:	409d      	lsls	r5, r3
 8001358:	ea26 0505 	bic.w	r5, r6, r5
 800135c:	fa04 f303 	lsl.w	r3, r4, r3
 8001360:	432b      	orrs	r3, r5
 8001362:	6313      	str	r3, [r2, #48]	; 0x30
 8001364:	e7d7      	b.n	8001316 <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001366:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8001368:	3b41      	subs	r3, #65	; 0x41
 800136a:	409d      	lsls	r5, r3
 800136c:	ea26 0505 	bic.w	r5, r6, r5
 8001370:	fa04 f303 	lsl.w	r3, r4, r3
 8001374:	432b      	orrs	r3, r5
 8001376:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001378:	e7cd      	b.n	8001316 <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800137a:	6916      	ldr	r6, [r2, #16]
 800137c:	40a9      	lsls	r1, r5
 800137e:	ea26 0101 	bic.w	r1, r6, r1
 8001382:	40ab      	lsls	r3, r5
 8001384:	430b      	orrs	r3, r1
 8001386:	6113      	str	r3, [r2, #16]
 8001388:	e7d4      	b.n	8001334 <HAL_ADC_ConfigChannel+0x54>
    if (hadc->Instance == ADC1)
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <HAL_ADC_ConfigChannel+0xf0>)
 800138c:	429a      	cmp	r2, r3
 800138e:	d116      	bne.n	80013be <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001390:	6893      	ldr	r3, [r2, #8]
 8001392:	021b      	lsls	r3, r3, #8
 8001394:	d4d2      	bmi.n	800133c <HAL_ADC_ConfigChannel+0x5c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001396:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001398:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800139a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800139e:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80013a0:	d1cc      	bne.n	800133c <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013a2:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_ADC_ConfigChannel+0xf4>)
 80013a4:	4a0c      	ldr	r2, [pc, #48]	; (80013d8 <HAL_ADC_ConfigChannel+0xf8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	fbb3 f2f2 	udiv	r2, r3, r2
 80013ac:	230a      	movs	r3, #10
 80013ae:	4353      	muls	r3, r2
            wait_loop_index--;
 80013b0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80013b2:	9b01      	ldr	r3, [sp, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0c1      	beq.n	800133c <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 80013b8:	9b01      	ldr	r3, [sp, #4]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	e7f8      	b.n	80013b0 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013be:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80013c0:	f043 0320 	orr.w	r3, r3, #32
 80013c4:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e7b9      	b.n	800133e <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 80013ca:	2302      	movs	r3, #2
 80013cc:	e7ba      	b.n	8001344 <HAL_ADC_ConfigChannel+0x64>
 80013ce:	bf00      	nop
 80013d0:	40012400 	.word	0x40012400
 80013d4:	20000184 	.word	0x20000184
 80013d8:	000f4240 	.word	0x000f4240

080013dc <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80013dc:	2300      	movs	r3, #0
{
 80013de:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80013e0:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013e2:	6803      	ldr	r3, [r0, #0]
{
 80013e4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013e6:	689a      	ldr	r2, [r3, #8]
 80013e8:	07d2      	lsls	r2, r2, #31
 80013ea:	d502      	bpl.n	80013f2 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80013ec:	2000      	movs	r0, #0
}
 80013ee:	b002      	add	sp, #8
 80013f0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80013f2:	689a      	ldr	r2, [r3, #8]
 80013f4:	f042 0201 	orr.w	r2, r2, #1
 80013f8:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013fa:	4b12      	ldr	r3, [pc, #72]	; (8001444 <ADC_Enable+0x68>)
 80013fc:	4a12      	ldr	r2, [pc, #72]	; (8001448 <ADC_Enable+0x6c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001404:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001406:	9b01      	ldr	r3, [sp, #4]
 8001408:	b9c3      	cbnz	r3, 800143c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800140a:	f7ff fee9 	bl	80011e0 <HAL_GetTick>
 800140e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001410:	6823      	ldr	r3, [r4, #0]
 8001412:	689d      	ldr	r5, [r3, #8]
 8001414:	f015 0501 	ands.w	r5, r5, #1
 8001418:	d1e8      	bne.n	80013ec <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800141a:	f7ff fee1 	bl	80011e0 <HAL_GetTick>
 800141e:	1b80      	subs	r0, r0, r6
 8001420:	2802      	cmp	r0, #2
 8001422:	d9f5      	bls.n	8001410 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001424:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8001426:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800142a:	f043 0310 	orr.w	r3, r3, #16
 800142e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001430:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001432:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	62e3      	str	r3, [r4, #44]	; 0x2c
 800143a:	e7d8      	b.n	80013ee <ADC_Enable+0x12>
      wait_loop_index--;
 800143c:	9b01      	ldr	r3, [sp, #4]
 800143e:	3b01      	subs	r3, #1
 8001440:	e7e0      	b.n	8001404 <ADC_Enable+0x28>
 8001442:	bf00      	nop
 8001444:	20000184 	.word	0x20000184
 8001448:	000f4240 	.word	0x000f4240

0800144c <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 800144c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001450:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001452:	2b01      	cmp	r3, #1
{
 8001454:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001456:	d058      	beq.n	800150a <HAL_ADC_Start_IT+0xbe>
 8001458:	2301      	movs	r3, #1
 800145a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 800145e:	f7ff ffbd 	bl	80013dc <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8001462:	2800      	cmp	r0, #0
 8001464:	d14d      	bne.n	8001502 <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 8001466:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001468:	4a29      	ldr	r2, [pc, #164]	; (8001510 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 800146a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800146e:	f023 0301 	bic.w	r3, r3, #1
 8001472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001476:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001478:	6823      	ldr	r3, [r4, #0]
 800147a:	4293      	cmp	r3, r2
 800147c:	d104      	bne.n	8001488 <HAL_ADC_Start_IT+0x3c>
 800147e:	4925      	ldr	r1, [pc, #148]	; (8001514 <HAL_ADC_Start_IT+0xc8>)
 8001480:	684a      	ldr	r2, [r1, #4]
 8001482:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8001486:	d132      	bne.n	80014ee <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001488:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800148a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800148e:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001490:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001492:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001494:	bf41      	itttt	mi
 8001496:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8001498:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800149c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80014a0:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80014a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014a8:	bf1c      	itt	ne
 80014aa:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80014ac:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80014b0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014b8:	f06f 0202 	mvn.w	r2, #2
 80014bc:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	f042 0220 	orr.w	r2, r2, #32
 80014c4:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80014cc:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80014d0:	d113      	bne.n	80014fa <HAL_ADC_Start_IT+0xae>
 80014d2:	4a0f      	ldr	r2, [pc, #60]	; (8001510 <HAL_ADC_Start_IT+0xc4>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d105      	bne.n	80014e4 <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80014d8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80014dc:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014de:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80014e2:	d10a      	bne.n	80014fa <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014e4:	689a      	ldr	r2, [r3, #8]
 80014e6:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014ea:	609a      	str	r2, [r3, #8]
}
 80014ec:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80014f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80014f4:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014f6:	684a      	ldr	r2, [r1, #4]
 80014f8:	e7cb      	b.n	8001492 <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001500:	e7f3      	b.n	80014ea <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 8001502:	2300      	movs	r3, #0
 8001504:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001508:	e7f0      	b.n	80014ec <HAL_ADC_Start_IT+0xa0>
  __HAL_LOCK(hadc);
 800150a:	2002      	movs	r0, #2
 800150c:	e7ee      	b.n	80014ec <HAL_ADC_Start_IT+0xa0>
 800150e:	bf00      	nop
 8001510:	40012800 	.word	0x40012800
 8001514:	40012400 	.word	0x40012400

08001518 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001518:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800151a:	6803      	ldr	r3, [r0, #0]
{
 800151c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	07d2      	lsls	r2, r2, #31
 8001522:	d401      	bmi.n	8001528 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001524:	2000      	movs	r0, #0
}
 8001526:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	f022 0201 	bic.w	r2, r2, #1
 800152e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001530:	f7ff fe56 	bl	80011e0 <HAL_GetTick>
 8001534:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	07db      	lsls	r3, r3, #31
 800153c:	d5f2      	bpl.n	8001524 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800153e:	f7ff fe4f 	bl	80011e0 <HAL_GetTick>
 8001542:	1b40      	subs	r0, r0, r5
 8001544:	2802      	cmp	r0, #2
 8001546:	d9f6      	bls.n	8001536 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001548:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800154a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800154c:	f043 0310 	orr.w	r3, r3, #16
 8001550:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001552:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	62e3      	str	r3, [r4, #44]	; 0x2c
 800155a:	e7e4      	b.n	8001526 <ADC_ConversionStop_Disable+0xe>

0800155c <HAL_ADC_Init>:
{
 800155c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800155e:	4604      	mov	r4, r0
 8001560:	2800      	cmp	r0, #0
 8001562:	d070      	beq.n	8001646 <HAL_ADC_Init+0xea>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001564:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001566:	b923      	cbnz	r3, 8001572 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001568:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800156a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800156e:	f005 fbdb 	bl	8006d28 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001572:	4620      	mov	r0, r4
 8001574:	f7ff ffd0 	bl	8001518 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001578:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800157a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800157e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001580:	d163      	bne.n	800164a <HAL_ADC_Init+0xee>
 8001582:	2800      	cmp	r0, #0
 8001584:	d161      	bne.n	800164a <HAL_ADC_Init+0xee>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001586:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8001588:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800158c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800158e:	f023 0302 	bic.w	r3, r3, #2
 8001592:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001596:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001598:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800159a:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800159c:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800159e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80015a2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015a6:	d037      	beq.n	8001618 <HAL_ADC_Init+0xbc>
 80015a8:	2901      	cmp	r1, #1
 80015aa:	bf14      	ite	ne
 80015ac:	4606      	movne	r6, r0
 80015ae:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015b2:	7d25      	ldrb	r5, [r4, #20]
 80015b4:	2d01      	cmp	r5, #1
 80015b6:	d106      	bne.n	80015c6 <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015b8:	bb83      	cbnz	r3, 800161c <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80015ba:	69a3      	ldr	r3, [r4, #24]
 80015bc:	3b01      	subs	r3, #1
 80015be:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80015c2:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80015c6:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015c8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80015cc:	685d      	ldr	r5, [r3, #4]
 80015ce:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80015d2:	ea45 0506 	orr.w	r5, r5, r6
 80015d6:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80015d8:	689e      	ldr	r6, [r3, #8]
 80015da:	4d1e      	ldr	r5, [pc, #120]	; (8001654 <HAL_ADC_Init+0xf8>)
 80015dc:	ea05 0506 	and.w	r5, r5, r6
 80015e0:	ea45 0502 	orr.w	r5, r5, r2
 80015e4:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015e6:	d001      	beq.n	80015ec <HAL_ADC_Init+0x90>
 80015e8:	2901      	cmp	r1, #1
 80015ea:	d120      	bne.n	800162e <HAL_ADC_Init+0xd2>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80015ec:	6921      	ldr	r1, [r4, #16]
 80015ee:	3901      	subs	r1, #1
 80015f0:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80015f2:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80015f4:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80015f8:	4329      	orrs	r1, r5
 80015fa:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015fc:	6899      	ldr	r1, [r3, #8]
 80015fe:	4b16      	ldr	r3, [pc, #88]	; (8001658 <HAL_ADC_Init+0xfc>)
 8001600:	400b      	ands	r3, r1
 8001602:	429a      	cmp	r2, r3
 8001604:	d115      	bne.n	8001632 <HAL_ADC_Init+0xd6>
      ADC_CLEAR_ERRORCODE(hadc);
 8001606:	2300      	movs	r3, #0
 8001608:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800160a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800160c:	f023 0303 	bic.w	r3, r3, #3
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8001616:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001618:	460e      	mov	r6, r1
 800161a:	e7ca      	b.n	80015b2 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800161c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800161e:	f043 0320 	orr.w	r3, r3, #32
 8001622:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001624:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001626:	f043 0301 	orr.w	r3, r3, #1
 800162a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800162c:	e7cb      	b.n	80015c6 <HAL_ADC_Init+0x6a>
  uint32_t tmp_sqr1 = 0U;
 800162e:	2100      	movs	r1, #0
 8001630:	e7df      	b.n	80015f2 <HAL_ADC_Init+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8001632:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001634:	f023 0312 	bic.w	r3, r3, #18
 8001638:	f043 0310 	orr.w	r3, r3, #16
 800163c:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800163e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
 8001648:	e7e5      	b.n	8001616 <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800164a:	f043 0310 	orr.w	r3, r3, #16
 800164e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001650:	e7f9      	b.n	8001646 <HAL_ADC_Init+0xea>
 8001652:	bf00      	nop
 8001654:	ffe1f7fd 	.word	0xffe1f7fd
 8001658:	ff1f0efe 	.word	0xff1f0efe

0800165c <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800165c:	4770      	bx	lr
	...

08001660 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001662:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001664:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001666:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800166e:	041b      	lsls	r3, r3, #16
 8001670:	0c1b      	lsrs	r3, r3, #16
 8001672:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001676:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800167a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800167c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001686:	b570      	push	{r4, r5, r6, lr}
 8001688:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800168a:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800168e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001692:	f1c4 0507 	rsb	r5, r4, #7
 8001696:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001698:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800169c:	bf28      	it	cs
 800169e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a0:	2b06      	cmp	r3, #6
 80016a2:	bf98      	it	ls
 80016a4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a6:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016aa:	bf88      	it	hi
 80016ac:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ae:	ea21 0303 	bic.w	r3, r1, r3
 80016b2:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b4:	fa06 f404 	lsl.w	r4, r6, r4
 80016b8:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 80016bc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016be:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c2:	bfa8      	it	ge
 80016c4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80016c8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016cc:	bfb8      	it	lt
 80016ce:	4a06      	ldrlt	r2, [pc, #24]	; (80016e8 <HAL_NVIC_SetPriority+0x64>)
 80016d0:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d2:	bfab      	itete	ge
 80016d4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d8:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e0:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80016e2:	bd70      	pop	{r4, r5, r6, pc}
 80016e4:	e000ed00 	.word	0xe000ed00
 80016e8:	e000ed14 	.word	0xe000ed14

080016ec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80016ec:	2800      	cmp	r0, #0
 80016ee:	db08      	blt.n	8001702 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f0:	2301      	movs	r3, #1
 80016f2:	0942      	lsrs	r2, r0, #5
 80016f4:	f000 001f 	and.w	r0, r0, #31
 80016f8:	fa03 f000 	lsl.w	r0, r3, r0
 80016fc:	4b01      	ldr	r3, [pc, #4]	; (8001704 <HAL_NVIC_EnableIRQ+0x18>)
 80016fe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001702:	4770      	bx	lr
 8001704:	e000e100 	.word	0xe000e100

08001708 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001708:	3801      	subs	r0, #1
 800170a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800170e:	d20a      	bcs.n	8001726 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001710:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001714:	4a06      	ldr	r2, [pc, #24]	; (8001730 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001716:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001718:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800171c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800171e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001720:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001726:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000e010 	.word	0xe000e010
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001734:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001736:	b330      	cbz	r0, 8001786 <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001738:	2214      	movs	r2, #20
 800173a:	6801      	ldr	r1, [r0, #0]
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <HAL_DMA_Init+0x58>)
 800173e:	440b      	add	r3, r1
 8001740:	fbb3 f3f2 	udiv	r3, r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_DMA_Init+0x5c>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800174a:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800174c:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800174e:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8001752:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001754:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001756:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800175a:	4323      	orrs	r3, r4
 800175c:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800175e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001762:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001764:	6944      	ldr	r4, [r0, #20]
 8001766:	4323      	orrs	r3, r4
 8001768:	6984      	ldr	r4, [r0, #24]
 800176a:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800176c:	69c4      	ldr	r4, [r0, #28]
 800176e:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001770:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001772:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001774:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001776:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001778:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800177c:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800177e:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8001782:	4618      	mov	r0, r3
}
 8001784:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001786:	2001      	movs	r0, #1
 8001788:	e7fc      	b.n	8001784 <HAL_DMA_Init+0x50>
 800178a:	bf00      	nop
 800178c:	bffdfff8 	.word	0xbffdfff8
 8001790:	40020000 	.word	0x40020000

08001794 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001794:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001796:	f890 4020 	ldrb.w	r4, [r0, #32]
 800179a:	2c01      	cmp	r4, #1
 800179c:	d035      	beq.n	800180a <HAL_DMA_Start_IT+0x76>
 800179e:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017a0:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80017a4:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80017a8:	42a5      	cmp	r5, r4
 80017aa:	f04f 0600 	mov.w	r6, #0
 80017ae:	f04f 0402 	mov.w	r4, #2
 80017b2:	d128      	bne.n	8001806 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017b4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017b8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ba:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80017bc:	6826      	ldr	r6, [r4, #0]
 80017be:	f026 0601 	bic.w	r6, r6, #1
 80017c2:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017c4:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 80017c8:	40bd      	lsls	r5, r7
 80017ca:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017cc:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017ce:	6843      	ldr	r3, [r0, #4]
 80017d0:	6805      	ldr	r5, [r0, #0]
 80017d2:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80017d4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017d6:	bf0b      	itete	eq
 80017d8:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80017da:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80017dc:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80017de:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80017e0:	b14b      	cbz	r3, 80017f6 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017e2:	6823      	ldr	r3, [r4, #0]
 80017e4:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 80017e8:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017ea:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80017ec:	682b      	ldr	r3, [r5, #0]
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	602b      	str	r3, [r5, #0]
}
 80017f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017f6:	6823      	ldr	r3, [r4, #0]
 80017f8:	f023 0304 	bic.w	r3, r3, #4
 80017fc:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017fe:	6823      	ldr	r3, [r4, #0]
 8001800:	f043 030a 	orr.w	r3, r3, #10
 8001804:	e7f0      	b.n	80017e8 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001806:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800180a:	2002      	movs	r0, #2
 800180c:	e7f2      	b.n	80017f4 <HAL_DMA_Start_IT+0x60>
	...

08001810 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001810:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001814:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001816:	2b02      	cmp	r3, #2
 8001818:	d003      	beq.n	8001822 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800181a:	2304      	movs	r3, #4
 800181c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800181e:	2001      	movs	r0, #1
}
 8001820:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001822:	6803      	ldr	r3, [r0, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	f022 020e 	bic.w	r2, r2, #14
 800182a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	f022 0201 	bic.w	r2, r2, #1
 8001832:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <HAL_DMA_Abort_IT+0x88>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d01f      	beq.n	800187a <HAL_DMA_Abort_IT+0x6a>
 800183a:	3214      	adds	r2, #20
 800183c:	4293      	cmp	r3, r2
 800183e:	d01e      	beq.n	800187e <HAL_DMA_Abort_IT+0x6e>
 8001840:	3214      	adds	r2, #20
 8001842:	4293      	cmp	r3, r2
 8001844:	d01d      	beq.n	8001882 <HAL_DMA_Abort_IT+0x72>
 8001846:	3214      	adds	r2, #20
 8001848:	4293      	cmp	r3, r2
 800184a:	d01d      	beq.n	8001888 <HAL_DMA_Abort_IT+0x78>
 800184c:	3214      	adds	r2, #20
 800184e:	4293      	cmp	r3, r2
 8001850:	d01d      	beq.n	800188e <HAL_DMA_Abort_IT+0x7e>
 8001852:	3214      	adds	r2, #20
 8001854:	4293      	cmp	r3, r2
 8001856:	bf0c      	ite	eq
 8001858:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800185c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001860:	4a0e      	ldr	r2, [pc, #56]	; (800189c <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001862:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001864:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001866:	2301      	movs	r3, #1
 8001868:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 800186c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800186e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001872:	b17b      	cbz	r3, 8001894 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001874:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001876:	4620      	mov	r0, r4
 8001878:	e7d2      	b.n	8001820 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800187a:	2301      	movs	r3, #1
 800187c:	e7f0      	b.n	8001860 <HAL_DMA_Abort_IT+0x50>
 800187e:	2310      	movs	r3, #16
 8001880:	e7ee      	b.n	8001860 <HAL_DMA_Abort_IT+0x50>
 8001882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001886:	e7eb      	b.n	8001860 <HAL_DMA_Abort_IT+0x50>
 8001888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188c:	e7e8      	b.n	8001860 <HAL_DMA_Abort_IT+0x50>
 800188e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001892:	e7e5      	b.n	8001860 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001894:	4618      	mov	r0, r3
 8001896:	e7c3      	b.n	8001820 <HAL_DMA_Abort_IT+0x10>
 8001898:	40020008 	.word	0x40020008
 800189c:	40020000 	.word	0x40020000

080018a0 <HAL_DMA_IRQHandler>:
{
 80018a0:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80018a2:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018a4:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80018a6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018a8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80018aa:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80018ac:	4095      	lsls	r5, r2
 80018ae:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80018b0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80018b2:	d032      	beq.n	800191a <HAL_DMA_IRQHandler+0x7a>
 80018b4:	074d      	lsls	r5, r1, #29
 80018b6:	d530      	bpl.n	800191a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018bc:	bf5e      	ittt	pl
 80018be:	681a      	ldrpl	r2, [r3, #0]
 80018c0:	f022 0204 	bicpl.w	r2, r2, #4
 80018c4:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80018c6:	4a3e      	ldr	r2, [pc, #248]	; (80019c0 <HAL_DMA_IRQHandler+0x120>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d019      	beq.n	8001900 <HAL_DMA_IRQHandler+0x60>
 80018cc:	3214      	adds	r2, #20
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d018      	beq.n	8001904 <HAL_DMA_IRQHandler+0x64>
 80018d2:	3214      	adds	r2, #20
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d017      	beq.n	8001908 <HAL_DMA_IRQHandler+0x68>
 80018d8:	3214      	adds	r2, #20
 80018da:	4293      	cmp	r3, r2
 80018dc:	d017      	beq.n	800190e <HAL_DMA_IRQHandler+0x6e>
 80018de:	3214      	adds	r2, #20
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d017      	beq.n	8001914 <HAL_DMA_IRQHandler+0x74>
 80018e4:	3214      	adds	r2, #20
 80018e6:	4293      	cmp	r3, r2
 80018e8:	bf0c      	ite	eq
 80018ea:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80018ee:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80018f2:	4a34      	ldr	r2, [pc, #208]	; (80019c4 <HAL_DMA_IRQHandler+0x124>)
 80018f4:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80018f6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d05e      	beq.n	80019ba <HAL_DMA_IRQHandler+0x11a>
}
 80018fc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80018fe:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001900:	2304      	movs	r3, #4
 8001902:	e7f6      	b.n	80018f2 <HAL_DMA_IRQHandler+0x52>
 8001904:	2340      	movs	r3, #64	; 0x40
 8001906:	e7f4      	b.n	80018f2 <HAL_DMA_IRQHandler+0x52>
 8001908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800190c:	e7f1      	b.n	80018f2 <HAL_DMA_IRQHandler+0x52>
 800190e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001912:	e7ee      	b.n	80018f2 <HAL_DMA_IRQHandler+0x52>
 8001914:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001918:	e7eb      	b.n	80018f2 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800191a:	2502      	movs	r5, #2
 800191c:	4095      	lsls	r5, r2
 800191e:	4225      	tst	r5, r4
 8001920:	d035      	beq.n	800198e <HAL_DMA_IRQHandler+0xee>
 8001922:	078d      	lsls	r5, r1, #30
 8001924:	d533      	bpl.n	800198e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	0694      	lsls	r4, r2, #26
 800192a:	d406      	bmi.n	800193a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	f022 020a 	bic.w	r2, r2, #10
 8001932:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001934:	2201      	movs	r2, #1
 8001936:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800193a:	4a21      	ldr	r2, [pc, #132]	; (80019c0 <HAL_DMA_IRQHandler+0x120>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d019      	beq.n	8001974 <HAL_DMA_IRQHandler+0xd4>
 8001940:	3214      	adds	r2, #20
 8001942:	4293      	cmp	r3, r2
 8001944:	d018      	beq.n	8001978 <HAL_DMA_IRQHandler+0xd8>
 8001946:	3214      	adds	r2, #20
 8001948:	4293      	cmp	r3, r2
 800194a:	d017      	beq.n	800197c <HAL_DMA_IRQHandler+0xdc>
 800194c:	3214      	adds	r2, #20
 800194e:	4293      	cmp	r3, r2
 8001950:	d017      	beq.n	8001982 <HAL_DMA_IRQHandler+0xe2>
 8001952:	3214      	adds	r2, #20
 8001954:	4293      	cmp	r3, r2
 8001956:	d017      	beq.n	8001988 <HAL_DMA_IRQHandler+0xe8>
 8001958:	3214      	adds	r2, #20
 800195a:	4293      	cmp	r3, r2
 800195c:	bf0c      	ite	eq
 800195e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001962:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001966:	4a17      	ldr	r2, [pc, #92]	; (80019c4 <HAL_DMA_IRQHandler+0x124>)
 8001968:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800196a:	2300      	movs	r3, #0
 800196c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001970:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001972:	e7c1      	b.n	80018f8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001974:	2302      	movs	r3, #2
 8001976:	e7f6      	b.n	8001966 <HAL_DMA_IRQHandler+0xc6>
 8001978:	2320      	movs	r3, #32
 800197a:	e7f4      	b.n	8001966 <HAL_DMA_IRQHandler+0xc6>
 800197c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001980:	e7f1      	b.n	8001966 <HAL_DMA_IRQHandler+0xc6>
 8001982:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001986:	e7ee      	b.n	8001966 <HAL_DMA_IRQHandler+0xc6>
 8001988:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800198c:	e7eb      	b.n	8001966 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800198e:	2508      	movs	r5, #8
 8001990:	4095      	lsls	r5, r2
 8001992:	4225      	tst	r5, r4
 8001994:	d011      	beq.n	80019ba <HAL_DMA_IRQHandler+0x11a>
 8001996:	0709      	lsls	r1, r1, #28
 8001998:	d50f      	bpl.n	80019ba <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800199a:	6819      	ldr	r1, [r3, #0]
 800199c:	f021 010e 	bic.w	r1, r1, #14
 80019a0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019a2:	2301      	movs	r3, #1
 80019a4:	fa03 f202 	lsl.w	r2, r3, r2
 80019a8:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019aa:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80019ac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80019b0:	2300      	movs	r3, #0
 80019b2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80019b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80019b8:	e79e      	b.n	80018f8 <HAL_DMA_IRQHandler+0x58>
}
 80019ba:	bc70      	pop	{r4, r5, r6}
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40020008 	.word	0x40020008
 80019c4:	40020000 	.word	0x40020000

080019c8 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80019c8:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <FLASH_SetErrorCode+0x48>)
 80019ca:	68d3      	ldr	r3, [r2, #12]
 80019cc:	f013 0310 	ands.w	r3, r3, #16
 80019d0:	d005      	beq.n	80019de <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80019d2:	4910      	ldr	r1, [pc, #64]	; (8001a14 <FLASH_SetErrorCode+0x4c>)
 80019d4:	69cb      	ldr	r3, [r1, #28]
 80019d6:	f043 0302 	orr.w	r3, r3, #2
 80019da:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80019dc:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80019de:	68d2      	ldr	r2, [r2, #12]
 80019e0:	0750      	lsls	r0, r2, #29
 80019e2:	d506      	bpl.n	80019f2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80019e4:	490b      	ldr	r1, [pc, #44]	; (8001a14 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80019e6:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80019ea:	69ca      	ldr	r2, [r1, #28]
 80019ec:	f042 0201 	orr.w	r2, r2, #1
 80019f0:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80019f2:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <FLASH_SetErrorCode+0x48>)
 80019f4:	69d1      	ldr	r1, [r2, #28]
 80019f6:	07c9      	lsls	r1, r1, #31
 80019f8:	d508      	bpl.n	8001a0c <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80019fa:	4806      	ldr	r0, [pc, #24]	; (8001a14 <FLASH_SetErrorCode+0x4c>)
 80019fc:	69c1      	ldr	r1, [r0, #28]
 80019fe:	f041 0104 	orr.w	r1, r1, #4
 8001a02:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001a04:	69d1      	ldr	r1, [r2, #28]
 8001a06:	f021 0101 	bic.w	r1, r1, #1
 8001a0a:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001a0c:	60d3      	str	r3, [r2, #12]
}  
 8001a0e:	4770      	bx	lr
 8001a10:	40022000 	.word	0x40022000
 8001a14:	20000970 	.word	0x20000970

08001a18 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <HAL_FLASH_Unlock+0x1c>)
 8001a1a:	6918      	ldr	r0, [r3, #16]
 8001a1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001a20:	d007      	beq.n	8001a32 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001a22:	4a05      	ldr	r2, [pc, #20]	; (8001a38 <HAL_FLASH_Unlock+0x20>)
 8001a24:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001a26:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001a2a:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a2c:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001a2e:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8001a32:	4770      	bx	lr
 8001a34:	40022000 	.word	0x40022000
 8001a38:	45670123 	.word	0x45670123

08001a3c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001a3c:	4a03      	ldr	r2, [pc, #12]	; (8001a4c <HAL_FLASH_Lock+0x10>)
}
 8001a3e:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001a40:	6913      	ldr	r3, [r2, #16]
 8001a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a46:	6113      	str	r3, [r2, #16]
}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40022000 	.word	0x40022000

08001a50 <FLASH_WaitForLastOperation>:
{
 8001a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a52:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8001a54:	f7ff fbc4 	bl	80011e0 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a58:	4c11      	ldr	r4, [pc, #68]	; (8001aa0 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 8001a5a:	4607      	mov	r7, r0
 8001a5c:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001a5e:	68e3      	ldr	r3, [r4, #12]
 8001a60:	07d8      	lsls	r0, r3, #31
 8001a62:	d412      	bmi.n	8001a8a <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001a64:	68e3      	ldr	r3, [r4, #12]
 8001a66:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001a68:	bf44      	itt	mi
 8001a6a:	2320      	movmi	r3, #32
 8001a6c:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001a6e:	68eb      	ldr	r3, [r5, #12]
 8001a70:	06da      	lsls	r2, r3, #27
 8001a72:	d406      	bmi.n	8001a82 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001a74:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001a76:	07db      	lsls	r3, r3, #31
 8001a78:	d403      	bmi.n	8001a82 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001a7a:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001a7c:	f010 0004 	ands.w	r0, r0, #4
 8001a80:	d007      	beq.n	8001a92 <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 8001a82:	f7ff ffa1 	bl	80019c8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001a86:	2001      	movs	r0, #1
 8001a88:	e003      	b.n	8001a92 <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8001a8a:	1c73      	adds	r3, r6, #1
 8001a8c:	d0e7      	beq.n	8001a5e <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001a8e:	b90e      	cbnz	r6, 8001a94 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 8001a90:	2003      	movs	r0, #3
}
 8001a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001a94:	f7ff fba4 	bl	80011e0 <HAL_GetTick>
 8001a98:	1bc0      	subs	r0, r0, r7
 8001a9a:	42b0      	cmp	r0, r6
 8001a9c:	d9df      	bls.n	8001a5e <FLASH_WaitForLastOperation+0xe>
 8001a9e:	e7f7      	b.n	8001a90 <FLASH_WaitForLastOperation+0x40>
 8001aa0:	40022000 	.word	0x40022000

08001aa4 <HAL_FLASH_Program>:
{
 8001aa4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8001aa8:	4c24      	ldr	r4, [pc, #144]	; (8001b3c <HAL_FLASH_Program+0x98>)
{
 8001aaa:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 8001aac:	7e23      	ldrb	r3, [r4, #24]
{
 8001aae:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8001ab0:	2b01      	cmp	r3, #1
{
 8001ab2:	460f      	mov	r7, r1
 8001ab4:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 8001ab6:	d03f      	beq.n	8001b38 <HAL_FLASH_Program+0x94>
 8001ab8:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001aba:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8001abe:	7623      	strb	r3, [r4, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001ac0:	f7ff ffc6 	bl	8001a50 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001ac4:	bba0      	cbnz	r0, 8001b30 <HAL_FLASH_Program+0x8c>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ac6:	2d01      	cmp	r5, #1
 8001ac8:	d003      	beq.n	8001ad2 <HAL_FLASH_Program+0x2e>
      nbiterations = 4U;
 8001aca:	2d02      	cmp	r5, #2
 8001acc:	bf0c      	ite	eq
 8001ace:	2502      	moveq	r5, #2
 8001ad0:	2504      	movne	r5, #4
 8001ad2:	f04f 0900 	mov.w	r9, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ad6:	46cb      	mov	fp, r9
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ad8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8001b40 <HAL_FLASH_Program+0x9c>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001adc:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001ae0:	f1c3 0120 	rsb	r1, r3, #32
 8001ae4:	f1a3 0220 	sub.w	r2, r3, #32
 8001ae8:	fa06 f101 	lsl.w	r1, r6, r1
 8001aec:	fa28 f303 	lsr.w	r3, r8, r3
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001af0:	f8c4 b01c 	str.w	fp, [r4, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001af4:	430b      	orrs	r3, r1
 8001af6:	fa26 f202 	lsr.w	r2, r6, r2
 8001afa:	4313      	orrs	r3, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001afc:	f8da 2010 	ldr.w	r2, [sl, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001b00:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001b02:	f042 0201 	orr.w	r2, r2, #1
 8001b06:	f8ca 2010 	str.w	r2, [sl, #16]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b0a:	f24c 3050 	movw	r0, #50000	; 0xc350
  *(__IO uint16_t*)Address = Data;
 8001b0e:	f827 3019 	strh.w	r3, [r7, r9, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b12:	f7ff ff9d 	bl	8001a50 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001b16:	f8da 3010 	ldr.w	r3, [sl, #16]
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	f8ca 3010 	str.w	r3, [sl, #16]
      if (status != HAL_OK)
 8001b22:	b928      	cbnz	r0, 8001b30 <HAL_FLASH_Program+0x8c>
 8001b24:	f109 0901 	add.w	r9, r9, #1
    for (index = 0U; index < nbiterations; index++)
 8001b28:	fa5f f389 	uxtb.w	r3, r9
 8001b2c:	429d      	cmp	r5, r3
 8001b2e:	d8d5      	bhi.n	8001adc <HAL_FLASH_Program+0x38>
  __HAL_UNLOCK(&pFlash);
 8001b30:	2300      	movs	r3, #0
 8001b32:	7623      	strb	r3, [r4, #24]
}
 8001b34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8001b38:	2002      	movs	r0, #2
 8001b3a:	e7fb      	b.n	8001b34 <HAL_FLASH_Program+0x90>
 8001b3c:	20000970 	.word	0x20000970
 8001b40:	40022000 	.word	0x40022000

08001b44 <FLASH_MassErase.isra.0>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b44:	2200      	movs	r2, #0
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <FLASH_MassErase.isra.0+0x1c>)
 8001b48:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <FLASH_MassErase.isra.0+0x20>)
 8001b4c:	691a      	ldr	r2, [r3, #16]
 8001b4e:	f042 0204 	orr.w	r2, r2, #4
 8001b52:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b54:	691a      	ldr	r2, [r3, #16]
 8001b56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b5a:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	20000970 	.word	0x20000970
 8001b64:	40022000 	.word	0x40022000

08001b68 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <FLASH_PageErase+0x1c>)
 8001b6c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <FLASH_PageErase+0x20>)
 8001b70:	691a      	ldr	r2, [r3, #16]
 8001b72:	f042 0202 	orr.w	r2, r2, #2
 8001b76:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001b78:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b7a:	691a      	ldr	r2, [r3, #16]
 8001b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b80:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001b82:	4770      	bx	lr
 8001b84:	20000970 	.word	0x20000970
 8001b88:	40022000 	.word	0x40022000

08001b8c <HAL_FLASHEx_Erase>:
{
 8001b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001b90:	4d22      	ldr	r5, [pc, #136]	; (8001c1c <HAL_FLASHEx_Erase+0x90>)
{
 8001b92:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 8001b94:	7e2b      	ldrb	r3, [r5, #24]
{
 8001b96:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d03d      	beq.n	8001c18 <HAL_FLASHEx_Erase+0x8c>
 8001b9c:	2401      	movs	r4, #1
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001b9e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(&pFlash);
 8001ba0:	762c      	strb	r4, [r5, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001ba2:	2b02      	cmp	r3, #2
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001ba4:	f24c 3050 	movw	r0, #50000	; 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001ba8:	d113      	bne.n	8001bd2 <HAL_FLASHEx_Erase+0x46>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001baa:	f7ff ff51 	bl	8001a50 <FLASH_WaitForLastOperation>
 8001bae:	b120      	cbz	r0, 8001bba <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 8001bb0:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	762b      	strb	r3, [r5, #24]
}
 8001bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_MassErase(FLASH_BANK_1);
 8001bba:	f7ff ffc3 	bl	8001b44 <FLASH_MassErase.isra.0>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bbe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bc2:	f7ff ff45 	bl	8001a50 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001bc6:	4a16      	ldr	r2, [pc, #88]	; (8001c20 <HAL_FLASHEx_Erase+0x94>)
 8001bc8:	6913      	ldr	r3, [r2, #16]
 8001bca:	f023 0304 	bic.w	r3, r3, #4
 8001bce:	6113      	str	r3, [r2, #16]
 8001bd0:	e7ef      	b.n	8001bb2 <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001bd2:	f7ff ff3d 	bl	8001a50 <FLASH_WaitForLastOperation>
 8001bd6:	2800      	cmp	r0, #0
 8001bd8:	d1ea      	bne.n	8001bb0 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001be2:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 8001be4:	68be      	ldr	r6, [r7, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001be6:	4c0e      	ldr	r4, [pc, #56]	; (8001c20 <HAL_FLASHEx_Erase+0x94>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001be8:	e9d7 3202 	ldrd	r3, r2, [r7, #8]
 8001bec:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 8001bf0:	42b3      	cmp	r3, r6
 8001bf2:	d9de      	bls.n	8001bb2 <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8001bf4:	4630      	mov	r0, r6
 8001bf6:	f7ff ffb7 	bl	8001b68 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bfa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bfe:	f7ff ff27 	bl	8001a50 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001c02:	6923      	ldr	r3, [r4, #16]
 8001c04:	f023 0302 	bic.w	r3, r3, #2
 8001c08:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8001c0a:	b110      	cbz	r0, 8001c12 <HAL_FLASHEx_Erase+0x86>
            *PageError = address;
 8001c0c:	f8c8 6000 	str.w	r6, [r8]
            break;
 8001c10:	e7cf      	b.n	8001bb2 <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8001c12:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001c16:	e7e7      	b.n	8001be8 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8001c18:	2002      	movs	r0, #2
 8001c1a:	e7cc      	b.n	8001bb6 <HAL_FLASHEx_Erase+0x2a>
 8001c1c:	20000970 	.word	0x20000970
 8001c20:	40022000 	.word	0x40022000

08001c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c28:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8001c2a:	4626      	mov	r6, r4
 8001c2c:	4b65      	ldr	r3, [pc, #404]	; (8001dc4 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c2e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001dd4 <HAL_GPIO_Init+0x1b0>
 8001c32:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001dd8 <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c36:	680a      	ldr	r2, [r1, #0]
 8001c38:	fa32 f506 	lsrs.w	r5, r2, r6
 8001c3c:	d102      	bne.n	8001c44 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8001c3e:	b003      	add	sp, #12
 8001c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8001c44:	f04f 0801 	mov.w	r8, #1
 8001c48:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c4c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8001c50:	4590      	cmp	r8, r2
 8001c52:	d17e      	bne.n	8001d52 <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 8001c54:	684d      	ldr	r5, [r1, #4]
 8001c56:	2d12      	cmp	r5, #18
 8001c58:	f000 80a9 	beq.w	8001dae <HAL_GPIO_Init+0x18a>
 8001c5c:	f200 8082 	bhi.w	8001d64 <HAL_GPIO_Init+0x140>
 8001c60:	2d02      	cmp	r5, #2
 8001c62:	f000 80a1 	beq.w	8001da8 <HAL_GPIO_Init+0x184>
 8001c66:	d876      	bhi.n	8001d56 <HAL_GPIO_Init+0x132>
 8001c68:	2d00      	cmp	r5, #0
 8001c6a:	f000 8088 	beq.w	8001d7e <HAL_GPIO_Init+0x15a>
 8001c6e:	2d01      	cmp	r5, #1
 8001c70:	f000 8098 	beq.w	8001da4 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c74:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c78:	2aff      	cmp	r2, #255	; 0xff
 8001c7a:	bf93      	iteet	ls
 8001c7c:	4682      	movls	sl, r0
 8001c7e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001c82:	3d08      	subhi	r5, #8
 8001c84:	f8d0 b000 	ldrls.w	fp, [r0]
 8001c88:	bf92      	itee	ls
 8001c8a:	00b5      	lslls	r5, r6, #2
 8001c8c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001c90:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c92:	fa09 f805 	lsl.w	r8, r9, r5
 8001c96:	ea2b 0808 	bic.w	r8, fp, r8
 8001c9a:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c9e:	bf88      	it	hi
 8001ca0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ca4:	ea48 0505 	orr.w	r5, r8, r5
 8001ca8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cac:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001cb0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001cb4:	d04d      	beq.n	8001d52 <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb6:	4f44      	ldr	r7, [pc, #272]	; (8001dc8 <HAL_GPIO_Init+0x1a4>)
 8001cb8:	f026 0803 	bic.w	r8, r6, #3
 8001cbc:	69bd      	ldr	r5, [r7, #24]
 8001cbe:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001cc2:	f045 0501 	orr.w	r5, r5, #1
 8001cc6:	61bd      	str	r5, [r7, #24]
 8001cc8:	69bd      	ldr	r5, [r7, #24]
 8001cca:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001cce:	f005 0501 	and.w	r5, r5, #1
 8001cd2:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cd4:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cd8:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cda:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001cde:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ce2:	fa09 f90b 	lsl.w	r9, r9, fp
 8001ce6:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cea:	4d38      	ldr	r5, [pc, #224]	; (8001dcc <HAL_GPIO_Init+0x1a8>)
 8001cec:	42a8      	cmp	r0, r5
 8001cee:	d063      	beq.n	8001db8 <HAL_GPIO_Init+0x194>
 8001cf0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001cf4:	42a8      	cmp	r0, r5
 8001cf6:	d061      	beq.n	8001dbc <HAL_GPIO_Init+0x198>
 8001cf8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001cfc:	42a8      	cmp	r0, r5
 8001cfe:	d05f      	beq.n	8001dc0 <HAL_GPIO_Init+0x19c>
 8001d00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d04:	42a8      	cmp	r0, r5
 8001d06:	bf0c      	ite	eq
 8001d08:	2503      	moveq	r5, #3
 8001d0a:	2504      	movne	r5, #4
 8001d0c:	fa05 f50b 	lsl.w	r5, r5, fp
 8001d10:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8001d14:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001d18:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d1a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001d1e:	bf14      	ite	ne
 8001d20:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d22:	4395      	biceq	r5, r2
 8001d24:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001d26:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d28:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001d2c:	bf14      	ite	ne
 8001d2e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d30:	4395      	biceq	r5, r2
 8001d32:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d34:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d36:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d3a:	bf14      	ite	ne
 8001d3c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d3e:	4395      	biceq	r5, r2
 8001d40:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d42:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d44:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d48:	bf14      	ite	ne
 8001d4a:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d4c:	ea25 0202 	biceq.w	r2, r5, r2
 8001d50:	60da      	str	r2, [r3, #12]
	position++;
 8001d52:	3601      	adds	r6, #1
 8001d54:	e76f      	b.n	8001c36 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8001d56:	2d03      	cmp	r5, #3
 8001d58:	d022      	beq.n	8001da0 <HAL_GPIO_Init+0x17c>
 8001d5a:	2d11      	cmp	r5, #17
 8001d5c:	d18a      	bne.n	8001c74 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d5e:	68cc      	ldr	r4, [r1, #12]
 8001d60:	3404      	adds	r4, #4
          break;
 8001d62:	e787      	b.n	8001c74 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001d64:	4f1a      	ldr	r7, [pc, #104]	; (8001dd0 <HAL_GPIO_Init+0x1ac>)
 8001d66:	42bd      	cmp	r5, r7
 8001d68:	d009      	beq.n	8001d7e <HAL_GPIO_Init+0x15a>
 8001d6a:	d812      	bhi.n	8001d92 <HAL_GPIO_Init+0x16e>
 8001d6c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001ddc <HAL_GPIO_Init+0x1b8>
 8001d70:	454d      	cmp	r5, r9
 8001d72:	d004      	beq.n	8001d7e <HAL_GPIO_Init+0x15a>
 8001d74:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001d78:	454d      	cmp	r5, r9
 8001d7a:	f47f af7b 	bne.w	8001c74 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d7e:	688c      	ldr	r4, [r1, #8]
 8001d80:	b1c4      	cbz	r4, 8001db4 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d82:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8001d84:	bf0c      	ite	eq
 8001d86:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001d8a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d8e:	2408      	movs	r4, #8
 8001d90:	e770      	b.n	8001c74 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001d92:	4565      	cmp	r5, ip
 8001d94:	d0f3      	beq.n	8001d7e <HAL_GPIO_Init+0x15a>
 8001d96:	4575      	cmp	r5, lr
 8001d98:	d0f1      	beq.n	8001d7e <HAL_GPIO_Init+0x15a>
 8001d9a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001de0 <HAL_GPIO_Init+0x1bc>
 8001d9e:	e7eb      	b.n	8001d78 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001da0:	2400      	movs	r4, #0
 8001da2:	e767      	b.n	8001c74 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001da4:	68cc      	ldr	r4, [r1, #12]
          break;
 8001da6:	e765      	b.n	8001c74 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001da8:	68cc      	ldr	r4, [r1, #12]
 8001daa:	3408      	adds	r4, #8
          break;
 8001dac:	e762      	b.n	8001c74 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dae:	68cc      	ldr	r4, [r1, #12]
 8001db0:	340c      	adds	r4, #12
          break;
 8001db2:	e75f      	b.n	8001c74 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001db4:	2404      	movs	r4, #4
 8001db6:	e75d      	b.n	8001c74 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001db8:	2500      	movs	r5, #0
 8001dba:	e7a7      	b.n	8001d0c <HAL_GPIO_Init+0xe8>
 8001dbc:	2501      	movs	r5, #1
 8001dbe:	e7a5      	b.n	8001d0c <HAL_GPIO_Init+0xe8>
 8001dc0:	2502      	movs	r5, #2
 8001dc2:	e7a3      	b.n	8001d0c <HAL_GPIO_Init+0xe8>
 8001dc4:	40010400 	.word	0x40010400
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	10210000 	.word	0x10210000
 8001dd4:	10310000 	.word	0x10310000
 8001dd8:	10320000 	.word	0x10320000
 8001ddc:	10110000 	.word	0x10110000
 8001de0:	10220000 	.word	0x10220000

08001de4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001de4:	6883      	ldr	r3, [r0, #8]
 8001de6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001de8:	bf14      	ite	ne
 8001dea:	2001      	movne	r0, #1
 8001dec:	2000      	moveq	r0, #0
 8001dee:	4770      	bx	lr

08001df0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001df0:	b10a      	cbz	r2, 8001df6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001df2:	6101      	str	r1, [r0, #16]
  }
}
 8001df4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001df6:	0409      	lsls	r1, r1, #16
 8001df8:	e7fb      	b.n	8001df2 <HAL_GPIO_WritePin+0x2>

08001dfa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001dfa:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001dfc:	4604      	mov	r4, r0
{
 8001dfe:	b087      	sub	sp, #28
  if (hpcd == NULL)
 8001e00:	b310      	cbz	r0, 8001e48 <HAL_PCD_Init+0x4e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e02:	f890 3229 	ldrb.w	r3, [r0, #553]	; 0x229
 8001e06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e0a:	b91b      	cbnz	r3, 8001e14 <HAL_PCD_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e0c:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e10:	f005 fa6c 	bl	80072ec <HAL_PCD_MspInit>
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e14:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e16:	2303      	movs	r3, #3

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e18:	466e      	mov	r6, sp
  __HAL_PCD_DISABLE(hpcd);
 8001e1a:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e1e:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  __HAL_PCD_DISABLE(hpcd);
 8001e22:	f001 fd40 	bl	80038a6 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e28:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001e2a:	682b      	ldr	r3, [r5, #0]
 8001e2c:	4625      	mov	r5, r4
 8001e2e:	6033      	str	r3, [r6, #0]
 8001e30:	1d27      	adds	r7, r4, #4
 8001e32:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001e36:	f855 0b10 	ldr.w	r0, [r5], #16
 8001e3a:	f001 fd25 	bl	8003888 <USB_CoreInit>
 8001e3e:	4606      	mov	r6, r0
 8001e40:	b120      	cbz	r0, 8001e4c <HAL_PCD_Init+0x52>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e42:	2302      	movs	r3, #2
 8001e44:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
    return HAL_ERROR;
 8001e48:	2501      	movs	r5, #1
 8001e4a:	e048      	b.n	8001ede <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001e4c:	4601      	mov	r1, r0
 8001e4e:	6820      	ldr	r0, [r4, #0]
 8001e50:	f001 fd33 	bl	80038ba <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e54:	4630      	mov	r0, r6
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e56:	f04f 0c01 	mov.w	ip, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e5a:	6861      	ldr	r1, [r4, #4]
 8001e5c:	b2c3      	uxtb	r3, r0
 8001e5e:	4299      	cmp	r1, r3
 8001e60:	f100 0001 	add.w	r0, r0, #1
 8001e64:	d817      	bhi.n	8001e96 <HAL_PCD_Init+0x9c>
 8001e66:	2200      	movs	r2, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001e68:	4610      	mov	r0, r2
 8001e6a:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e6c:	4299      	cmp	r1, r3
 8001e6e:	f102 0201 	add.w	r2, r2, #1
 8001e72:	d81d      	bhi.n	8001eb0 <HAL_PCD_Init+0xb6>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e76:	466e      	mov	r6, sp
 8001e78:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001e7a:	682b      	ldr	r3, [r5, #0]
 8001e7c:	6033      	str	r3, [r6, #0]
 8001e7e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001e82:	6820      	ldr	r0, [r4, #0]
 8001e84:	f001 fd1b 	bl	80038be <USB_DevInit>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	4605      	mov	r5, r0
 8001e8c:	b300      	cbz	r0, 8001ed0 <HAL_PCD_Init+0xd6>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e8e:	2202      	movs	r2, #2
 8001e90:	f884 2229 	strb.w	r2, [r4, #553]	; 0x229
 8001e94:	e7d8      	b.n	8001e48 <HAL_PCD_Init+0x4e>
    hpcd->IN_ep[i].is_in = 1U;
 8001e96:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8001e9a:	f882 c029 	strb.w	ip, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 8001e9e:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ea2:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ea4:	f882 602b 	strb.w	r6, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ea8:	e9c2 660e 	strd	r6, r6, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_len = 0U;
 8001eac:	6416      	str	r6, [r2, #64]	; 0x40
 8001eae:	e7d5      	b.n	8001e5c <HAL_PCD_Init+0x62>
    hpcd->OUT_ep[i].is_in = 0U;
 8001eb0:	eb04 1643 	add.w	r6, r4, r3, lsl #5
    hpcd->OUT_ep[i].num = i;
 8001eb4:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001eb8:	330a      	adds	r3, #10
 8001eba:	015b      	lsls	r3, r3, #5
    hpcd->OUT_ep[i].is_in = 0U;
 8001ebc:	f886 0129 	strb.w	r0, [r6, #297]	; 0x129
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ec0:	f886 012b 	strb.w	r0, [r6, #299]	; 0x12b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ec4:	f8c6 0138 	str.w	r0, [r6, #312]	; 0x138
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ec8:	f8c6 013c 	str.w	r0, [r6, #316]	; 0x13c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ecc:	50e0      	str	r0, [r4, r3]
 8001ece:	e7cc      	b.n	8001e6a <HAL_PCD_Init+0x70>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8001ed0:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001ed4:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ed8:	6820      	ldr	r0, [r4, #0]
 8001eda:	f001 ff92 	bl	8003e02 <USB_DevDisconnect>

  return HAL_OK;
}
 8001ede:	4628      	mov	r0, r5
 8001ee0:	b007      	add	sp, #28
 8001ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ee4 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8001ee4:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
{
 8001ee8:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8001eea:	2b01      	cmp	r3, #1
{
 8001eec:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001eee:	d00e      	beq.n	8001f0e <HAL_PCD_Start+0x2a>
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	f880 1228 	strb.w	r1, [r0, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001ef6:	f005 fb26 	bl	8007546 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8001efa:	6820      	ldr	r0, [r4, #0]
 8001efc:	f001 ff7f 	bl	8003dfe <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001f00:	6820      	ldr	r0, [r4, #0]
 8001f02:	f001 fcc8 	bl	8003896 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001f06:	2000      	movs	r0, #0
 8001f08:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
}
 8001f0c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001f0e:	2002      	movs	r0, #2
 8001f10:	e7fc      	b.n	8001f0c <HAL_PCD_Start+0x28>

08001f12 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001f12:	f890 2228 	ldrb.w	r2, [r0, #552]	; 0x228
{
 8001f16:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8001f18:	2a01      	cmp	r2, #1
{
 8001f1a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001f1c:	d00b      	beq.n	8001f36 <HAL_PCD_SetAddress+0x24>
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228
  hpcd->USB_Address = address;
 8001f24:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f28:	6800      	ldr	r0, [r0, #0]
 8001f2a:	f001 ff62 	bl	8003df2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
}
 8001f34:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001f36:	2002      	movs	r0, #2
 8001f38:	e7fc      	b.n	8001f34 <HAL_PCD_SetAddress+0x22>

08001f3a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001f3a:	b570      	push	{r4, r5, r6, lr}
 8001f3c:	4604      	mov	r4, r0
 8001f3e:	f001 0507 	and.w	r5, r1, #7
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f42:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001f46:	ea4f 1045 	mov.w	r0, r5, lsl #5
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f4a:	bf14      	ite	ne
 8001f4c:	f100 0128 	addne.w	r1, r0, #40	; 0x28
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f50:	f500 7194 	addeq.w	r1, r0, #296	; 0x128
 8001f54:	eb04 0600 	add.w	r6, r4, r0
    ep->is_in = 1U;
 8001f58:	bf17      	itett	ne
 8001f5a:	2001      	movne	r0, #1
    ep->is_in = 0U;
 8001f5c:	2000      	moveq	r0, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f5e:	1909      	addne	r1, r1, r4
    ep->is_in = 1U;
 8001f60:	f886 0029 	strbne.w	r0, [r6, #41]	; 0x29
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f64:	bf04      	itt	eq
 8001f66:	1909      	addeq	r1, r1, r4
    ep->is_in = 0U;
 8001f68:	f886 0129 	strbeq.w	r0, [r6, #297]	; 0x129
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = ep_mps;
 8001f6c:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 8001f6e:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f70:	700d      	strb	r5, [r1, #0]
  ep->type = ep_type;
 8001f72:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8001f74:	b102      	cbz	r2, 8001f78 <HAL_PCD_EP_Open+0x3e>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f76:	81cd      	strh	r5, [r1, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f78:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 8001f7a:	bf04      	itt	eq
 8001f7c:	2300      	moveq	r3, #0
 8001f7e:	710b      	strbeq	r3, [r1, #4]
  }

  __HAL_LOCK(hpcd);
 8001f80:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d009      	beq.n	8001f9c <HAL_PCD_EP_Open+0x62>
 8001f88:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f8a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8001f8c:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f90:	f001 fcb0 	bl	80038f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f94:	2000      	movs	r0, #0
 8001f96:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228

  return ret;
}
 8001f9a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8001f9c:	2002      	movs	r0, #2
 8001f9e:	e7fc      	b.n	8001f9a <HAL_PCD_EP_Open+0x60>

08001fa0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fa0:	f001 0207 	and.w	r2, r1, #7
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fa4:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001fa8:	ea4f 1342 	mov.w	r3, r2, lsl #5
{
 8001fac:	b510      	push	{r4, lr}
 8001fae:	4604      	mov	r4, r0
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fb0:	bf18      	it	ne
 8001fb2:	f103 0128 	addne.w	r1, r3, #40	; 0x28
 8001fb6:	4418      	add	r0, r3
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fb8:	bf0b      	itete	eq
 8001fba:	f503 7194 	addeq.w	r1, r3, #296	; 0x128
    ep->is_in = 1U;
 8001fbe:	2301      	movne	r3, #1
    ep->is_in = 0U;
 8001fc0:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fc2:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fc4:	bf0a      	itet	eq
 8001fc6:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 8001fc8:	f880 3029 	strbne.w	r3, [r0, #41]	; 0x29
    ep->is_in = 0U;
 8001fcc:	f880 3129 	strbeq.w	r3, [r0, #297]	; 0x129
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001fd0:	700a      	strb	r2, [r1, #0]

  __HAL_LOCK(hpcd);
 8001fd2:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d009      	beq.n	8001fee <HAL_PCD_EP_Close+0x4e>
 8001fda:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fdc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8001fde:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fe2:	f001 fde1 	bl	8003ba8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
}
 8001fec:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001fee:	2002      	movs	r0, #2
 8001ff0:	e7fc      	b.n	8001fec <HAL_PCD_EP_Close+0x4c>

08001ff2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ff2:	b570      	push	{r4, r5, r6, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8001ff4:	2600      	movs	r6, #0
 8001ff6:	f001 0107 	and.w	r1, r1, #7
 8001ffa:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;
 8001ffc:	1944      	adds	r4, r0, r5
  ep->is_in = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ffe:	f884 1128 	strb.w	r1, [r4, #296]	; 0x128
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002002:	f505 7194 	add.w	r1, r5, #296	; 0x128
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002006:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8002008:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
  ep->xfer_len = len;
 800200c:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
  ep->xfer_count = 0U;
 8002010:	f8c4 6144 	str.w	r6, [r4, #324]	; 0x144
  ep->is_in = 0U;
 8002014:	f884 6129 	strb.w	r6, [r4, #297]	; 0x129
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002018:	6800      	ldr	r0, [r0, #0]
 800201a:	f001 ff09 	bl	8003e30 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 800201e:	4630      	mov	r0, r6
 8002020:	bd70      	pop	{r4, r5, r6, pc}

08002022 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002022:	f001 0107 	and.w	r1, r1, #7
 8002026:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 800202a:	f8d1 0144 	ldr.w	r0, [r1, #324]	; 0x144
 800202e:	4770      	bx	lr

08002030 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002030:	f001 0107 	and.w	r1, r1, #7
 8002034:	b570      	push	{r4, r5, r6, lr}
 8002036:	014d      	lsls	r5, r1, #5
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002038:	1944      	adds	r4, r0, r5
  ep->xfer_len = len;
 800203a:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 800203e:	2600      	movs	r6, #0
  ep->is_in = 1U;
 8002040:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8002042:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002046:	f105 0128 	add.w	r1, r5, #40	; 0x28
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800204a:	4401      	add	r1, r0
  ep->xfer_count = 0U;
 800204c:	6466      	str	r6, [r4, #68]	; 0x44
  ep->is_in = 1U;
 800204e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002052:	6800      	ldr	r0, [r0, #0]
 8002054:	f001 feec 	bl	8003e30 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8002058:	4630      	mov	r0, r6
 800205a:	bd70      	pop	{r4, r5, r6, pc}

0800205c <HAL_PCD_IRQHandler>:
{
 800205c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002060:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002062:	6800      	ldr	r0, [r0, #0]
 8002064:	f001 fecf 	bl	8003e06 <USB_ReadInterrupts>
 8002068:	0402      	lsls	r2, r0, #16
 800206a:	d50b      	bpl.n	8002084 <HAL_PCD_IRQHandler+0x28>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800206c:	f8df 940c 	ldr.w	r9, [pc, #1036]	; 800247c <HAL_PCD_IRQHandler+0x420>
 8002070:	f8df a40c 	ldr.w	sl, [pc, #1036]	; 8002480 <HAL_PCD_IRQHandler+0x424>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002074:	f8df b40c 	ldr.w	fp, [pc, #1036]	; 8002484 <HAL_PCD_IRQHandler+0x428>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002078:	6820      	ldr	r0, [r4, #0]
 800207a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800207e:	041b      	lsls	r3, r3, #16
 8002080:	f100 809e 	bmi.w	80021c0 <HAL_PCD_IRQHandler+0x164>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002084:	6820      	ldr	r0, [r4, #0]
 8002086:	f001 febe 	bl	8003e06 <USB_ReadInterrupts>
 800208a:	0543      	lsls	r3, r0, #21
 800208c:	d50f      	bpl.n	80020ae <HAL_PCD_IRQHandler+0x52>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800208e:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8002090:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002092:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002096:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800209a:	041b      	lsls	r3, r3, #16
 800209c:	0c1b      	lsrs	r3, r3, #16
 800209e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80020a2:	f005 f95c 	bl	800735e <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80020a6:	2100      	movs	r1, #0
 80020a8:	4620      	mov	r0, r4
 80020aa:	f7ff ff32 	bl	8001f12 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80020ae:	6820      	ldr	r0, [r4, #0]
 80020b0:	f001 fea9 	bl	8003e06 <USB_ReadInterrupts>
 80020b4:	0447      	lsls	r7, r0, #17
 80020b6:	d508      	bpl.n	80020ca <HAL_PCD_IRQHandler+0x6e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80020b8:	6822      	ldr	r2, [r4, #0]
 80020ba:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020c2:	041b      	lsls	r3, r3, #16
 80020c4:	0c1b      	lsrs	r3, r3, #16
 80020c6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80020ca:	6820      	ldr	r0, [r4, #0]
 80020cc:	f001 fe9b 	bl	8003e06 <USB_ReadInterrupts>
 80020d0:	0486      	lsls	r6, r0, #18
 80020d2:	d508      	bpl.n	80020e6 <HAL_PCD_IRQHandler+0x8a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80020d4:	6822      	ldr	r2, [r4, #0]
 80020d6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020de:	041b      	lsls	r3, r3, #16
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80020e6:	6820      	ldr	r0, [r4, #0]
 80020e8:	f001 fe8d 	bl	8003e06 <USB_ReadInterrupts>
 80020ec:	04c5      	lsls	r5, r0, #19
 80020ee:	d51c      	bpl.n	800212a <HAL_PCD_IRQHandler+0xce>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80020f0:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 80020f2:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80020f4:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80020f8:	f023 0304 	bic.w	r3, r3, #4
 80020fc:	041b      	lsls	r3, r3, #16
 80020fe:	0c1b      	lsrs	r3, r3, #16
 8002100:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002104:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8002108:	f023 0308 	bic.w	r3, r3, #8
 800210c:	041b      	lsls	r3, r3, #16
 800210e:	0c1b      	lsrs	r3, r3, #16
 8002110:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8002114:	f005 f946 	bl	80073a4 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002118:	6822      	ldr	r2, [r4, #0]
 800211a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800211e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002122:	041b      	lsls	r3, r3, #16
 8002124:	0c1b      	lsrs	r3, r3, #16
 8002126:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800212a:	6820      	ldr	r0, [r4, #0]
 800212c:	f001 fe6b 	bl	8003e06 <USB_ReadInterrupts>
 8002130:	0500      	lsls	r0, r0, #20
 8002132:	d524      	bpl.n	800217e <HAL_PCD_IRQHandler+0x122>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002134:	6820      	ldr	r0, [r4, #0]
 8002136:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002142:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8002146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800214a:	041b      	lsls	r3, r3, #16
 800214c:	0c1b      	lsrs	r3, r3, #16
 800214e:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002152:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8002156:	f043 0304 	orr.w	r3, r3, #4
 800215a:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800215e:	f001 fe52 	bl	8003e06 <USB_ReadInterrupts>
 8002162:	04c1      	lsls	r1, r0, #19
 8002164:	d508      	bpl.n	8002178 <HAL_PCD_IRQHandler+0x11c>
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002166:	6822      	ldr	r2, [r4, #0]
 8002168:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800216c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002170:	041b      	lsls	r3, r3, #16
 8002172:	0c1b      	lsrs	r3, r3, #16
 8002174:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SuspendCallback(hpcd);
 8002178:	4620      	mov	r0, r4
 800217a:	f005 f903 	bl	8007384 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800217e:	6820      	ldr	r0, [r4, #0]
 8002180:	f001 fe41 	bl	8003e06 <USB_ReadInterrupts>
 8002184:	0582      	lsls	r2, r0, #22
 8002186:	d50b      	bpl.n	80021a0 <HAL_PCD_IRQHandler+0x144>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002188:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 800218a:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800218c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002190:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002194:	041b      	lsls	r3, r3, #16
 8002196:	0c1b      	lsrs	r3, r3, #16
 8002198:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 800219c:	f005 f8db 	bl	8007356 <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80021a0:	6820      	ldr	r0, [r4, #0]
 80021a2:	f001 fe30 	bl	8003e06 <USB_ReadInterrupts>
 80021a6:	05c3      	lsls	r3, r0, #23
 80021a8:	d508      	bpl.n	80021bc <HAL_PCD_IRQHandler+0x160>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80021aa:	6822      	ldr	r2, [r4, #0]
 80021ac:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80021b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021b4:	041b      	lsls	r3, r3, #16
 80021b6:	0c1b      	lsrs	r3, r3, #16
 80021b8:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80021bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wIstr = hpcd->Instance->ISTR;
 80021c0:	f8b0 1044 	ldrh.w	r1, [r0, #68]	; 0x44
 80021c4:	b289      	uxth	r1, r1
    if (epindex == 0U)
 80021c6:	f011 060f 	ands.w	r6, r1, #15
 80021ca:	f040 80b1 	bne.w	8002330 <HAL_PCD_IRQHandler+0x2d4>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80021ce:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80021d2:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80021d4:	d12a      	bne.n	800222c <HAL_PCD_IRQHandler+0x1d0>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80021d6:	ea09 0303 	and.w	r3, r9, r3
 80021da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021de:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021e0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80021e4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80021e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80021ec:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80021f0:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 80021f4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021fa:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80021fc:	4413      	add	r3, r2
 80021fe:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002200:	4620      	mov	r0, r4
 8002202:	f005 f8a1 	bl	8007348 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002206:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800220a:	2b00      	cmp	r3, #0
 800220c:	f43f af34 	beq.w	8002078 <HAL_PCD_IRQHandler+0x1c>
 8002210:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002212:	2a00      	cmp	r2, #0
 8002214:	f47f af30 	bne.w	8002078 <HAL_PCD_IRQHandler+0x1c>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002218:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800221c:	6821      	ldr	r1, [r4, #0]
 800221e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002222:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002226:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 800222a:	e725      	b.n	8002078 <HAL_PCD_IRQHandler+0x1c>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800222c:	b29b      	uxth	r3, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 800222e:	f413 6500 	ands.w	r5, r3, #2048	; 0x800
 8002232:	d020      	beq.n	8002276 <HAL_PCD_IRQHandler+0x21a>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002234:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002238:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800223c:	f504 710c 	add.w	r1, r4, #560	; 0x230
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002240:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002244:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002248:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800224c:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8002250:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002254:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002258:	f001 febe 	bl	8003fd8 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800225c:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 800225e:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002260:	8813      	ldrh	r3, [r2, #0]
 8002262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002266:	051b      	lsls	r3, r3, #20
 8002268:	0d1b      	lsrs	r3, r3, #20
 800226a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800226e:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002270:	f005 f85c 	bl	800732c <HAL_PCD_SetupStageCallback>
 8002274:	e700      	b.n	8002078 <HAL_PCD_IRQHandler+0x1c>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002276:	041f      	lsls	r7, r3, #16
 8002278:	f57f aefe 	bpl.w	8002078 <HAL_PCD_IRQHandler+0x1c>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800227c:	8803      	ldrh	r3, [r0, #0]
 800227e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002282:	051b      	lsls	r3, r3, #20
 8002284:	0d1b      	lsrs	r3, r3, #20
 8002286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800228a:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800228c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002290:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 8002294:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002298:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800229c:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 80022a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022a4:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80022a8:	b18b      	cbz	r3, 80022ce <HAL_PCD_IRQHandler+0x272>
 80022aa:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 80022ae:	b171      	cbz	r1, 80022ce <HAL_PCD_IRQHandler+0x272>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80022b0:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 80022b4:	f001 fe90 	bl	8003fd8 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 80022b8:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 80022bc:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80022c0:	4629      	mov	r1, r5
            ep->xfer_buff += ep->xfer_count;
 80022c2:	4413      	add	r3, r2
 80022c4:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80022c8:	4620      	mov	r0, r4
 80022ca:	f005 f835 	bl	8007338 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80022ce:	6821      	ldr	r1, [r4, #0]
 80022d0:	f8d4 5138 	ldr.w	r5, [r4, #312]	; 0x138
 80022d4:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80022d8:	f201 400c 	addw	r0, r1, #1036	; 0x40c
 80022dc:	b29b      	uxth	r3, r3
 80022de:	b9bd      	cbnz	r5, 8002310 <HAL_PCD_IRQHandler+0x2b4>
 80022e0:	5ac2      	ldrh	r2, [r0, r3]
 80022e2:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80022e6:	0412      	lsls	r2, r2, #16
 80022e8:	0c12      	lsrs	r2, r2, #16
 80022ea:	52c2      	strh	r2, [r0, r3]
 80022ec:	5ac2      	ldrh	r2, [r0, r3]
 80022ee:	ea4a 0202 	orr.w	r2, sl, r2
 80022f2:	b292      	uxth	r2, r2
 80022f4:	52c2      	strh	r2, [r0, r3]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80022f6:	880b      	ldrh	r3, [r1, #0]
 80022f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002300:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800230c:	800b      	strh	r3, [r1, #0]
 800230e:	e6b3      	b.n	8002078 <HAL_PCD_IRQHandler+0x1c>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002310:	2d3e      	cmp	r5, #62	; 0x3e
 8002312:	d805      	bhi.n	8002320 <HAL_PCD_IRQHandler+0x2c4>
 8002314:	086a      	lsrs	r2, r5, #1
 8002316:	07ee      	lsls	r6, r5, #31
 8002318:	bf48      	it	mi
 800231a:	3201      	addmi	r2, #1
 800231c:	0292      	lsls	r2, r2, #10
 800231e:	e7e8      	b.n	80022f2 <HAL_PCD_IRQHandler+0x296>
 8002320:	096a      	lsrs	r2, r5, #5
 8002322:	06ed      	lsls	r5, r5, #27
 8002324:	bf08      	it	eq
 8002326:	f102 32ff 	addeq.w	r2, r2, #4294967295
 800232a:	ea4a 2282 	orr.w	r2, sl, r2, lsl #10
 800232e:	e7e0      	b.n	80022f2 <HAL_PCD_IRQHandler+0x296>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002330:	f830 8026 	ldrh.w	r8, [r0, r6, lsl #2]
 8002334:	fa1f f888 	uxth.w	r8, r8
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002338:	f418 4f00 	tst.w	r8, #32768	; 0x8000
 800233c:	d03c      	beq.n	80023b8 <HAL_PCD_IRQHandler+0x35c>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800233e:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 8002342:	0177      	lsls	r7, r6, #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002348:	051b      	lsls	r3, r3, #20
 800234a:	0d1b      	lsrs	r3, r3, #20
 800234c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002350:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 8002354:	19e1      	adds	r1, r4, r7
 8002356:	f891 3134 	ldrb.w	r3, [r1, #308]	; 0x134
 800235a:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 800235e:	2b00      	cmp	r3, #0
 8002360:	d150      	bne.n	8002404 <HAL_PCD_IRQHandler+0x3a8>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002362:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002366:	f891 5128 	ldrb.w	r5, [r1, #296]	; 0x128
 800236a:	3306      	adds	r3, #6
 800236c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002370:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8002374:	f3c5 0509 	ubfx	r5, r5, #0, #10
          if (count != 0U)
 8002378:	b135      	cbz	r5, 8002388 <HAL_PCD_IRQHandler+0x32c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800237a:	f8b1 212e 	ldrh.w	r2, [r1, #302]	; 0x12e
 800237e:	462b      	mov	r3, r5
 8002380:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 8002384:	f001 fe28 	bl	8003fd8 <USB_ReadPMA>
 8002388:	19e1      	adds	r1, r4, r7
        ep->xfer_count += count;
 800238a:	f8d1 3144 	ldr.w	r3, [r1, #324]	; 0x144
        ep->xfer_buff += count;
 800238e:	f8d1 213c 	ldr.w	r2, [r1, #316]	; 0x13c
        ep->xfer_count += count;
 8002392:	442b      	add	r3, r5
 8002394:	f8c1 3144 	str.w	r3, [r1, #324]	; 0x144
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002398:	f8d1 3140 	ldr.w	r3, [r1, #320]	; 0x140
        ep->xfer_buff += count;
 800239c:	442a      	add	r2, r5
 800239e:	f8c1 213c 	str.w	r2, [r1, #316]	; 0x13c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80023a2:	b11b      	cbz	r3, 80023ac <HAL_PCD_IRQHandler+0x350>
 80023a4:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
 80023a8:	4285      	cmp	r5, r0
 80023aa:	d25d      	bcs.n	8002468 <HAL_PCD_IRQHandler+0x40c>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80023ac:	4427      	add	r7, r4
 80023ae:	f897 1128 	ldrb.w	r1, [r7, #296]	; 0x128
 80023b2:	4620      	mov	r0, r4
 80023b4:	f004 ffc0 	bl	8007338 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80023b8:	f018 0f80 	tst.w	r8, #128	; 0x80
 80023bc:	f43f ae5c 	beq.w	8002078 <HAL_PCD_IRQHandler+0x1c>
 80023c0:	6823      	ldr	r3, [r4, #0]
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023c2:	4620      	mov	r0, r4
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80023c4:	f833 2026 	ldrh.w	r2, [r3, r6, lsl #2]
 80023c8:	ea09 0202 	and.w	r2, r9, r2
 80023cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023d0:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023d4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80023d8:	eb04 1646 	add.w	r6, r4, r6, lsl #5
 80023dc:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80023e0:	3202      	adds	r2, #2
 80023e2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80023e6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80023ea:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
        ep->xfer_buff += ep->xfer_count;
 80023ee:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023f0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80023f4:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80023f6:	441a      	add	r2, r3
        if (ep->xfer_len == 0U)
 80023f8:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 80023fa:	63f2      	str	r2, [r6, #60]	; 0x3c
        if (ep->xfer_len == 0U)
 80023fc:	bbd3      	cbnz	r3, 8002474 <HAL_PCD_IRQHandler+0x418>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023fe:	f004 ffa3 	bl	8007348 <HAL_PCD_DataInStageCallback>
 8002402:	e639      	b.n	8002078 <HAL_PCD_IRQHandler+0x1c>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002404:	f891 3128 	ldrb.w	r3, [r1, #296]	; 0x128
 8002408:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	f415 4f80 	tst.w	r5, #16384	; 0x4000
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002412:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
 8002416:	442b      	add	r3, r5
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002418:	d01b      	beq.n	8002452 <HAL_PCD_IRQHandler+0x3f6>
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800241a:	3302      	adds	r3, #2
 800241c:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8002420:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8002424:	b135      	cbz	r5, 8002434 <HAL_PCD_IRQHandler+0x3d8>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002426:	462b      	mov	r3, r5
 8002428:	f8b1 2130 	ldrh.w	r2, [r1, #304]	; 0x130
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800242c:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 8002430:	f001 fdd2 	bl	8003fd8 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002434:	19e3      	adds	r3, r4, r7
 8002436:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
 800243a:	6822      	ldr	r2, [r4, #0]
 800243c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002440:	ea0b 0303 	and.w	r3, fp, r3
 8002444:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002448:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800244c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002450:	e79a      	b.n	8002388 <HAL_PCD_IRQHandler+0x32c>
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002452:	3306      	adds	r3, #6
 8002454:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8002458:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 800245c:	2d00      	cmp	r5, #0
 800245e:	d0e9      	beq.n	8002434 <HAL_PCD_IRQHandler+0x3d8>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002460:	462b      	mov	r3, r5
 8002462:	f8b1 2132 	ldrh.w	r2, [r1, #306]	; 0x132
 8002466:	e7e1      	b.n	800242c <HAL_PCD_IRQHandler+0x3d0>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002468:	f891 1128 	ldrb.w	r1, [r1, #296]	; 0x128
 800246c:	4620      	mov	r0, r4
 800246e:	f7ff fdc0 	bl	8001ff2 <HAL_PCD_EP_Receive>
 8002472:	e7a1      	b.n	80023b8 <HAL_PCD_IRQHandler+0x35c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002474:	f7ff fddc 	bl	8002030 <HAL_PCD_EP_Transmit>
 8002478:	e5fe      	b.n	8002078 <HAL_PCD_IRQHandler+0x1c>
 800247a:	bf00      	nop
 800247c:	ffff8f0f 	.word	0xffff8f0f
 8002480:	ffff8000 	.word	0xffff8000
 8002484:	ffff8f8f 	.word	0xffff8f8f

08002488 <HAL_PCD_EP_SetStall>:
{
 8002488:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800248a:	6843      	ldr	r3, [r0, #4]
 800248c:	f001 0507 	and.w	r5, r1, #7
 8002490:	429d      	cmp	r5, r3
{
 8002492:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002494:	d828      	bhi.n	80024e8 <HAL_PCD_EP_SetStall+0x60>
  if ((0x80U & ep_addr) == 0x80U)
 8002496:	060b      	lsls	r3, r1, #24
 8002498:	d51d      	bpl.n	80024d6 <HAL_PCD_EP_SetStall+0x4e>
    ep->is_in = 1U;
 800249a:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800249c:	016b      	lsls	r3, r5, #5
 800249e:	f103 0128 	add.w	r1, r3, #40	; 0x28
    ep->is_in = 1U;
 80024a2:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024a4:	4401      	add	r1, r0
    ep->is_in = 1U;
 80024a6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  ep->is_stall = 1U;
 80024aa:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80024ac:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80024ae:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80024b0:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d019      	beq.n	80024ec <HAL_PCD_EP_SetStall+0x64>
 80024b8:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80024bc:	6820      	ldr	r0, [r4, #0]
 80024be:	f001 fc39 	bl	8003d34 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80024c2:	b925      	cbnz	r5, 80024ce <HAL_PCD_EP_SetStall+0x46>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80024c4:	f504 710c 	add.w	r1, r4, #560	; 0x230
 80024c8:	6820      	ldr	r0, [r4, #0]
 80024ca:	f001 fc9f 	bl	8003e0c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 80024ce:	2000      	movs	r0, #0
 80024d0:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
}
 80024d4:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 80024d6:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80024d8:	014b      	lsls	r3, r1, #5
 80024da:	f503 7194 	add.w	r1, r3, #296	; 0x128
    ep->is_in = 0U;
 80024de:	4403      	add	r3, r0
    ep = &hpcd->OUT_ep[ep_addr];
 80024e0:	4401      	add	r1, r0
    ep->is_in = 0U;
 80024e2:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 80024e6:	e7e0      	b.n	80024aa <HAL_PCD_EP_SetStall+0x22>
    return HAL_ERROR;
 80024e8:	2001      	movs	r0, #1
 80024ea:	e7f3      	b.n	80024d4 <HAL_PCD_EP_SetStall+0x4c>
  __HAL_LOCK(hpcd);
 80024ec:	2002      	movs	r0, #2
 80024ee:	e7f1      	b.n	80024d4 <HAL_PCD_EP_SetStall+0x4c>

080024f0 <HAL_PCD_EP_ClrStall>:
{
 80024f0:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80024f2:	6843      	ldr	r3, [r0, #4]
 80024f4:	f001 020f 	and.w	r2, r1, #15
 80024f8:	429a      	cmp	r2, r3
{
 80024fa:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80024fc:	d827      	bhi.n	800254e <HAL_PCD_EP_ClrStall+0x5e>
 80024fe:	f001 0207 	and.w	r2, r1, #7
  if ((0x80U & ep_addr) == 0x80U)
 8002502:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002506:	ea4f 1342 	mov.w	r3, r2, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800250a:	bf14      	ite	ne
 800250c:	f103 0128 	addne.w	r1, r3, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002510:	f503 7194 	addeq.w	r1, r3, #296	; 0x128
 8002514:	4418      	add	r0, r3
  ep->is_stall = 0U;
 8002516:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 800251a:	bf15      	itete	ne
 800251c:	2301      	movne	r3, #1
    ep->is_in = 0U;
 800251e:	2300      	moveq	r3, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002520:	1909      	addne	r1, r1, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002522:	1909      	addeq	r1, r1, r4
    ep->is_in = 1U;
 8002524:	bf14      	ite	ne
 8002526:	f880 3029 	strbne.w	r3, [r0, #41]	; 0x29
    ep->is_in = 0U;
 800252a:	f880 3129 	strbeq.w	r3, [r0, #297]	; 0x129
  ep->is_stall = 0U;
 800252e:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002530:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002532:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8002536:	2b01      	cmp	r3, #1
 8002538:	d00b      	beq.n	8002552 <HAL_PCD_EP_ClrStall+0x62>
 800253a:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800253c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800253e:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002542:	f001 fc13 	bl	8003d6c <USB_EPClearStall>
  return HAL_OK;
 8002546:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8002548:	f884 5228 	strb.w	r5, [r4, #552]	; 0x228
}
 800254c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800254e:	2001      	movs	r0, #1
 8002550:	e7fc      	b.n	800254c <HAL_PCD_EP_ClrStall+0x5c>
  __HAL_LOCK(hpcd);
 8002552:	2002      	movs	r0, #2
 8002554:	e7fa      	b.n	800254c <HAL_PCD_EP_ClrStall+0x5c>

08002556 <HAL_PCDEx_PMAConfig>:
                                       uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002556:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800255a:	bf1b      	ittet	ne
 800255c:	f001 0107 	andne.w	r1, r1, #7
 8002560:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002564:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002568:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 800256a:	bf08      	it	eq
 800256c:	f500 7094 	addeq.w	r0, r0, #296	; 0x128
 8002570:	b299      	uxth	r1, r3
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002572:	b91a      	cbnz	r2, 800257c <HAL_PCDEx_PMAConfig+0x26>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002574:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002576:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }

  return HAL_OK;
}
 8002578:	2000      	movs	r0, #0
 800257a:	4770      	bx	lr
    ep->doublebuffer = 1U;
 800257c:	2201      	movs	r2, #1
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800257e:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 8002580:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002582:	8101      	strh	r1, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002584:	8143      	strh	r3, [r0, #10]
 8002586:	e7f7      	b.n	8002578 <HAL_PCDEx_PMAConfig+0x22>

08002588 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002588:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800258c:	4605      	mov	r5, r0
 800258e:	b908      	cbnz	r0, 8002594 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8002590:	2001      	movs	r0, #1
 8002592:	e03c      	b.n	800260e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002594:	6803      	ldr	r3, [r0, #0]
 8002596:	07db      	lsls	r3, r3, #31
 8002598:	d410      	bmi.n	80025bc <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800259a:	682b      	ldr	r3, [r5, #0]
 800259c:	079f      	lsls	r7, r3, #30
 800259e:	d45d      	bmi.n	800265c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025a0:	682b      	ldr	r3, [r5, #0]
 80025a2:	0719      	lsls	r1, r3, #28
 80025a4:	f100 8094 	bmi.w	80026d0 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025a8:	682b      	ldr	r3, [r5, #0]
 80025aa:	075a      	lsls	r2, r3, #29
 80025ac:	f100 80be 	bmi.w	800272c <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025b0:	69e8      	ldr	r0, [r5, #28]
 80025b2:	2800      	cmp	r0, #0
 80025b4:	f040 812c 	bne.w	8002810 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80025b8:	2000      	movs	r0, #0
 80025ba:	e028      	b.n	800260e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025bc:	4c8f      	ldr	r4, [pc, #572]	; (80027fc <HAL_RCC_OscConfig+0x274>)
 80025be:	6863      	ldr	r3, [r4, #4]
 80025c0:	f003 030c 	and.w	r3, r3, #12
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d007      	beq.n	80025d8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025c8:	6863      	ldr	r3, [r4, #4]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b08      	cmp	r3, #8
 80025d0:	d109      	bne.n	80025e6 <HAL_RCC_OscConfig+0x5e>
 80025d2:	6863      	ldr	r3, [r4, #4]
 80025d4:	03de      	lsls	r6, r3, #15
 80025d6:	d506      	bpl.n	80025e6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d8:	6823      	ldr	r3, [r4, #0]
 80025da:	039c      	lsls	r4, r3, #14
 80025dc:	d5dd      	bpl.n	800259a <HAL_RCC_OscConfig+0x12>
 80025de:	686b      	ldr	r3, [r5, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1da      	bne.n	800259a <HAL_RCC_OscConfig+0x12>
 80025e4:	e7d4      	b.n	8002590 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025e6:	686b      	ldr	r3, [r5, #4]
 80025e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ec:	d112      	bne.n	8002614 <HAL_RCC_OscConfig+0x8c>
 80025ee:	6823      	ldr	r3, [r4, #0]
 80025f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025f6:	f7fe fdf3 	bl	80011e0 <HAL_GetTick>
 80025fa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	0398      	lsls	r0, r3, #14
 8002600:	d4cb      	bmi.n	800259a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002602:	f7fe fded 	bl	80011e0 <HAL_GetTick>
 8002606:	1b80      	subs	r0, r0, r6
 8002608:	2864      	cmp	r0, #100	; 0x64
 800260a:	d9f7      	bls.n	80025fc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800260c:	2003      	movs	r0, #3
}
 800260e:	b002      	add	sp, #8
 8002610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002614:	b99b      	cbnz	r3, 800263e <HAL_RCC_OscConfig+0xb6>
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800261c:	6023      	str	r3, [r4, #0]
 800261e:	6823      	ldr	r3, [r4, #0]
 8002620:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002624:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002626:	f7fe fddb 	bl	80011e0 <HAL_GetTick>
 800262a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262c:	6823      	ldr	r3, [r4, #0]
 800262e:	0399      	lsls	r1, r3, #14
 8002630:	d5b3      	bpl.n	800259a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002632:	f7fe fdd5 	bl	80011e0 <HAL_GetTick>
 8002636:	1b80      	subs	r0, r0, r6
 8002638:	2864      	cmp	r0, #100	; 0x64
 800263a:	d9f7      	bls.n	800262c <HAL_RCC_OscConfig+0xa4>
 800263c:	e7e6      	b.n	800260c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800263e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	d103      	bne.n	800264e <HAL_RCC_OscConfig+0xc6>
 8002646:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800264a:	6023      	str	r3, [r4, #0]
 800264c:	e7cf      	b.n	80025ee <HAL_RCC_OscConfig+0x66>
 800264e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002652:	6023      	str	r3, [r4, #0]
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800265a:	e7cb      	b.n	80025f4 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800265c:	4c67      	ldr	r4, [pc, #412]	; (80027fc <HAL_RCC_OscConfig+0x274>)
 800265e:	6863      	ldr	r3, [r4, #4]
 8002660:	f013 0f0c 	tst.w	r3, #12
 8002664:	d007      	beq.n	8002676 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002666:	6863      	ldr	r3, [r4, #4]
 8002668:	f003 030c 	and.w	r3, r3, #12
 800266c:	2b08      	cmp	r3, #8
 800266e:	d110      	bne.n	8002692 <HAL_RCC_OscConfig+0x10a>
 8002670:	6863      	ldr	r3, [r4, #4]
 8002672:	03da      	lsls	r2, r3, #15
 8002674:	d40d      	bmi.n	8002692 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	079b      	lsls	r3, r3, #30
 800267a:	d502      	bpl.n	8002682 <HAL_RCC_OscConfig+0xfa>
 800267c:	692b      	ldr	r3, [r5, #16]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d186      	bne.n	8002590 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002682:	6823      	ldr	r3, [r4, #0]
 8002684:	696a      	ldr	r2, [r5, #20]
 8002686:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800268a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800268e:	6023      	str	r3, [r4, #0]
 8002690:	e786      	b.n	80025a0 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002692:	692a      	ldr	r2, [r5, #16]
 8002694:	4b5a      	ldr	r3, [pc, #360]	; (8002800 <HAL_RCC_OscConfig+0x278>)
 8002696:	b16a      	cbz	r2, 80026b4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8002698:	2201      	movs	r2, #1
 800269a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800269c:	f7fe fda0 	bl	80011e0 <HAL_GetTick>
 80026a0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	079f      	lsls	r7, r3, #30
 80026a6:	d4ec      	bmi.n	8002682 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a8:	f7fe fd9a 	bl	80011e0 <HAL_GetTick>
 80026ac:	1b80      	subs	r0, r0, r6
 80026ae:	2802      	cmp	r0, #2
 80026b0:	d9f7      	bls.n	80026a2 <HAL_RCC_OscConfig+0x11a>
 80026b2:	e7ab      	b.n	800260c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80026b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80026b6:	f7fe fd93 	bl	80011e0 <HAL_GetTick>
 80026ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	0798      	lsls	r0, r3, #30
 80026c0:	f57f af6e 	bpl.w	80025a0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c4:	f7fe fd8c 	bl	80011e0 <HAL_GetTick>
 80026c8:	1b80      	subs	r0, r0, r6
 80026ca:	2802      	cmp	r0, #2
 80026cc:	d9f6      	bls.n	80026bc <HAL_RCC_OscConfig+0x134>
 80026ce:	e79d      	b.n	800260c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026d0:	69aa      	ldr	r2, [r5, #24]
 80026d2:	4c4a      	ldr	r4, [pc, #296]	; (80027fc <HAL_RCC_OscConfig+0x274>)
 80026d4:	4b4b      	ldr	r3, [pc, #300]	; (8002804 <HAL_RCC_OscConfig+0x27c>)
 80026d6:	b1da      	cbz	r2, 8002710 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80026d8:	2201      	movs	r2, #1
 80026da:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80026dc:	f7fe fd80 	bl	80011e0 <HAL_GetTick>
 80026e0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026e4:	079b      	lsls	r3, r3, #30
 80026e6:	d50d      	bpl.n	8002704 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026e8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80026ec:	4b46      	ldr	r3, [pc, #280]	; (8002808 <HAL_RCC_OscConfig+0x280>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80026f4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80026f6:	bf00      	nop
  }
  while (Delay --);
 80026f8:	9b01      	ldr	r3, [sp, #4]
 80026fa:	1e5a      	subs	r2, r3, #1
 80026fc:	9201      	str	r2, [sp, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f9      	bne.n	80026f6 <HAL_RCC_OscConfig+0x16e>
 8002702:	e751      	b.n	80025a8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002704:	f7fe fd6c 	bl	80011e0 <HAL_GetTick>
 8002708:	1b80      	subs	r0, r0, r6
 800270a:	2802      	cmp	r0, #2
 800270c:	d9e9      	bls.n	80026e2 <HAL_RCC_OscConfig+0x15a>
 800270e:	e77d      	b.n	800260c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8002710:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002712:	f7fe fd65 	bl	80011e0 <HAL_GetTick>
 8002716:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800271a:	079f      	lsls	r7, r3, #30
 800271c:	f57f af44 	bpl.w	80025a8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002720:	f7fe fd5e 	bl	80011e0 <HAL_GetTick>
 8002724:	1b80      	subs	r0, r0, r6
 8002726:	2802      	cmp	r0, #2
 8002728:	d9f6      	bls.n	8002718 <HAL_RCC_OscConfig+0x190>
 800272a:	e76f      	b.n	800260c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800272c:	4c33      	ldr	r4, [pc, #204]	; (80027fc <HAL_RCC_OscConfig+0x274>)
 800272e:	69e3      	ldr	r3, [r4, #28]
 8002730:	00d8      	lsls	r0, r3, #3
 8002732:	d424      	bmi.n	800277e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8002734:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	69e3      	ldr	r3, [r4, #28]
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800273c:	61e3      	str	r3, [r4, #28]
 800273e:	69e3      	ldr	r3, [r4, #28]
 8002740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002748:	4e30      	ldr	r6, [pc, #192]	; (800280c <HAL_RCC_OscConfig+0x284>)
 800274a:	6833      	ldr	r3, [r6, #0]
 800274c:	05d9      	lsls	r1, r3, #23
 800274e:	d518      	bpl.n	8002782 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002750:	68eb      	ldr	r3, [r5, #12]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d126      	bne.n	80027a4 <HAL_RCC_OscConfig+0x21c>
 8002756:	6a23      	ldr	r3, [r4, #32]
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800275e:	f7fe fd3f 	bl	80011e0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002762:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002766:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002768:	6a23      	ldr	r3, [r4, #32]
 800276a:	079b      	lsls	r3, r3, #30
 800276c:	d53f      	bpl.n	80027ee <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800276e:	2f00      	cmp	r7, #0
 8002770:	f43f af1e 	beq.w	80025b0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002774:	69e3      	ldr	r3, [r4, #28]
 8002776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800277a:	61e3      	str	r3, [r4, #28]
 800277c:	e718      	b.n	80025b0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800277e:	2700      	movs	r7, #0
 8002780:	e7e2      	b.n	8002748 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002782:	6833      	ldr	r3, [r6, #0]
 8002784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002788:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800278a:	f7fe fd29 	bl	80011e0 <HAL_GetTick>
 800278e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002790:	6833      	ldr	r3, [r6, #0]
 8002792:	05da      	lsls	r2, r3, #23
 8002794:	d4dc      	bmi.n	8002750 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002796:	f7fe fd23 	bl	80011e0 <HAL_GetTick>
 800279a:	eba0 0008 	sub.w	r0, r0, r8
 800279e:	2864      	cmp	r0, #100	; 0x64
 80027a0:	d9f6      	bls.n	8002790 <HAL_RCC_OscConfig+0x208>
 80027a2:	e733      	b.n	800260c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a4:	b9ab      	cbnz	r3, 80027d2 <HAL_RCC_OscConfig+0x24a>
 80027a6:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ac:	f023 0301 	bic.w	r3, r3, #1
 80027b0:	6223      	str	r3, [r4, #32]
 80027b2:	6a23      	ldr	r3, [r4, #32]
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80027ba:	f7fe fd11 	bl	80011e0 <HAL_GetTick>
 80027be:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c0:	6a23      	ldr	r3, [r4, #32]
 80027c2:	0798      	lsls	r0, r3, #30
 80027c4:	d5d3      	bpl.n	800276e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c6:	f7fe fd0b 	bl	80011e0 <HAL_GetTick>
 80027ca:	1b80      	subs	r0, r0, r6
 80027cc:	4540      	cmp	r0, r8
 80027ce:	d9f7      	bls.n	80027c0 <HAL_RCC_OscConfig+0x238>
 80027d0:	e71c      	b.n	800260c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027d2:	2b05      	cmp	r3, #5
 80027d4:	6a23      	ldr	r3, [r4, #32]
 80027d6:	d103      	bne.n	80027e0 <HAL_RCC_OscConfig+0x258>
 80027d8:	f043 0304 	orr.w	r3, r3, #4
 80027dc:	6223      	str	r3, [r4, #32]
 80027de:	e7ba      	b.n	8002756 <HAL_RCC_OscConfig+0x1ce>
 80027e0:	f023 0301 	bic.w	r3, r3, #1
 80027e4:	6223      	str	r3, [r4, #32]
 80027e6:	6a23      	ldr	r3, [r4, #32]
 80027e8:	f023 0304 	bic.w	r3, r3, #4
 80027ec:	e7b6      	b.n	800275c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7fe fcf7 	bl	80011e0 <HAL_GetTick>
 80027f2:	eba0 0008 	sub.w	r0, r0, r8
 80027f6:	42b0      	cmp	r0, r6
 80027f8:	d9b6      	bls.n	8002768 <HAL_RCC_OscConfig+0x1e0>
 80027fa:	e707      	b.n	800260c <HAL_RCC_OscConfig+0x84>
 80027fc:	40021000 	.word	0x40021000
 8002800:	42420000 	.word	0x42420000
 8002804:	42420480 	.word	0x42420480
 8002808:	20000184 	.word	0x20000184
 800280c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002810:	4b2a      	ldr	r3, [pc, #168]	; (80028bc <HAL_RCC_OscConfig+0x334>)
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	461c      	mov	r4, r3
 8002816:	f002 020c 	and.w	r2, r2, #12
 800281a:	2a08      	cmp	r2, #8
 800281c:	d03d      	beq.n	800289a <HAL_RCC_OscConfig+0x312>
 800281e:	2300      	movs	r3, #0
 8002820:	4e27      	ldr	r6, [pc, #156]	; (80028c0 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002822:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002824:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002826:	d12b      	bne.n	8002880 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8002828:	f7fe fcda 	bl	80011e0 <HAL_GetTick>
 800282c:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282e:	6823      	ldr	r3, [r4, #0]
 8002830:	0199      	lsls	r1, r3, #6
 8002832:	d41f      	bmi.n	8002874 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002834:	6a2b      	ldr	r3, [r5, #32]
 8002836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800283a:	d105      	bne.n	8002848 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800283c:	6862      	ldr	r2, [r4, #4]
 800283e:	68a9      	ldr	r1, [r5, #8]
 8002840:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002844:	430a      	orrs	r2, r1
 8002846:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002848:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800284a:	6862      	ldr	r2, [r4, #4]
 800284c:	430b      	orrs	r3, r1
 800284e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002852:	4313      	orrs	r3, r2
 8002854:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002856:	2301      	movs	r3, #1
 8002858:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800285a:	f7fe fcc1 	bl	80011e0 <HAL_GetTick>
 800285e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002860:	6823      	ldr	r3, [r4, #0]
 8002862:	019a      	lsls	r2, r3, #6
 8002864:	f53f aea8 	bmi.w	80025b8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002868:	f7fe fcba 	bl	80011e0 <HAL_GetTick>
 800286c:	1b40      	subs	r0, r0, r5
 800286e:	2802      	cmp	r0, #2
 8002870:	d9f6      	bls.n	8002860 <HAL_RCC_OscConfig+0x2d8>
 8002872:	e6cb      	b.n	800260c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002874:	f7fe fcb4 	bl	80011e0 <HAL_GetTick>
 8002878:	1bc0      	subs	r0, r0, r7
 800287a:	2802      	cmp	r0, #2
 800287c:	d9d7      	bls.n	800282e <HAL_RCC_OscConfig+0x2a6>
 800287e:	e6c5      	b.n	800260c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002880:	f7fe fcae 	bl	80011e0 <HAL_GetTick>
 8002884:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002886:	6823      	ldr	r3, [r4, #0]
 8002888:	019b      	lsls	r3, r3, #6
 800288a:	f57f ae95 	bpl.w	80025b8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288e:	f7fe fca7 	bl	80011e0 <HAL_GetTick>
 8002892:	1b40      	subs	r0, r0, r5
 8002894:	2802      	cmp	r0, #2
 8002896:	d9f6      	bls.n	8002886 <HAL_RCC_OscConfig+0x2fe>
 8002898:	e6b8      	b.n	800260c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800289a:	2801      	cmp	r0, #1
 800289c:	f43f aeb7 	beq.w	800260e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80028a0:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a2:	6a2b      	ldr	r3, [r5, #32]
 80028a4:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80028a8:	429a      	cmp	r2, r3
 80028aa:	f47f ae71 	bne.w	8002590 <HAL_RCC_OscConfig+0x8>
 80028ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028b0:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80028b4:	1ac0      	subs	r0, r0, r3
 80028b6:	bf18      	it	ne
 80028b8:	2001      	movne	r0, #1
 80028ba:	e6a8      	b.n	800260e <HAL_RCC_OscConfig+0x86>
 80028bc:	40021000 	.word	0x40021000
 80028c0:	42420060 	.word	0x42420060

080028c4 <HAL_RCC_GetSysClockFreq>:
{
 80028c4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028c6:	4b18      	ldr	r3, [pc, #96]	; (8002928 <HAL_RCC_GetSysClockFreq+0x64>)
{
 80028c8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028ca:	ac02      	add	r4, sp, #8
 80028cc:	f103 0510 	add.w	r5, r3, #16
 80028d0:	4622      	mov	r2, r4
 80028d2:	6818      	ldr	r0, [r3, #0]
 80028d4:	6859      	ldr	r1, [r3, #4]
 80028d6:	3308      	adds	r3, #8
 80028d8:	c203      	stmia	r2!, {r0, r1}
 80028da:	42ab      	cmp	r3, r5
 80028dc:	4614      	mov	r4, r2
 80028de:	d1f7      	bne.n	80028d0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028e0:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80028e4:	4911      	ldr	r1, [pc, #68]	; (800292c <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028e6:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80028ea:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80028ec:	f003 020c 	and.w	r2, r3, #12
 80028f0:	2a08      	cmp	r2, #8
 80028f2:	d117      	bne.n	8002924 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028f4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80028f8:	a806      	add	r0, sp, #24
 80028fa:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028fc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028fe:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002902:	d50c      	bpl.n	800291e <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002904:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002906:	480a      	ldr	r0, [pc, #40]	; (8002930 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002908:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800290c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800290e:	aa06      	add	r2, sp, #24
 8002910:	4413      	add	r3, r2
 8002912:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002916:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800291a:	b007      	add	sp, #28
 800291c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800291e:	4805      	ldr	r0, [pc, #20]	; (8002934 <HAL_RCC_GetSysClockFreq+0x70>)
 8002920:	4350      	muls	r0, r2
 8002922:	e7fa      	b.n	800291a <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8002924:	4802      	ldr	r0, [pc, #8]	; (8002930 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8002926:	e7f8      	b.n	800291a <HAL_RCC_GetSysClockFreq+0x56>
 8002928:	0800ab38 	.word	0x0800ab38
 800292c:	40021000 	.word	0x40021000
 8002930:	007a1200 	.word	0x007a1200
 8002934:	003d0900 	.word	0x003d0900

08002938 <HAL_RCC_ClockConfig>:
{
 8002938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800293c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800293e:	4604      	mov	r4, r0
 8002940:	b910      	cbnz	r0, 8002948 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002942:	2001      	movs	r0, #1
}
 8002944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002948:	4a44      	ldr	r2, [pc, #272]	; (8002a5c <HAL_RCC_ClockConfig+0x124>)
 800294a:	6813      	ldr	r3, [r2, #0]
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	428b      	cmp	r3, r1
 8002952:	d328      	bcc.n	80029a6 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002954:	6821      	ldr	r1, [r4, #0]
 8002956:	078e      	lsls	r6, r1, #30
 8002958:	d430      	bmi.n	80029bc <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800295a:	07ca      	lsls	r2, r1, #31
 800295c:	d443      	bmi.n	80029e6 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800295e:	4a3f      	ldr	r2, [pc, #252]	; (8002a5c <HAL_RCC_ClockConfig+0x124>)
 8002960:	6813      	ldr	r3, [r2, #0]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	42ab      	cmp	r3, r5
 8002968:	d865      	bhi.n	8002a36 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800296a:	6822      	ldr	r2, [r4, #0]
 800296c:	4d3c      	ldr	r5, [pc, #240]	; (8002a60 <HAL_RCC_ClockConfig+0x128>)
 800296e:	f012 0f04 	tst.w	r2, #4
 8002972:	d16c      	bne.n	8002a4e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002974:	0713      	lsls	r3, r2, #28
 8002976:	d506      	bpl.n	8002986 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002978:	686b      	ldr	r3, [r5, #4]
 800297a:	6922      	ldr	r2, [r4, #16]
 800297c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002980:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002984:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002986:	f7ff ff9d 	bl	80028c4 <HAL_RCC_GetSysClockFreq>
 800298a:	686b      	ldr	r3, [r5, #4]
 800298c:	4a35      	ldr	r2, [pc, #212]	; (8002a64 <HAL_RCC_ClockConfig+0x12c>)
 800298e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002992:	5cd3      	ldrb	r3, [r2, r3]
 8002994:	40d8      	lsrs	r0, r3
 8002996:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <HAL_RCC_ClockConfig+0x130>)
 8002998:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800299a:	4b34      	ldr	r3, [pc, #208]	; (8002a6c <HAL_RCC_ClockConfig+0x134>)
 800299c:	6818      	ldr	r0, [r3, #0]
 800299e:	f7fe fbdd 	bl	800115c <HAL_InitTick>
  return HAL_OK;
 80029a2:	2000      	movs	r0, #0
 80029a4:	e7ce      	b.n	8002944 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	6813      	ldr	r3, [r2, #0]
 80029a8:	f023 0307 	bic.w	r3, r3, #7
 80029ac:	430b      	orrs	r3, r1
 80029ae:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b0:	6813      	ldr	r3, [r2, #0]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	428b      	cmp	r3, r1
 80029b8:	d1c3      	bne.n	8002942 <HAL_RCC_ClockConfig+0xa>
 80029ba:	e7cb      	b.n	8002954 <HAL_RCC_ClockConfig+0x1c>
 80029bc:	4b28      	ldr	r3, [pc, #160]	; (8002a60 <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029be:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029c2:	bf1e      	ittt	ne
 80029c4:	685a      	ldrne	r2, [r3, #4]
 80029c6:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80029ca:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029cc:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029ce:	bf42      	ittt	mi
 80029d0:	685a      	ldrmi	r2, [r3, #4]
 80029d2:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80029d6:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	68a0      	ldr	r0, [r4, #8]
 80029dc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80029e0:	4302      	orrs	r2, r0
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	e7b9      	b.n	800295a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e6:	6862      	ldr	r2, [r4, #4]
 80029e8:	4e1d      	ldr	r6, [pc, #116]	; (8002a60 <HAL_RCC_ClockConfig+0x128>)
 80029ea:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ec:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ee:	d11a      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f4:	d0a5      	beq.n	8002942 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029f6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029fc:	f023 0303 	bic.w	r3, r3, #3
 8002a00:	4313      	orrs	r3, r2
 8002a02:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002a04:	f7fe fbec 	bl	80011e0 <HAL_GetTick>
 8002a08:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	6873      	ldr	r3, [r6, #4]
 8002a0c:	6862      	ldr	r2, [r4, #4]
 8002a0e:	f003 030c 	and.w	r3, r3, #12
 8002a12:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a16:	d0a2      	beq.n	800295e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a18:	f7fe fbe2 	bl	80011e0 <HAL_GetTick>
 8002a1c:	1bc0      	subs	r0, r0, r7
 8002a1e:	4540      	cmp	r0, r8
 8002a20:	d9f3      	bls.n	8002a0a <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8002a22:	2003      	movs	r0, #3
 8002a24:	e78e      	b.n	8002944 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a26:	2a02      	cmp	r2, #2
 8002a28:	d102      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a2a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a2e:	e7e1      	b.n	80029f4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a30:	f013 0f02 	tst.w	r3, #2
 8002a34:	e7de      	b.n	80029f4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a36:	6813      	ldr	r3, [r2, #0]
 8002a38:	f023 0307 	bic.w	r3, r3, #7
 8002a3c:	432b      	orrs	r3, r5
 8002a3e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a40:	6813      	ldr	r3, [r2, #0]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	42ab      	cmp	r3, r5
 8002a48:	f47f af7b 	bne.w	8002942 <HAL_RCC_ClockConfig+0xa>
 8002a4c:	e78d      	b.n	800296a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a4e:	686b      	ldr	r3, [r5, #4]
 8002a50:	68e1      	ldr	r1, [r4, #12]
 8002a52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a56:	430b      	orrs	r3, r1
 8002a58:	606b      	str	r3, [r5, #4]
 8002a5a:	e78b      	b.n	8002974 <HAL_RCC_ClockConfig+0x3c>
 8002a5c:	40022000 	.word	0x40022000
 8002a60:	40021000 	.word	0x40021000
 8002a64:	0800b972 	.word	0x0800b972
 8002a68:	20000184 	.word	0x20000184
 8002a6c:	20000004 	.word	0x20000004

08002a70 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a70:	4b04      	ldr	r3, [pc, #16]	; (8002a84 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002a72:	4a05      	ldr	r2, [pc, #20]	; (8002a88 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002a7a:	5cd3      	ldrb	r3, [r2, r3]
 8002a7c:	4a03      	ldr	r2, [pc, #12]	; (8002a8c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a7e:	6810      	ldr	r0, [r2, #0]
}
 8002a80:	40d8      	lsrs	r0, r3
 8002a82:	4770      	bx	lr
 8002a84:	40021000 	.word	0x40021000
 8002a88:	0800b982 	.word	0x0800b982
 8002a8c:	20000184 	.word	0x20000184

08002a90 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a90:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002a92:	4a05      	ldr	r2, [pc, #20]	; (8002aa8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002a9a:	5cd3      	ldrb	r3, [r2, r3]
 8002a9c:	4a03      	ldr	r2, [pc, #12]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002a9e:	6810      	ldr	r0, [r2, #0]
}
 8002aa0:	40d8      	lsrs	r0, r3
 8002aa2:	4770      	bx	lr
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	0800b982 	.word	0x0800b982
 8002aac:	20000184 	.word	0x20000184

08002ab0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002ab0:	6803      	ldr	r3, [r0, #0]
{
 8002ab2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002ab6:	07d9      	lsls	r1, r3, #31
{
 8002ab8:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002aba:	d520      	bpl.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002abc:	4c35      	ldr	r4, [pc, #212]	; (8002b94 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002abe:	69e3      	ldr	r3, [r4, #28]
 8002ac0:	00da      	lsls	r2, r3, #3
 8002ac2:	d432      	bmi.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002ac4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	69e3      	ldr	r3, [r4, #28]
 8002ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002acc:	61e3      	str	r3, [r4, #28]
 8002ace:	69e3      	ldr	r3, [r4, #28]
 8002ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad8:	4e2f      	ldr	r6, [pc, #188]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002ada:	6833      	ldr	r3, [r6, #0]
 8002adc:	05db      	lsls	r3, r3, #23
 8002ade:	d526      	bpl.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ae0:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ae2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002ae6:	d136      	bne.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ae8:	6a23      	ldr	r3, [r4, #32]
 8002aea:	686a      	ldr	r2, [r5, #4]
 8002aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002af0:	4313      	orrs	r3, r2
 8002af2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002af4:	b11f      	cbz	r7, 8002afe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af6:	69e3      	ldr	r3, [r4, #28]
 8002af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002afc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002afe:	6828      	ldr	r0, [r5, #0]
 8002b00:	0783      	lsls	r3, r0, #30
 8002b02:	d506      	bpl.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b04:	4a23      	ldr	r2, [pc, #140]	; (8002b94 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b06:	68a9      	ldr	r1, [r5, #8]
 8002b08:	6853      	ldr	r3, [r2, #4]
 8002b0a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002b0e:	430b      	orrs	r3, r1
 8002b10:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b12:	f010 0010 	ands.w	r0, r0, #16
 8002b16:	d01b      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b18:	4a1e      	ldr	r2, [pc, #120]	; (8002b94 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b1a:	68e9      	ldr	r1, [r5, #12]
 8002b1c:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002b1e:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b20:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002b24:	430b      	orrs	r3, r1
 8002b26:	6053      	str	r3, [r2, #4]
 8002b28:	e012      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8002b2a:	2700      	movs	r7, #0
 8002b2c:	e7d4      	b.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b2e:	6833      	ldr	r3, [r6, #0]
 8002b30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b34:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002b36:	f7fe fb53 	bl	80011e0 <HAL_GetTick>
 8002b3a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3c:	6833      	ldr	r3, [r6, #0]
 8002b3e:	05d8      	lsls	r0, r3, #23
 8002b40:	d4ce      	bmi.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b42:	f7fe fb4d 	bl	80011e0 <HAL_GetTick>
 8002b46:	eba0 0008 	sub.w	r0, r0, r8
 8002b4a:	2864      	cmp	r0, #100	; 0x64
 8002b4c:	d9f6      	bls.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002b4e:	2003      	movs	r0, #3
}
 8002b50:	b002      	add	sp, #8
 8002b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b56:	686a      	ldr	r2, [r5, #4]
 8002b58:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d0c3      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b60:	2001      	movs	r0, #1
 8002b62:	4a0e      	ldr	r2, [pc, #56]	; (8002b9c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b64:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b66:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b68:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b6a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b6e:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002b70:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b72:	07d9      	lsls	r1, r3, #31
 8002b74:	d5b8      	bpl.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8002b76:	f7fe fb33 	bl	80011e0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002b7e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b80:	6a23      	ldr	r3, [r4, #32]
 8002b82:	079a      	lsls	r2, r3, #30
 8002b84:	d4b0      	bmi.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b86:	f7fe fb2b 	bl	80011e0 <HAL_GetTick>
 8002b8a:	1b80      	subs	r0, r0, r6
 8002b8c:	4540      	cmp	r0, r8
 8002b8e:	d9f7      	bls.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002b90:	e7dd      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8002b92:	bf00      	nop
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40007000 	.word	0x40007000
 8002b9c:	42420440 	.word	0x42420440

08002ba0 <SPI_WaitFlagStateUntilTimeout.constprop.6>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	460e      	mov	r6, r1
 8002ba6:	4615      	mov	r5, r2
 8002ba8:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002baa:	6821      	ldr	r1, [r4, #0]
 8002bac:	688a      	ldr	r2, [r1, #8]
 8002bae:	ea36 0302 	bics.w	r3, r6, r2
 8002bb2:	d001      	beq.n	8002bb8 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002bb4:	2000      	movs	r0, #0
 8002bb6:	e02d      	b.n	8002c14 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8002bb8:	1c6b      	adds	r3, r5, #1
 8002bba:	d0f7      	beq.n	8002bac <SPI_WaitFlagStateUntilTimeout.constprop.6+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002bbc:	f7fe fb10 	bl	80011e0 <HAL_GetTick>
 8002bc0:	1bc0      	subs	r0, r0, r7
 8002bc2:	4285      	cmp	r5, r0
 8002bc4:	d8f1      	bhi.n	8002baa <SPI_WaitFlagStateUntilTimeout.constprop.6+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002bc6:	6823      	ldr	r3, [r4, #0]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002bce:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bd0:	6862      	ldr	r2, [r4, #4]
 8002bd2:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002bd6:	d10a      	bne.n	8002bee <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
 8002bd8:	68a2      	ldr	r2, [r4, #8]
 8002bda:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002bde:	d002      	beq.n	8002be6 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002be0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002be4:	d103      	bne.n	8002bee <SPI_WaitFlagStateUntilTimeout.constprop.6+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bec:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002bee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002bf0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002bf4:	d107      	bne.n	8002c06 <SPI_WaitFlagStateUntilTimeout.constprop.6+0x66>
          SPI_RESET_CRC(hspi);
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c04:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002c06:	2301      	movs	r3, #1
 8002c08:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	2003      	movs	r0, #3
 8002c10:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c16 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c16:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c18:	4613      	mov	r3, r2
 8002c1a:	460a      	mov	r2, r1
 8002c1c:	2180      	movs	r1, #128	; 0x80
{
 8002c1e:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c20:	f7ff ffbe 	bl	8002ba0 <SPI_WaitFlagStateUntilTimeout.constprop.6>
 8002c24:	b120      	cbz	r0, 8002c30 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8002c26:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c28:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002c2a:	f043 0320 	orr.w	r3, r3, #32
 8002c2e:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8002c30:	bd10      	pop	{r4, pc}

08002c32 <HAL_SPI_MspInit>:
}
 8002c32:	4770      	bx	lr

08002c34 <HAL_SPI_Init>:
{
 8002c34:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8002c36:	4604      	mov	r4, r0
 8002c38:	2800      	cmp	r0, #0
 8002c3a:	d034      	beq.n	8002ca6 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c40:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002c44:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c48:	b91b      	cbnz	r3, 8002c52 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002c4a:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002c4e:	f7ff fff0 	bl	8002c32 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c52:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002c54:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c56:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002c5a:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c5c:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8002c5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c62:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c64:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8002c68:	4303      	orrs	r3, r0
 8002c6a:	68e0      	ldr	r0, [r4, #12]
 8002c6c:	4303      	orrs	r3, r0
 8002c6e:	6920      	ldr	r0, [r4, #16]
 8002c70:	4303      	orrs	r3, r0
 8002c72:	6960      	ldr	r0, [r4, #20]
 8002c74:	4303      	orrs	r3, r0
 8002c76:	69e0      	ldr	r0, [r4, #28]
 8002c78:	4303      	orrs	r3, r0
 8002c7a:	6a20      	ldr	r0, [r4, #32]
 8002c7c:	4303      	orrs	r3, r0
 8002c7e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002c80:	4303      	orrs	r3, r0
 8002c82:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002c86:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c88:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002c8a:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c8e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002c90:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c92:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c94:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c9a:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8002c9c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c9e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ca0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002ca4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002ca6:	2001      	movs	r0, #1
 8002ca8:	e7fc      	b.n	8002ca4 <HAL_SPI_Init+0x70>

08002caa <HAL_SPI_Transmit>:
{
 8002caa:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002cae:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002cb0:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002cb4:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002cb6:	2b01      	cmp	r3, #1
{
 8002cb8:	460d      	mov	r5, r1
 8002cba:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002cbc:	f000 809c 	beq.w	8002df8 <HAL_SPI_Transmit+0x14e>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002cc6:	f7fe fa8b 	bl	80011e0 <HAL_GetTick>
 8002cca:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002ccc:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002cd0:	b2c0      	uxtb	r0, r0
 8002cd2:	2801      	cmp	r0, #1
 8002cd4:	f040 808e 	bne.w	8002df4 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8002cd8:	2d00      	cmp	r5, #0
 8002cda:	d05e      	beq.n	8002d9a <HAL_SPI_Transmit+0xf0>
 8002cdc:	f1b8 0f00 	cmp.w	r8, #0
 8002ce0:	d05b      	beq.n	8002d9a <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ce2:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ce4:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ce6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cea:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cec:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002cee:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002cf0:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8002cf4:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002cf6:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002cf8:	e9c4 0010 	strd	r0, r0, [r4, #64]	; 0x40
 8002cfc:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8002d02:	bf08      	it	eq
 8002d04:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d06:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8002d08:	bf08      	it	eq
 8002d0a:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8002d0e:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002d12:	bf08      	it	eq
 8002d14:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d16:	6803      	ldr	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d18:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d1a:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8002d1c:	bf5e      	ittt	pl
 8002d1e:	6803      	ldrpl	r3, [r0, #0]
 8002d20:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8002d24:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d26:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002d2a:	6863      	ldr	r3, [r4, #4]
 8002d2c:	d13e      	bne.n	8002dac <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d2e:	b113      	cbz	r3, 8002d36 <HAL_SPI_Transmit+0x8c>
 8002d30:	f1b8 0f01 	cmp.w	r8, #1
 8002d34:	d107      	bne.n	8002d46 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d36:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002d3a:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d3c:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002d3e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002d46:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	b9a3      	cbnz	r3, 8002d76 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d4c:	463a      	mov	r2, r7
 8002d4e:	4631      	mov	r1, r6
 8002d50:	4620      	mov	r0, r4
 8002d52:	f7ff ff60 	bl	8002c16 <SPI_EndRxTxTransaction>
 8002d56:	2800      	cmp	r0, #0
 8002d58:	d149      	bne.n	8002dee <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d5a:	68a3      	ldr	r3, [r4, #8]
 8002d5c:	b933      	cbnz	r3, 8002d6c <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	9201      	str	r2, [sp, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	9301      	str	r3, [sp, #4]
 8002d6a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002d6e:	3000      	adds	r0, #0
 8002d70:	bf18      	it	ne
 8002d72:	2001      	movne	r0, #1
error:
 8002d74:	e011      	b.n	8002d9a <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d76:	6822      	ldr	r2, [r4, #0]
 8002d78:	6893      	ldr	r3, [r2, #8]
 8002d7a:	0798      	lsls	r0, r3, #30
 8002d7c:	d505      	bpl.n	8002d8a <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d80:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002d84:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d86:	6323      	str	r3, [r4, #48]	; 0x30
 8002d88:	e7d9      	b.n	8002d3e <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d8a:	f7fe fa29 	bl	80011e0 <HAL_GetTick>
 8002d8e:	1bc0      	subs	r0, r0, r7
 8002d90:	42b0      	cmp	r0, r6
 8002d92:	d3d8      	bcc.n	8002d46 <HAL_SPI_Transmit+0x9c>
 8002d94:	1c71      	adds	r1, r6, #1
 8002d96:	d0d6      	beq.n	8002d46 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8002d98:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002da0:	2300      	movs	r3, #0
 8002da2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002da6:	b002      	add	sp, #8
 8002da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dac:	b113      	cbz	r3, 8002db4 <HAL_SPI_Transmit+0x10a>
 8002dae:	f1b8 0f01 	cmp.w	r8, #1
 8002db2:	d108      	bne.n	8002dc6 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002db4:	782b      	ldrb	r3, [r5, #0]
 8002db6:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002db8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002dba:	3301      	adds	r3, #1
 8002dbc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002dbe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002dc6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0be      	beq.n	8002d4c <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dce:	6823      	ldr	r3, [r4, #0]
 8002dd0:	689a      	ldr	r2, [r3, #8]
 8002dd2:	0792      	lsls	r2, r2, #30
 8002dd4:	d503      	bpl.n	8002dde <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002dd6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002dd8:	7812      	ldrb	r2, [r2, #0]
 8002dda:	731a      	strb	r2, [r3, #12]
 8002ddc:	e7ec      	b.n	8002db8 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dde:	f7fe f9ff 	bl	80011e0 <HAL_GetTick>
 8002de2:	1bc0      	subs	r0, r0, r7
 8002de4:	42b0      	cmp	r0, r6
 8002de6:	d3ee      	bcc.n	8002dc6 <HAL_SPI_Transmit+0x11c>
 8002de8:	1c73      	adds	r3, r6, #1
 8002dea:	d0ec      	beq.n	8002dc6 <HAL_SPI_Transmit+0x11c>
 8002dec:	e7d4      	b.n	8002d98 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dee:	2320      	movs	r3, #32
 8002df0:	6563      	str	r3, [r4, #84]	; 0x54
 8002df2:	e7b2      	b.n	8002d5a <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8002df4:	2002      	movs	r0, #2
 8002df6:	e7d0      	b.n	8002d9a <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8002df8:	2002      	movs	r0, #2
 8002dfa:	e7d4      	b.n	8002da6 <HAL_SPI_Transmit+0xfc>

08002dfc <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 8002dfc:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002e00:	b510      	push	{r4, lr}
  __HAL_LOCK(hspi);
 8002e02:	2b01      	cmp	r3, #1
{
 8002e04:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002e06:	d04e      	beq.n	8002ea6 <HAL_SPI_Transmit_DMA+0xaa>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 8002e0e:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
 8002e12:	b2c0      	uxtb	r0, r0
 8002e14:	4298      	cmp	r0, r3
 8002e16:	d144      	bne.n	8002ea2 <HAL_SPI_Transmit_DMA+0xa6>
  if ((pData == NULL) || (Size == 0U))
 8002e18:	2900      	cmp	r1, #0
 8002e1a:	d02d      	beq.n	8002e78 <HAL_SPI_Transmit_DMA+0x7c>
 8002e1c:	2a00      	cmp	r2, #0
 8002e1e:	d02b      	beq.n	8002e78 <HAL_SPI_Transmit_DMA+0x7c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e20:	2303      	movs	r3, #3
 8002e22:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e26:	2300      	movs	r3, #0
 8002e28:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e2a:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002e2c:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002e2e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = 0U;
 8002e32:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8002e34:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e36:	68a3      	ldr	r3, [r4, #8]
  hspi->TxXferSize  = Size;
 8002e38:	86a2      	strh	r2, [r4, #52]	; 0x34
 8002e3a:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8002e40:	bf08      	it	eq
 8002e42:	6813      	ldreq	r3, [r2, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e44:	6321      	str	r1, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8002e46:	bf04      	itt	eq
 8002e48:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8002e4c:	6013      	streq	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002e4e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002e50:	4b16      	ldr	r3, [pc, #88]	; (8002eac <HAL_SPI_Transmit_DMA+0xb0>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002e52:	320c      	adds	r2, #12
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002e54:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002e56:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <HAL_SPI_Transmit_DMA+0xb4>)
 8002e58:	6283      	str	r3, [r0, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002e5a:	4b16      	ldr	r3, [pc, #88]	; (8002eb4 <HAL_SPI_Transmit_DMA+0xb8>)
 8002e5c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	6343      	str	r3, [r0, #52]	; 0x34
                                 hspi->TxXferCount))
 8002e62:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002e64:	f7fe fc96 	bl	8001794 <HAL_DMA_Start_IT>
 8002e68:	b150      	cbz	r0, 8002e80 <HAL_SPI_Transmit_DMA+0x84>
    hspi->State = HAL_SPI_STATE_READY;
 8002e6a:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002e6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e6e:	f043 0310 	orr.w	r3, r3, #16
 8002e72:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002e74:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002e78:	2300      	movs	r3, #0
 8002e7a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002e7e:	bd10      	pop	{r4, pc}
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002e86:	bf5e      	ittt	pl
 8002e88:	681a      	ldrpl	r2, [r3, #0]
 8002e8a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8002e8e:	601a      	strpl	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	f042 0220 	orr.w	r2, r2, #32
 8002e96:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	f042 0202 	orr.w	r2, r2, #2
 8002e9e:	605a      	str	r2, [r3, #4]
 8002ea0:	e7ea      	b.n	8002e78 <HAL_SPI_Transmit_DMA+0x7c>
    errorcode = HAL_BUSY;
 8002ea2:	2002      	movs	r0, #2
 8002ea4:	e7e8      	b.n	8002e78 <HAL_SPI_Transmit_DMA+0x7c>
  __HAL_LOCK(hspi);
 8002ea6:	2002      	movs	r0, #2
 8002ea8:	e7e9      	b.n	8002e7e <HAL_SPI_Transmit_DMA+0x82>
 8002eaa:	bf00      	nop
 8002eac:	08002ebd 	.word	0x08002ebd
 8002eb0:	08002eeb 	.word	0x08002eeb
 8002eb4:	08002ec9 	.word	0x08002ec9

08002eb8 <HAL_SPI_TxCpltCallback>:
 8002eb8:	4770      	bx	lr

08002eba <HAL_SPI_TxHalfCpltCallback>:
 8002eba:	4770      	bx	lr

08002ebc <SPI_DMAHalfTransmitCplt>:
{
 8002ebc:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002ebe:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002ec0:	f7ff fffb 	bl	8002eba <HAL_SPI_TxHalfCpltCallback>
}
 8002ec4:	bd08      	pop	{r3, pc}

08002ec6 <HAL_SPI_ErrorCallback>:
 8002ec6:	4770      	bx	lr

08002ec8 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ec8:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002eca:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002ecc:	6802      	ldr	r2, [r0, #0]
 8002ece:	6853      	ldr	r3, [r2, #4]
 8002ed0:	f023 0303 	bic.w	r3, r3, #3
 8002ed4:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002ed6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002ed8:	f043 0310 	orr.w	r3, r3, #16
 8002edc:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8002ee4:	f7ff ffef 	bl	8002ec6 <HAL_SPI_ErrorCallback>
}
 8002ee8:	bd08      	pop	{r3, pc}

08002eea <SPI_DMATransmitCplt>:
{
 8002eea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002eec:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002eee:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 8002ef0:	f7fe f976 	bl	80011e0 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002ef4:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8002ef6:	4602      	mov	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	069b      	lsls	r3, r3, #26
 8002efc:	d426      	bmi.n	8002f4c <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002efe:	6823      	ldr	r3, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002f00:	4620      	mov	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	f021 0120 	bic.w	r1, r1, #32
 8002f08:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f0a:	6859      	ldr	r1, [r3, #4]
 8002f0c:	f021 0102 	bic.w	r1, r1, #2
 8002f10:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002f12:	2164      	movs	r1, #100	; 0x64
 8002f14:	f7ff fe7f 	bl	8002c16 <SPI_EndRxTxTransaction>
 8002f18:	b118      	cbz	r0, 8002f22 <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f1a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f1c:	f043 0320 	orr.w	r3, r3, #32
 8002f20:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f22:	68a3      	ldr	r3, [r4, #8]
 8002f24:	b933      	cbnz	r3, 8002f34 <SPI_DMATransmitCplt+0x4a>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	9201      	str	r2, [sp, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	9301      	str	r3, [sp, #4]
 8002f32:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f3e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f40:	b123      	cbz	r3, 8002f4c <SPI_DMATransmitCplt+0x62>
      HAL_SPI_ErrorCallback(hspi);
 8002f42:	4620      	mov	r0, r4
 8002f44:	f7ff ffbf 	bl	8002ec6 <HAL_SPI_ErrorCallback>
}
 8002f48:	b003      	add	sp, #12
 8002f4a:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 8002f4c:	4620      	mov	r0, r4
 8002f4e:	f7ff ffb3 	bl	8002eb8 <HAL_SPI_TxCpltCallback>
 8002f52:	e7f9      	b.n	8002f48 <SPI_DMATransmitCplt+0x5e>

08002f54 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f54:	6a03      	ldr	r3, [r0, #32]
{
 8002f56:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f58:	f023 0301 	bic.w	r3, r3, #1
 8002f5c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f5e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f60:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f62:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f64:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f66:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002f6a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f6c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002f6e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002f72:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f74:	4d0a      	ldr	r5, [pc, #40]	; (8002fa0 <TIM_OC1_SetConfig+0x4c>)
 8002f76:	42a8      	cmp	r0, r5
 8002f78:	d10b      	bne.n	8002f92 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f7a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f7c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002f80:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f82:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f86:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002f8a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f8c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f90:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f92:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f94:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f96:	684a      	ldr	r2, [r1, #4]
 8002f98:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f9a:	6203      	str	r3, [r0, #32]
}
 8002f9c:	bd70      	pop	{r4, r5, r6, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40012c00 	.word	0x40012c00

08002fa4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fa4:	6a03      	ldr	r3, [r0, #32]
{
 8002fa6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fac:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fb0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fb2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fb4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002fb6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002fba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fbc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002fbe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fc2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002fc6:	4d0b      	ldr	r5, [pc, #44]	; (8002ff4 <TIM_OC3_SetConfig+0x50>)
 8002fc8:	42a8      	cmp	r0, r5
 8002fca:	d10d      	bne.n	8002fe8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fcc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fd2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fd6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002fda:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002fde:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fe0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002fe4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fe8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fea:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fec:	684a      	ldr	r2, [r1, #4]
 8002fee:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ff0:	6203      	str	r3, [r0, #32]
}
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}
 8002ff4:	40012c00 	.word	0x40012c00

08002ff8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ff8:	6a03      	ldr	r3, [r0, #32]
{
 8002ffa:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ffc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003000:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003002:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003004:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003006:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003008:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800300a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800300e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003012:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003014:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003018:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800301c:	4d06      	ldr	r5, [pc, #24]	; (8003038 <TIM_OC4_SetConfig+0x40>)
 800301e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003020:	bf02      	ittt	eq
 8003022:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003024:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003028:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800302c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800302e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003030:	684a      	ldr	r2, [r1, #4]
 8003032:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003034:	6203      	str	r3, [r0, #32]
}
 8003036:	bd30      	pop	{r4, r5, pc}
 8003038:	40012c00 	.word	0x40012c00

0800303c <HAL_TIM_Base_MspInit>:
}
 800303c:	4770      	bx	lr

0800303e <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 800303e:	2302      	movs	r3, #2
 8003040:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003044:	6803      	ldr	r3, [r0, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800304c:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 800304e:	bf1e      	ittt	ne
 8003050:	681a      	ldrne	r2, [r3, #0]
 8003052:	f042 0201 	orrne.w	r2, r2, #1
 8003056:	601a      	strne	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003058:	2301      	movs	r3, #1
 800305a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800305e:	2000      	movs	r0, #0
 8003060:	4770      	bx	lr

08003062 <HAL_TIM_PWM_MspInit>:
 8003062:	4770      	bx	lr

08003064 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003064:	4a1a      	ldr	r2, [pc, #104]	; (80030d0 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8003066:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003068:	4290      	cmp	r0, r2
 800306a:	d00a      	beq.n	8003082 <TIM_Base_SetConfig+0x1e>
 800306c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003070:	d007      	beq.n	8003082 <TIM_Base_SetConfig+0x1e>
 8003072:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003076:	4290      	cmp	r0, r2
 8003078:	d003      	beq.n	8003082 <TIM_Base_SetConfig+0x1e>
 800307a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800307e:	4290      	cmp	r0, r2
 8003080:	d115      	bne.n	80030ae <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8003082:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003088:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800308a:	4a11      	ldr	r2, [pc, #68]	; (80030d0 <TIM_Base_SetConfig+0x6c>)
 800308c:	4290      	cmp	r0, r2
 800308e:	d00a      	beq.n	80030a6 <TIM_Base_SetConfig+0x42>
 8003090:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003094:	d007      	beq.n	80030a6 <TIM_Base_SetConfig+0x42>
 8003096:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800309a:	4290      	cmp	r0, r2
 800309c:	d003      	beq.n	80030a6 <TIM_Base_SetConfig+0x42>
 800309e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80030a2:	4290      	cmp	r0, r2
 80030a4:	d103      	bne.n	80030ae <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030a6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80030a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030ae:	694a      	ldr	r2, [r1, #20]
 80030b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030b4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80030b6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030b8:	688b      	ldr	r3, [r1, #8]
 80030ba:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80030bc:	680b      	ldr	r3, [r1, #0]
 80030be:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030c0:	4b03      	ldr	r3, [pc, #12]	; (80030d0 <TIM_Base_SetConfig+0x6c>)
 80030c2:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80030c4:	bf04      	itt	eq
 80030c6:	690b      	ldreq	r3, [r1, #16]
 80030c8:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80030ca:	2301      	movs	r3, #1
 80030cc:	6143      	str	r3, [r0, #20]
}
 80030ce:	4770      	bx	lr
 80030d0:	40012c00 	.word	0x40012c00

080030d4 <HAL_TIM_Base_Init>:
{
 80030d4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80030d6:	4604      	mov	r4, r0
 80030d8:	b1a0      	cbz	r0, 8003104 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80030da:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030e2:	b91b      	cbnz	r3, 80030ec <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80030e4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80030e8:	f7ff ffa8 	bl	800303c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80030ec:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ee:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030f4:	1d21      	adds	r1, r4, #4
 80030f6:	f7ff ffb5 	bl	8003064 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80030fa:	2301      	movs	r3, #1
  return HAL_OK;
 80030fc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80030fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003102:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003104:	2001      	movs	r0, #1
 8003106:	e7fc      	b.n	8003102 <HAL_TIM_Base_Init+0x2e>

08003108 <HAL_TIM_PWM_Init>:
{
 8003108:	b510      	push	{r4, lr}
  if (htim == NULL)
 800310a:	4604      	mov	r4, r0
 800310c:	b1a0      	cbz	r0, 8003138 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800310e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003112:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003116:	b91b      	cbnz	r3, 8003120 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003118:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800311c:	f7ff ffa1 	bl	8003062 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003120:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003122:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003124:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003128:	1d21      	adds	r1, r4, #4
 800312a:	f7ff ff9b 	bl	8003064 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800312e:	2301      	movs	r3, #1
  return HAL_OK;
 8003130:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003132:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003136:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003138:	2001      	movs	r0, #1
 800313a:	e7fc      	b.n	8003136 <HAL_TIM_PWM_Init+0x2e>

0800313c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800313c:	6a03      	ldr	r3, [r0, #32]
{
 800313e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003140:	f023 0310 	bic.w	r3, r3, #16
 8003144:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003146:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003148:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800314a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800314c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800314e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003152:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003156:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003158:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800315c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003160:	4d0b      	ldr	r5, [pc, #44]	; (8003190 <TIM_OC2_SetConfig+0x54>)
 8003162:	42a8      	cmp	r0, r5
 8003164:	d10d      	bne.n	8003182 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003166:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003168:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800316c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003170:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003174:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003178:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800317a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800317e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003182:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003184:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003186:	684a      	ldr	r2, [r1, #4]
 8003188:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800318a:	6203      	str	r3, [r0, #32]
}
 800318c:	bd70      	pop	{r4, r5, r6, pc}
 800318e:	bf00      	nop
 8003190:	40012c00 	.word	0x40012c00

08003194 <HAL_TIM_PWM_ConfigChannel>:
{
 8003194:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003196:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800319a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800319c:	2b01      	cmp	r3, #1
 800319e:	f04f 0002 	mov.w	r0, #2
 80031a2:	d025      	beq.n	80031f0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80031a4:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80031a6:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80031aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80031ae:	2a0c      	cmp	r2, #12
 80031b0:	d818      	bhi.n	80031e4 <HAL_TIM_PWM_ConfigChannel+0x50>
 80031b2:	e8df f002 	tbb	[pc, r2]
 80031b6:	1707      	.short	0x1707
 80031b8:	171e1717 	.word	0x171e1717
 80031bc:	172f1717 	.word	0x172f1717
 80031c0:	1717      	.short	0x1717
 80031c2:	40          	.byte	0x40
 80031c3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031c4:	6820      	ldr	r0, [r4, #0]
 80031c6:	f7ff fec5 	bl	8002f54 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031ca:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031cc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	f042 0208 	orr.w	r2, r2, #8
 80031d4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031d6:	699a      	ldr	r2, [r3, #24]
 80031d8:	f022 0204 	bic.w	r2, r2, #4
 80031dc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031de:	699a      	ldr	r2, [r3, #24]
 80031e0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031e2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80031e4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80031e6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80031e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80031ec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80031f0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031f2:	6820      	ldr	r0, [r4, #0]
 80031f4:	f7ff ffa2 	bl	800313c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031f8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031fa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031fc:	699a      	ldr	r2, [r3, #24]
 80031fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003202:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003204:	699a      	ldr	r2, [r3, #24]
 8003206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800320a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800320c:	699a      	ldr	r2, [r3, #24]
 800320e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003212:	e7e6      	b.n	80031e2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003214:	6820      	ldr	r0, [r4, #0]
 8003216:	f7ff fec5 	bl	8002fa4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800321a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800321c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800321e:	69da      	ldr	r2, [r3, #28]
 8003220:	f042 0208 	orr.w	r2, r2, #8
 8003224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003226:	69da      	ldr	r2, [r3, #28]
 8003228:	f022 0204 	bic.w	r2, r2, #4
 800322c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800322e:	69da      	ldr	r2, [r3, #28]
 8003230:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003232:	61da      	str	r2, [r3, #28]
      break;
 8003234:	e7d6      	b.n	80031e4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003236:	6820      	ldr	r0, [r4, #0]
 8003238:	f7ff fede 	bl	8002ff8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800323c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800323e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003246:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003248:	69da      	ldr	r2, [r3, #28]
 800324a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800324e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003250:	69da      	ldr	r2, [r3, #28]
 8003252:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003256:	e7ec      	b.n	8003232 <HAL_TIM_PWM_ConfigChannel+0x9e>

08003258 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003258:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800325a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800325c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800325e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003262:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8003266:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003268:	6083      	str	r3, [r0, #8]
}
 800326a:	bd10      	pop	{r4, pc}

0800326c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800326c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003270:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003272:	2b01      	cmp	r3, #1
{
 8003274:	4604      	mov	r4, r0
 8003276:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800327a:	d019      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x44>
 800327c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800327e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003282:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8003284:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003288:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800328a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800328e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003292:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003294:	680b      	ldr	r3, [r1, #0]
 8003296:	2b40      	cmp	r3, #64	; 0x40
 8003298:	d065      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0xfa>
 800329a:	d815      	bhi.n	80032c8 <HAL_TIM_ConfigClockSource+0x5c>
 800329c:	2b10      	cmp	r3, #16
 800329e:	d00c      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x4e>
 80032a0:	d807      	bhi.n	80032b2 <HAL_TIM_ConfigClockSource+0x46>
 80032a2:	b153      	cbz	r3, 80032ba <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80032a4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80032a6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80032a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80032ac:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80032b0:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80032b2:	2b20      	cmp	r3, #32
 80032b4:	d001      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x4e>
 80032b6:	2b30      	cmp	r3, #48	; 0x30
 80032b8:	d1f4      	bne.n	80032a4 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80032ba:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032bc:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80032c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032c4:	4313      	orrs	r3, r2
 80032c6:	e01a      	b.n	80032fe <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80032c8:	2b60      	cmp	r3, #96	; 0x60
 80032ca:	d034      	beq.n	8003336 <HAL_TIM_ConfigClockSource+0xca>
 80032cc:	d819      	bhi.n	8003302 <HAL_TIM_ConfigClockSource+0x96>
 80032ce:	2b50      	cmp	r3, #80	; 0x50
 80032d0:	d1e8      	bne.n	80032a4 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032d2:	684a      	ldr	r2, [r1, #4]
 80032d4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80032d6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032d8:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032da:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032de:	f025 0501 	bic.w	r5, r5, #1
 80032e2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032e4:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80032e6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032ec:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80032f0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80032f2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80032f4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032fa:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80032fe:	6083      	str	r3, [r0, #8]
 8003300:	e7d0      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8003302:	2b70      	cmp	r3, #112	; 0x70
 8003304:	d00c      	beq.n	8003320 <HAL_TIM_ConfigClockSource+0xb4>
 8003306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800330a:	d1cb      	bne.n	80032a4 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 800330c:	68cb      	ldr	r3, [r1, #12]
 800330e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003312:	f7ff ffa1 	bl	8003258 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003316:	6822      	ldr	r2, [r4, #0]
 8003318:	6893      	ldr	r3, [r2, #8]
 800331a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800331e:	e008      	b.n	8003332 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8003320:	68cb      	ldr	r3, [r1, #12]
 8003322:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003326:	f7ff ff97 	bl	8003258 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800332a:	6822      	ldr	r2, [r4, #0]
 800332c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800332e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003332:	6093      	str	r3, [r2, #8]
      break;
 8003334:	e7b6      	b.n	80032a4 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003336:	684d      	ldr	r5, [r1, #4]
 8003338:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800333a:	6a01      	ldr	r1, [r0, #32]
 800333c:	f021 0110 	bic.w	r1, r1, #16
 8003340:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003342:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8003344:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003346:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800334a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800334e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003352:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003356:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003358:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800335a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800335c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003360:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8003364:	e7cb      	b.n	80032fe <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003366:	684a      	ldr	r2, [r1, #4]
 8003368:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800336a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800336c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800336e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003372:	f025 0501 	bic.w	r5, r5, #1
 8003376:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003378:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800337a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800337c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003380:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003384:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003386:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003388:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800338a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800338e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8003392:	e7b4      	b.n	80032fe <HAL_TIM_ConfigClockSource+0x92>

08003394 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003394:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003396:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003398:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800339a:	f001 011f 	and.w	r1, r1, #31
 800339e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80033a0:	ea23 0304 	bic.w	r3, r3, r4
 80033a4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033a6:	6a03      	ldr	r3, [r0, #32]
 80033a8:	408a      	lsls	r2, r1
 80033aa:	431a      	orrs	r2, r3
 80033ac:	6202      	str	r2, [r0, #32]
}
 80033ae:	bd10      	pop	{r4, pc}

080033b0 <HAL_TIM_OC_Start>:
{
 80033b0:	b510      	push	{r4, lr}
 80033b2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033b4:	2201      	movs	r2, #1
 80033b6:	6800      	ldr	r0, [r0, #0]
 80033b8:	f7ff ffec 	bl	8003394 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033bc:	6823      	ldr	r3, [r4, #0]
 80033be:	4a09      	ldr	r2, [pc, #36]	; (80033e4 <HAL_TIM_OC_Start+0x34>)
}
 80033c0:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033c2:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80033c4:	bf02      	ittt	eq
 80033c6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80033c8:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80033cc:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d4:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80033d6:	bf1e      	ittt	ne
 80033d8:	681a      	ldrne	r2, [r3, #0]
 80033da:	f042 0201 	orrne.w	r2, r2, #1
 80033de:	601a      	strne	r2, [r3, #0]
}
 80033e0:	bd10      	pop	{r4, pc}
 80033e2:	bf00      	nop
 80033e4:	40012c00 	.word	0x40012c00

080033e8 <HAL_TIM_PWM_Start>:
 80033e8:	f7ff bfe2 	b.w	80033b0 <HAL_TIM_OC_Start>

080033ec <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033ec:	6803      	ldr	r3, [r0, #0]
 80033ee:	68da      	ldr	r2, [r3, #12]
 80033f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80033f4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	f022 0201 	bic.w	r2, r2, #1
 80033fc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033fe:	2320      	movs	r3, #32
 8003400:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8003404:	4770      	bx	lr
	...

08003408 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003408:	b538      	push	{r3, r4, r5, lr}
 800340a:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800340c:	6803      	ldr	r3, [r0, #0]
 800340e:	68c1      	ldr	r1, [r0, #12]
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	2419      	movs	r4, #25
 8003414:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003418:	430a      	orrs	r2, r1
 800341a:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800341c:	6882      	ldr	r2, [r0, #8]
 800341e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003420:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003422:	4302      	orrs	r2, r0
 8003424:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003426:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800342a:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800342e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003430:	430a      	orrs	r2, r1
 8003432:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003434:	695a      	ldr	r2, [r3, #20]
 8003436:	69a9      	ldr	r1, [r5, #24]
 8003438:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800343c:	430a      	orrs	r2, r1
 800343e:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003440:	4a0d      	ldr	r2, [pc, #52]	; (8003478 <UART_SetConfig+0x70>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d114      	bne.n	8003470 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003446:	f7ff fb23 	bl	8002a90 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800344a:	4360      	muls	r0, r4
 800344c:	686c      	ldr	r4, [r5, #4]
 800344e:	2264      	movs	r2, #100	; 0x64
 8003450:	00a4      	lsls	r4, r4, #2
 8003452:	fbb0 f0f4 	udiv	r0, r0, r4
 8003456:	fbb0 f1f2 	udiv	r1, r0, r2
 800345a:	fb02 0311 	mls	r3, r2, r1, r0
 800345e:	011b      	lsls	r3, r3, #4
 8003460:	3332      	adds	r3, #50	; 0x32
 8003462:	fbb3 f3f2 	udiv	r3, r3, r2
 8003466:	682c      	ldr	r4, [r5, #0]
 8003468:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800346c:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 800346e:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8003470:	f7ff fafe 	bl	8002a70 <HAL_RCC_GetPCLK1Freq>
 8003474:	e7e9      	b.n	800344a <UART_SetConfig+0x42>
 8003476:	bf00      	nop
 8003478:	40013800 	.word	0x40013800

0800347c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800347c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347e:	4604      	mov	r4, r0
 8003480:	460e      	mov	r6, r1
 8003482:	4617      	mov	r7, r2
 8003484:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003486:	6821      	ldr	r1, [r4, #0]
 8003488:	680b      	ldr	r3, [r1, #0]
 800348a:	ea36 0303 	bics.w	r3, r6, r3
 800348e:	d101      	bne.n	8003494 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003490:	2000      	movs	r0, #0
 8003492:	e014      	b.n	80034be <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8003494:	1c6b      	adds	r3, r5, #1
 8003496:	d0f7      	beq.n	8003488 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003498:	b995      	cbnz	r5, 80034c0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800349a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 800349c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800349e:	68da      	ldr	r2, [r3, #12]
 80034a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034a4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a6:	695a      	ldr	r2, [r3, #20]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80034ae:	2320      	movs	r3, #32
 80034b0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80034b4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80034b8:	2300      	movs	r3, #0
 80034ba:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 80034be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80034c0:	f7fd fe8e 	bl	80011e0 <HAL_GetTick>
 80034c4:	1bc0      	subs	r0, r0, r7
 80034c6:	4285      	cmp	r5, r0
 80034c8:	d2dd      	bcs.n	8003486 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80034ca:	e7e6      	b.n	800349a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080034cc <HAL_UART_Init>:
{
 80034cc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80034ce:	4604      	mov	r4, r0
 80034d0:	b340      	cbz	r0, 8003524 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80034d2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80034d6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80034da:	b91b      	cbnz	r3, 80034e4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80034dc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80034e0:	f003 fc72 	bl	8006dc8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80034e4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80034e6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80034e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80034ec:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80034ee:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80034f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034f4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80034f6:	f7ff ff87 	bl	8003408 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034fa:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034fe:	691a      	ldr	r2, [r3, #16]
 8003500:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003504:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003506:	695a      	ldr	r2, [r3, #20]
 8003508:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800350c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800350e:	68da      	ldr	r2, [r3, #12]
 8003510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003514:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003516:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003518:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800351a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800351e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8003522:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003524:	2001      	movs	r0, #1
 8003526:	e7fc      	b.n	8003522 <HAL_UART_Init+0x56>

08003528 <HAL_HalfDuplex_Init>:
{
 8003528:	b510      	push	{r4, lr}
  if (huart == NULL)
 800352a:	4604      	mov	r4, r0
 800352c:	b360      	cbz	r0, 8003588 <HAL_HalfDuplex_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 800352e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003532:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003536:	b91b      	cbnz	r3, 8003540 <HAL_HalfDuplex_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003538:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800353c:	f003 fc44 	bl	8006dc8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003540:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003542:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003544:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003548:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800354a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800354c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003550:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003552:	f7ff ff59 	bl	8003408 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003556:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003558:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003562:	695a      	ldr	r2, [r3, #20]
 8003564:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003568:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800356a:	695a      	ldr	r2, [r3, #20]
 800356c:	f042 0208 	orr.w	r2, r2, #8
 8003570:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003578:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800357a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800357c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800357e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003582:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8003586:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003588:	2001      	movs	r0, #1
 800358a:	e7fc      	b.n	8003586 <HAL_HalfDuplex_Init+0x5e>

0800358c <HAL_UART_Transmit>:
{
 800358c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003590:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003592:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8003596:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003598:	2b20      	cmp	r3, #32
{
 800359a:	460d      	mov	r5, r1
 800359c:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800359e:	d14c      	bne.n	800363a <HAL_UART_Transmit+0xae>
    if ((pData == NULL) || (Size == 0U))
 80035a0:	2900      	cmp	r1, #0
 80035a2:	d048      	beq.n	8003636 <HAL_UART_Transmit+0xaa>
 80035a4:	2a00      	cmp	r2, #0
 80035a6:	d046      	beq.n	8003636 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 80035a8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d044      	beq.n	800363a <HAL_UART_Transmit+0xae>
 80035b0:	2301      	movs	r3, #1
 80035b2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b6:	2300      	movs	r3, #0
 80035b8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035ba:	2321      	movs	r3, #33	; 0x21
 80035bc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80035c0:	f7fd fe0e 	bl	80011e0 <HAL_GetTick>
 80035c4:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 80035c6:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80035ca:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80035ce:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	b963      	cbnz	r3, 80035ee <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035d4:	463b      	mov	r3, r7
 80035d6:	4632      	mov	r2, r6
 80035d8:	2140      	movs	r1, #64	; 0x40
 80035da:	4620      	mov	r0, r4
 80035dc:	f7ff ff4e 	bl	800347c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80035e0:	b9a0      	cbnz	r0, 800360c <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 80035e2:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80035e4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 80035e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80035ec:	e00f      	b.n	800360e <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 80035ee:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035f0:	4632      	mov	r2, r6
      huart->TxXferCount--;
 80035f2:	3b01      	subs	r3, #1
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035f8:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035fa:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003600:	4620      	mov	r0, r4
 8003602:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003604:	d10e      	bne.n	8003624 <HAL_UART_Transmit+0x98>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003606:	f7ff ff39 	bl	800347c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800360a:	b110      	cbz	r0, 8003612 <HAL_UART_Transmit+0x86>
          return HAL_TIMEOUT;
 800360c:	2003      	movs	r0, #3
}
 800360e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003612:	882b      	ldrh	r3, [r5, #0]
 8003614:	6822      	ldr	r2, [r4, #0]
 8003616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800361a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800361c:	6923      	ldr	r3, [r4, #16]
 800361e:	b943      	cbnz	r3, 8003632 <HAL_UART_Transmit+0xa6>
          pData += 2U;
 8003620:	3502      	adds	r5, #2
 8003622:	e7d4      	b.n	80035ce <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003624:	f7ff ff2a 	bl	800347c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003628:	2800      	cmp	r0, #0
 800362a:	d1ef      	bne.n	800360c <HAL_UART_Transmit+0x80>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800362c:	6823      	ldr	r3, [r4, #0]
 800362e:	782a      	ldrb	r2, [r5, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	3501      	adds	r5, #1
 8003634:	e7cb      	b.n	80035ce <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8003636:	2001      	movs	r0, #1
 8003638:	e7e9      	b.n	800360e <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 800363a:	2002      	movs	r0, #2
 800363c:	e7e7      	b.n	800360e <HAL_UART_Transmit+0x82>

0800363e <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800363e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003642:	2b20      	cmp	r3, #32
 8003644:	d120      	bne.n	8003688 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8003646:	b1e9      	cbz	r1, 8003684 <HAL_UART_Receive_IT+0x46>
 8003648:	b1e2      	cbz	r2, 8003684 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800364a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800364e:	2b01      	cmp	r3, #1
 8003650:	d01a      	beq.n	8003688 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8003652:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8003654:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003656:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003658:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800365a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800365c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003660:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8003662:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003664:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8003666:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800366a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800366e:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003670:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8003672:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003674:	f041 0101 	orr.w	r1, r1, #1
 8003678:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800367a:	68d1      	ldr	r1, [r2, #12]
 800367c:	f041 0120 	orr.w	r1, r1, #32
 8003680:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8003682:	4770      	bx	lr
      return HAL_ERROR;
 8003684:	2001      	movs	r0, #1
 8003686:	4770      	bx	lr
    return HAL_BUSY;
 8003688:	2002      	movs	r0, #2
}
 800368a:	4770      	bx	lr

0800368c <HAL_UART_TxCpltCallback>:
 800368c:	4770      	bx	lr

0800368e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800368e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8003692:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003694:	2b22      	cmp	r3, #34	; 0x22
 8003696:	d133      	bne.n	8003700 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003698:	6881      	ldr	r1, [r0, #8]
 800369a:	6904      	ldr	r4, [r0, #16]
 800369c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80036a0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80036a2:	6802      	ldr	r2, [r0, #0]
 80036a4:	d123      	bne.n	80036ee <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036a6:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80036a8:	b9ec      	cbnz	r4, 80036e6 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036ae:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80036b2:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80036b4:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80036b6:	3c01      	subs	r4, #1
 80036b8:	b2a4      	uxth	r4, r4
 80036ba:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80036bc:	b98c      	cbnz	r4, 80036e2 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036be:	6803      	ldr	r3, [r0, #0]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	f022 0220 	bic.w	r2, r2, #32
 80036c6:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036ce:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036d0:	695a      	ldr	r2, [r3, #20]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80036d8:	2320      	movs	r3, #32
 80036da:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80036de:	f001 fa2d 	bl	8004b3c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80036e2:	2000      	movs	r0, #0
 80036e4:	e00d      	b.n	8003702 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	f823 2b01 	strh.w	r2, [r3], #1
 80036ec:	e7e1      	b.n	80036b2 <UART_Receive_IT+0x24>
 80036ee:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036f0:	6852      	ldr	r2, [r2, #4]
 80036f2:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 80036f4:	b90c      	cbnz	r4, 80036fa <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036f6:	701a      	strb	r2, [r3, #0]
 80036f8:	e7dc      	b.n	80036b4 <UART_Receive_IT+0x26>
 80036fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036fe:	e7fa      	b.n	80036f6 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8003700:	2002      	movs	r0, #2
}
 8003702:	bd10      	pop	{r4, pc}

08003704 <HAL_UART_ErrorCallback>:
 8003704:	4770      	bx	lr
	...

08003708 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003708:	6803      	ldr	r3, [r0, #0]
{
 800370a:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800370c:	681a      	ldr	r2, [r3, #0]
{
 800370e:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003710:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003712:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003714:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003716:	d107      	bne.n	8003728 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003718:	0696      	lsls	r6, r2, #26
 800371a:	d558      	bpl.n	80037ce <HAL_UART_IRQHandler+0xc6>
 800371c:	068d      	lsls	r5, r1, #26
 800371e:	d556      	bpl.n	80037ce <HAL_UART_IRQHandler+0xc6>
}
 8003720:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003724:	f7ff bfb3 	b.w	800368e <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003728:	f015 0501 	ands.w	r5, r5, #1
 800372c:	d102      	bne.n	8003734 <HAL_UART_IRQHandler+0x2c>
 800372e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003732:	d04c      	beq.n	80037ce <HAL_UART_IRQHandler+0xc6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003734:	07d3      	lsls	r3, r2, #31
 8003736:	d505      	bpl.n	8003744 <HAL_UART_IRQHandler+0x3c>
 8003738:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800373a:	bf42      	ittt	mi
 800373c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800373e:	f043 0301 	orrmi.w	r3, r3, #1
 8003742:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003744:	0750      	lsls	r0, r2, #29
 8003746:	d504      	bpl.n	8003752 <HAL_UART_IRQHandler+0x4a>
 8003748:	b11d      	cbz	r5, 8003752 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800374a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800374c:	f043 0302 	orr.w	r3, r3, #2
 8003750:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003752:	0793      	lsls	r3, r2, #30
 8003754:	d504      	bpl.n	8003760 <HAL_UART_IRQHandler+0x58>
 8003756:	b11d      	cbz	r5, 8003760 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003758:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800375a:	f043 0304 	orr.w	r3, r3, #4
 800375e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003760:	0716      	lsls	r6, r2, #28
 8003762:	d504      	bpl.n	800376e <HAL_UART_IRQHandler+0x66>
 8003764:	b11d      	cbz	r5, 800376e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003766:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003768:	f043 0308 	orr.w	r3, r3, #8
 800376c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800376e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003770:	b343      	cbz	r3, 80037c4 <HAL_UART_IRQHandler+0xbc>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003772:	0695      	lsls	r5, r2, #26
 8003774:	d504      	bpl.n	8003780 <HAL_UART_IRQHandler+0x78>
 8003776:	0688      	lsls	r0, r1, #26
 8003778:	d502      	bpl.n	8003780 <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 800377a:	4620      	mov	r0, r4
 800377c:	f7ff ff87 	bl	800368e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003780:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8003782:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003784:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003786:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003788:	0711      	lsls	r1, r2, #28
 800378a:	d402      	bmi.n	8003792 <HAL_UART_IRQHandler+0x8a>
 800378c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003790:	d019      	beq.n	80037c6 <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 8003792:	f7ff fe2b 	bl	80033ec <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	695a      	ldr	r2, [r3, #20]
 800379a:	0652      	lsls	r2, r2, #25
 800379c:	d50f      	bpl.n	80037be <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800379e:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80037a0:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037a6:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80037a8:	b148      	cbz	r0, 80037be <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037aa:	4b26      	ldr	r3, [pc, #152]	; (8003844 <HAL_UART_IRQHandler+0x13c>)
 80037ac:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037ae:	f7fe f82f 	bl	8001810 <HAL_DMA_Abort_IT>
 80037b2:	b138      	cbz	r0, 80037c4 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037b4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80037b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037ba:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80037bc:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80037be:	4620      	mov	r0, r4
 80037c0:	f7ff ffa0 	bl	8003704 <HAL_UART_ErrorCallback>
}
 80037c4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80037c6:	f7ff ff9d 	bl	8003704 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ca:	63e5      	str	r5, [r4, #60]	; 0x3c
 80037cc:	e7fa      	b.n	80037c4 <HAL_UART_IRQHandler+0xbc>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80037ce:	0616      	lsls	r6, r2, #24
 80037d0:	d528      	bpl.n	8003824 <HAL_UART_IRQHandler+0x11c>
 80037d2:	060d      	lsls	r5, r1, #24
 80037d4:	d526      	bpl.n	8003824 <HAL_UART_IRQHandler+0x11c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80037d6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80037da:	2a21      	cmp	r2, #33	; 0x21
 80037dc:	d1f2      	bne.n	80037c4 <HAL_UART_IRQHandler+0xbc>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80037de:	68a1      	ldr	r1, [r4, #8]
 80037e0:	6a22      	ldr	r2, [r4, #32]
 80037e2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80037e6:	d118      	bne.n	800381a <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80037e8:	8811      	ldrh	r1, [r2, #0]
 80037ea:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80037ee:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80037f0:	6921      	ldr	r1, [r4, #16]
 80037f2:	b981      	cbnz	r1, 8003816 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 80037f4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80037f6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80037f8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80037fa:	3a01      	subs	r2, #1
 80037fc:	b292      	uxth	r2, r2
 80037fe:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003800:	2a00      	cmp	r2, #0
 8003802:	d1df      	bne.n	80037c4 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003804:	68da      	ldr	r2, [r3, #12]
 8003806:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800380a:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003812:	60da      	str	r2, [r3, #12]
 8003814:	e7d6      	b.n	80037c4 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 8003816:	3201      	adds	r2, #1
 8003818:	e7ed      	b.n	80037f6 <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800381a:	1c51      	adds	r1, r2, #1
 800381c:	6221      	str	r1, [r4, #32]
 800381e:	7812      	ldrb	r2, [r2, #0]
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	e7e9      	b.n	80037f8 <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003824:	0650      	lsls	r0, r2, #25
 8003826:	d5cd      	bpl.n	80037c4 <HAL_UART_IRQHandler+0xbc>
 8003828:	064a      	lsls	r2, r1, #25
 800382a:	d5cb      	bpl.n	80037c4 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800382c:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800382e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003830:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003834:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003836:	2320      	movs	r3, #32
 8003838:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800383c:	f7ff ff26 	bl	800368c <HAL_UART_TxCpltCallback>
 8003840:	e7c0      	b.n	80037c4 <HAL_UART_IRQHandler+0xbc>
 8003842:	bf00      	nop
 8003844:	08003849 	.word	0x08003849

08003848 <UART_DMAAbortOnError>:
{
 8003848:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800384a:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800384c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800384e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003850:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003852:	f7ff ff57 	bl	8003704 <HAL_UART_ErrorCallback>
}
 8003856:	bd08      	pop	{r3, pc}

08003858 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8003858:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800385c:	2b01      	cmp	r3, #1
 800385e:	d011      	beq.n	8003884 <HAL_HalfDuplex_EnableReceiver+0x2c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003860:	2324      	movs	r3, #36	; 0x24
  tmpreg = huart->Instance->CR1;
 8003862:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003864:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 8003868:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800386a:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 800386e:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003872:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003874:	2320      	movs	r3, #32
 8003876:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 800387a:	2300      	movs	r3, #0
 800387c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8003880:	4618      	mov	r0, r3
 8003882:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003884:	2002      	movs	r0, #2
}
 8003886:	4770      	bx	lr

08003888 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003888:	b084      	sub	sp, #16
 800388a:	a801      	add	r0, sp, #4
 800388c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8003890:	b004      	add	sp, #16
 8003892:	2000      	movs	r0, #0
 8003894:	4770      	bx	lr

08003896 <USB_EnableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003896:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800389a:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 800389e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80038a2:	2000      	movs	r0, #0
 80038a4:	4770      	bx	lr

080038a6 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80038a6:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80038aa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80038ae:	045b      	lsls	r3, r3, #17
 80038b0:	0c5b      	lsrs	r3, r3, #17
 80038b2:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80038b6:	2000      	movs	r0, #0
 80038b8:	4770      	bx	lr

080038ba <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80038ba:	2000      	movs	r0, #0
 80038bc:	4770      	bx	lr

080038be <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80038be:	b084      	sub	sp, #16
 80038c0:	b510      	push	{r4, lr}
 80038c2:	ac03      	add	r4, sp, #12
 80038c4:	e884 000e 	stmia.w	r4, {r1, r2, r3}

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 80038c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = USB_CNTR_FRES;
 80038cc:	2301      	movs	r3, #1
 80038ce:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 80038d8:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 80038dc:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 80038e0:	f8b0 2040 	ldrh.w	r2, [r0, #64]	; 0x40
}
 80038e4:	b004      	add	sp, #16
  USBx->CNTR |= winterruptmask;
 80038e6:	f442 423f 	orr.w	r2, r2, #48896	; 0xbf00
 80038ea:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	4770      	bx	lr
	...

080038f4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80038f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80038f6:	780c      	ldrb	r4, [r1, #0]
{
 80038f8:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80038fa:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]

  /* initialize Endpoint */
  switch (ep->type)
 80038fe:	78c8      	ldrb	r0, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003900:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 8003904:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  switch (ep->type)
 8003908:	2803      	cmp	r0, #3
 800390a:	d803      	bhi.n	8003914 <USB_ActivateEndpoint+0x20>
 800390c:	e8df f000 	tbb	[pc, r0]
 8003910:	46444942 	.word	0x46444942
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 8003914:	2001      	movs	r0, #1
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8003916:	f248 0580 	movw	r5, #32896	; 0x8080
 800391a:	432a      	orrs	r2, r5
 800391c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003920:	780e      	ldrb	r6, [r1, #0]
 8003922:	4a9e      	ldr	r2, [pc, #632]	; (8003b9c <USB_ActivateEndpoint+0x2a8>)
 8003924:	f833 4026 	ldrh.w	r4, [r3, r6, lsl #2]
 8003928:	4335      	orrs	r5, r6
 800392a:	4014      	ands	r4, r2
 800392c:	432c      	orrs	r4, r5
 800392e:	f823 4026 	strh.w	r4, [r3, r6, lsl #2]

  if (ep->doublebuffer == 0U)
 8003932:	7b0d      	ldrb	r5, [r1, #12]
 8003934:	780c      	ldrb	r4, [r1, #0]
 8003936:	2d00      	cmp	r5, #0
 8003938:	f040 8082 	bne.w	8003a40 <USB_ActivateEndpoint+0x14c>
 800393c:	88cd      	ldrh	r5, [r1, #6]
  {
    if (ep->is_in != 0U)
 800393e:	784e      	ldrb	r6, [r1, #1]
 8003940:	086d      	lsrs	r5, r5, #1
 8003942:	006d      	lsls	r5, r5, #1
 8003944:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8003948:	b376      	cbz	r6, 80039a8 <USB_ActivateEndpoint+0xb4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800394a:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 800394e:	4434      	add	r4, r6
 8003950:	f8a4 5400 	strh.w	r5, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003954:	780d      	ldrb	r5, [r1, #0]
 8003956:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 800395a:	0667      	lsls	r7, r4, #25
 800395c:	d508      	bpl.n	8003970 <USB_ActivateEndpoint+0x7c>
 800395e:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8003962:	4022      	ands	r2, r4
 8003964:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003968:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800396c:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003970:	78ca      	ldrb	r2, [r1, #3]
 8003972:	780c      	ldrb	r4, [r1, #0]
 8003974:	2a01      	cmp	r2, #1
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003976:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 800397a:	4a89      	ldr	r2, [pc, #548]	; (8003ba0 <USB_ActivateEndpoint+0x2ac>)
 800397c:	ea02 0201 	and.w	r2, r2, r1
 8003980:	bf18      	it	ne
 8003982:	f082 0220 	eorne.w	r2, r2, #32
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003986:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800398a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800398e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return ret;
}
 8003992:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wEpRegVal |= USB_EP_CONTROL;
 8003994:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 8003998:	2000      	movs	r0, #0
 800399a:	e7bc      	b.n	8003916 <USB_ActivateEndpoint+0x22>
      wEpRegVal |= USB_EP_INTERRUPT;
 800399c:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80039a0:	e7fa      	b.n	8003998 <USB_ActivateEndpoint+0xa4>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80039a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039a6:	e7f7      	b.n	8003998 <USB_ActivateEndpoint+0xa4>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80039a8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80039ac:	690e      	ldr	r6, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80039ae:	4414      	add	r4, r2
 80039b0:	f8a4 5408 	strh.w	r5, [r4, #1032]	; 0x408
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80039b4:	780a      	ldrb	r2, [r1, #0]
 80039b6:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 80039ba:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80039be:	b2a4      	uxth	r4, r4
 80039c0:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 80039c4:	bb56      	cbnz	r6, 8003a1c <USB_ActivateEndpoint+0x128>
 80039c6:	5b15      	ldrh	r5, [r2, r4]
 80039c8:	f425 45f8 	bic.w	r5, r5, #31744	; 0x7c00
 80039cc:	042d      	lsls	r5, r5, #16
 80039ce:	0c2d      	lsrs	r5, r5, #16
 80039d0:	5315      	strh	r5, [r2, r4]
 80039d2:	5b15      	ldrh	r5, [r2, r4]
 80039d4:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
 80039d8:	5315      	strh	r5, [r2, r4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80039da:	780c      	ldrb	r4, [r1, #0]
 80039dc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039e0:	0457      	lsls	r7, r2, #17
 80039e2:	d50b      	bpl.n	80039fc <USB_ActivateEndpoint+0x108>
 80039e4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039e8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80039ec:	0512      	lsls	r2, r2, #20
 80039ee:	0d12      	lsrs	r2, r2, #20
 80039f0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80039f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039f8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80039fc:	7809      	ldrb	r1, [r1, #0]
 80039fe:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003a02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003a06:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a0a:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003a0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a16:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003a1a:	e7ba      	b.n	8003992 <USB_ActivateEndpoint+0x9e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003a1c:	2e3e      	cmp	r6, #62	; 0x3e
 8003a1e:	d806      	bhi.n	8003a2e <USB_ActivateEndpoint+0x13a>
 8003a20:	0875      	lsrs	r5, r6, #1
 8003a22:	07f6      	lsls	r6, r6, #31
 8003a24:	bf48      	it	mi
 8003a26:	3501      	addmi	r5, #1
 8003a28:	02ad      	lsls	r5, r5, #10
 8003a2a:	b2ad      	uxth	r5, r5
 8003a2c:	e7d4      	b.n	80039d8 <USB_ActivateEndpoint+0xe4>
 8003a2e:	0977      	lsrs	r7, r6, #5
 8003a30:	06f5      	lsls	r5, r6, #27
 8003a32:	4d5c      	ldr	r5, [pc, #368]	; (8003ba4 <USB_ActivateEndpoint+0x2b0>)
 8003a34:	bf08      	it	eq
 8003a36:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8003a3a:	ea45 2587 	orr.w	r5, r5, r7, lsl #10
 8003a3e:	e7f4      	b.n	8003a2a <USB_ActivateEndpoint+0x136>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003a40:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 8003a44:	4015      	ands	r5, r2
 8003a46:	f445 4501 	orr.w	r5, r5, #33024	; 0x8100
 8003a4a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003a4e:	f823 5024 	strh.w	r5, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003a52:	780c      	ldrb	r4, [r1, #0]
 8003a54:	890d      	ldrh	r5, [r1, #8]
 8003a56:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8003a5a:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8003a5e:	086d      	lsrs	r5, r5, #1
 8003a60:	b2b6      	uxth	r6, r6
 8003a62:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003a66:	006d      	lsls	r5, r5, #1
 8003a68:	53a5      	strh	r5, [r4, r6]
 8003a6a:	780c      	ldrb	r4, [r1, #0]
 8003a6c:	894d      	ldrh	r5, [r1, #10]
 8003a6e:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8003a72:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8003a76:	086d      	lsrs	r5, r5, #1
 8003a78:	f504 6481 	add.w	r4, r4, #1032	; 0x408
 8003a7c:	006d      	lsls	r5, r5, #1
 8003a7e:	b2b6      	uxth	r6, r6
 8003a80:	53a5      	strh	r5, [r4, r6]
    if (ep->is_in == 0U)
 8003a82:	784c      	ldrb	r4, [r1, #1]
 8003a84:	780d      	ldrb	r5, [r1, #0]
 8003a86:	2c00      	cmp	r4, #0
 8003a88:	d143      	bne.n	8003b12 <USB_ActivateEndpoint+0x21e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003a8a:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8003a8e:	0466      	lsls	r6, r4, #17
 8003a90:	d508      	bpl.n	8003aa4 <USB_ActivateEndpoint+0x1b0>
 8003a92:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8003a96:	4022      	ands	r2, r4
 8003a98:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003a9c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003aa0:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003aa4:	780c      	ldrb	r4, [r1, #0]
 8003aa6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003aaa:	0655      	lsls	r5, r2, #25
 8003aac:	d50b      	bpl.n	8003ac6 <USB_ActivateEndpoint+0x1d2>
 8003aae:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003ab2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003ab6:	0512      	lsls	r2, r2, #20
 8003ab8:	0d12      	lsrs	r2, r2, #20
 8003aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003abe:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003ac2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003ac6:	780c      	ldrb	r4, [r1, #0]
 8003ac8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003acc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003ad0:	0512      	lsls	r2, r2, #20
 8003ad2:	0d12      	lsrs	r2, r2, #20
 8003ad4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ad8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003adc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003ae0:	f248 0480 	movw	r4, #32896	; 0x8080
 8003ae4:	780d      	ldrb	r5, [r1, #0]
 8003ae6:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8003aea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003aee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003af2:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003af6:	4322      	orrs	r2, r4
 8003af8:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003afc:	7809      	ldrb	r1, [r1, #0]
 8003afe:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003b02:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b0a:	4314      	orrs	r4, r2
 8003b0c:	f823 4021 	strh.w	r4, [r3, r1, lsl #2]
 8003b10:	e73f      	b.n	8003992 <USB_ActivateEndpoint+0x9e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003b12:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8003b16:	0464      	lsls	r4, r4, #17
 8003b18:	d508      	bpl.n	8003b2c <USB_ActivateEndpoint+0x238>
 8003b1a:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8003b1e:	4022      	ands	r2, r4
 8003b20:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003b24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b28:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003b2c:	780c      	ldrb	r4, [r1, #0]
 8003b2e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b32:	0652      	lsls	r2, r2, #25
 8003b34:	d50b      	bpl.n	8003b4e <USB_ActivateEndpoint+0x25a>
 8003b36:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b3a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003b3e:	0512      	lsls	r2, r2, #20
 8003b40:	0d12      	lsrs	r2, r2, #20
 8003b42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b46:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003b4a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003b4e:	780c      	ldrb	r4, [r1, #0]
 8003b50:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b54:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003b58:	0512      	lsls	r2, r2, #20
 8003b5a:	0d12      	lsrs	r2, r2, #20
 8003b5c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003b60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b64:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8003b68:	78ca      	ldrb	r2, [r1, #3]
 8003b6a:	780c      	ldrb	r4, [r1, #0]
 8003b6c:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003b6e:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 8003b72:	4a0b      	ldr	r2, [pc, #44]	; (8003ba0 <USB_ActivateEndpoint+0x2ac>)
 8003b74:	ea02 0205 	and.w	r2, r2, r5
 8003b78:	bf18      	it	ne
 8003b7a:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003b7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b86:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003b8a:	7809      	ldrb	r1, [r1, #0]
 8003b8c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003b90:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003b94:	0492      	lsls	r2, r2, #18
 8003b96:	0c92      	lsrs	r2, r2, #18
 8003b98:	e739      	b.n	8003a0e <USB_ActivateEndpoint+0x11a>
 8003b9a:	bf00      	nop
 8003b9c:	ffff8f8f 	.word	0xffff8f8f
 8003ba0:	ffff8fbf 	.word	0xffff8fbf
 8003ba4:	ffff8000 	.word	0xffff8000

08003ba8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003ba8:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0U)
 8003baa:	7b0c      	ldrb	r4, [r1, #12]
 8003bac:	784a      	ldrb	r2, [r1, #1]
 8003bae:	780b      	ldrb	r3, [r1, #0]
 8003bb0:	bbbc      	cbnz	r4, 8003c22 <USB_DeactivateEndpoint+0x7a>
  {
    if (ep->is_in != 0U)
 8003bb2:	b1f2      	cbz	r2, 8003bf2 <USB_DeactivateEndpoint+0x4a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003bb4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003bb8:	0652      	lsls	r2, r2, #25
 8003bba:	d50b      	bpl.n	8003bd4 <USB_DeactivateEndpoint+0x2c>
 8003bbc:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003bc0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003bc4:	0512      	lsls	r2, r2, #20
 8003bc6:	0d12      	lsrs	r2, r2, #20
 8003bc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bcc:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003bd0:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003bd4:	780a      	ldrb	r2, [r1, #0]
 8003bd6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003bda:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003bde:	051b      	lsls	r3, r3, #20
 8003be0:	0d1b      	lsrs	r3, r3, #20
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003be2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bea:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return HAL_OK;
}
 8003bee:	2000      	movs	r0, #0
 8003bf0:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003bf2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003bf6:	0454      	lsls	r4, r2, #17
 8003bf8:	d50b      	bpl.n	8003c12 <USB_DeactivateEndpoint+0x6a>
 8003bfa:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003bfe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003c02:	0512      	lsls	r2, r2, #20
 8003c04:	0d12      	lsrs	r2, r2, #20
 8003c06:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003c0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c0e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003c12:	780a      	ldrb	r2, [r1, #0]
 8003c14:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c1c:	049b      	lsls	r3, r3, #18
 8003c1e:	0c9b      	lsrs	r3, r3, #18
 8003c20:	e7df      	b.n	8003be2 <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in == 0U)
 8003c22:	2a00      	cmp	r2, #0
 8003c24:	d144      	bne.n	8003cb0 <USB_DeactivateEndpoint+0x108>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003c26:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003c2a:	0452      	lsls	r2, r2, #17
 8003c2c:	d50b      	bpl.n	8003c46 <USB_DeactivateEndpoint+0x9e>
 8003c2e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003c32:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003c36:	0512      	lsls	r2, r2, #20
 8003c38:	0d12      	lsrs	r2, r2, #20
 8003c3a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003c3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c42:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003c46:	780a      	ldrb	r2, [r1, #0]
 8003c48:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c4c:	065c      	lsls	r4, r3, #25
 8003c4e:	d50b      	bpl.n	8003c68 <USB_DeactivateEndpoint+0xc0>
 8003c50:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c58:	051b      	lsls	r3, r3, #20
 8003c5a:	0d1b      	lsrs	r3, r3, #20
 8003c5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c60:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003c64:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003c68:	780a      	ldrb	r2, [r1, #0]
 8003c6a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003c6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c72:	051b      	lsls	r3, r3, #20
 8003c74:	0d1b      	lsrs	r3, r3, #20
 8003c76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c7a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003c7e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003c82:	f248 0280 	movw	r2, #32896	; 0x8080
 8003c86:	780c      	ldrb	r4, [r1, #0]
 8003c88:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003c8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c9a:	7809      	ldrb	r1, [r1, #0]
 8003c9c:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003ca0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ca4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
 8003cae:	e79e      	b.n	8003bee <USB_DeactivateEndpoint+0x46>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003cb0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003cb4:	0452      	lsls	r2, r2, #17
 8003cb6:	d50b      	bpl.n	8003cd0 <USB_DeactivateEndpoint+0x128>
 8003cb8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003cbc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003cc0:	0512      	lsls	r2, r2, #20
 8003cc2:	0d12      	lsrs	r2, r2, #20
 8003cc4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003cc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ccc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cd0:	780a      	ldrb	r2, [r1, #0]
 8003cd2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cd6:	065b      	lsls	r3, r3, #25
 8003cd8:	d50b      	bpl.n	8003cf2 <USB_DeactivateEndpoint+0x14a>
 8003cda:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ce2:	051b      	lsls	r3, r3, #20
 8003ce4:	0d1b      	lsrs	r3, r3, #20
 8003ce6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003cee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003cf2:	780a      	ldrb	r2, [r1, #0]
 8003cf4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cf8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cfc:	051b      	lsls	r3, r3, #20
 8003cfe:	0d1b      	lsrs	r3, r3, #20
 8003d00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d08:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003d0c:	f248 0280 	movw	r2, #32896	; 0x8080
 8003d10:	780c      	ldrb	r4, [r1, #0]
 8003d12:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003d16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003d24:	7809      	ldrb	r1, [r1, #0]
 8003d26:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003d2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d32:	e7b9      	b.n	8003ca8 <USB_DeactivateEndpoint+0x100>

08003d34 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8003d34:	784b      	ldrb	r3, [r1, #1]
 8003d36:	780a      	ldrb	r2, [r1, #0]
 8003d38:	b17b      	cbz	r3, 8003d5a <USB_EPSetStall+0x26>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8003d3a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d46:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003d4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d52:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8003d56:	2000      	movs	r0, #0
 8003d58:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003d5a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d66:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003d6a:	e7ee      	b.n	8003d4a <USB_EPSetStall+0x16>

08003d6c <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8003d6c:	7b0b      	ldrb	r3, [r1, #12]
 8003d6e:	bb23      	cbnz	r3, 8003dba <USB_EPClearStall+0x4e>
  {
    if (ep->is_in != 0U)
 8003d70:	784b      	ldrb	r3, [r1, #1]
 8003d72:	780a      	ldrb	r2, [r1, #0]
 8003d74:	b31b      	cbz	r3, 8003dbe <USB_EPClearStall+0x52>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d76:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d7a:	065b      	lsls	r3, r3, #25
 8003d7c:	d50b      	bpl.n	8003d96 <USB_EPClearStall+0x2a>
 8003d7e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d86:	051b      	lsls	r3, r3, #20
 8003d88:	0d1b      	lsrs	r3, r3, #20
 8003d8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d8e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003d92:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003d96:	78cb      	ldrb	r3, [r1, #3]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d00e      	beq.n	8003dba <USB_EPClearStall+0x4e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003d9c:	780a      	ldrb	r2, [r1, #0]
 8003d9e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003da2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003da6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003daa:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003db2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003db6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8003dba:	2000      	movs	r0, #0
 8003dbc:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003dbe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dc2:	045b      	lsls	r3, r3, #17
 8003dc4:	d50b      	bpl.n	8003dde <USB_EPClearStall+0x72>
 8003dc6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dce:	051b      	lsls	r3, r3, #20
 8003dd0:	0d1b      	lsrs	r3, r3, #20
 8003dd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003dd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dda:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003dde:	780a      	ldrb	r2, [r1, #0]
 8003de0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003de4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dec:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003df0:	e7dd      	b.n	8003dae <USB_EPClearStall+0x42>

08003df2 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8003df2:	b911      	cbnz	r1, 8003dfa <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8003df4:	2380      	movs	r3, #128	; 0x80
 8003df6:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	4770      	bx	lr

08003dfe <USB_DevConnect>:
 8003dfe:	2000      	movs	r0, #0
 8003e00:	4770      	bx	lr

08003e02 <USB_DevDisconnect>:
 8003e02:	2000      	movs	r0, #0
 8003e04:	4770      	bx	lr

08003e06 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003e06:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003e0a:	4770      	bx	lr

08003e0c <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	4770      	bx	lr

08003e10 <USB_WritePMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003e10:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003e14:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003e16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003e1a:	085b      	lsrs	r3, r3, #1
 8003e1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2

  for (i = n; i != 0U; i--)
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d100      	bne.n	8003e26 <USB_WritePMA+0x16>
    pdwVal++;
#endif

    pBuf++;
  }
}
 8003e24:	4770      	bx	lr
 8003e26:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal = (uint16_t)temp2;
 8003e2a:	f822 0b04 	strh.w	r0, [r2], #4
 8003e2e:	e7f7      	b.n	8003e20 <USB_WritePMA+0x10>

08003e30 <USB_EPStartXfer>:
{
 8003e30:	b570      	push	{r4, r5, r6, lr}
 8003e32:	460d      	mov	r5, r1
  if (ep->is_in == 1U)
 8003e34:	7849      	ldrb	r1, [r1, #1]
{
 8003e36:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 8003e38:	2901      	cmp	r1, #1
 8003e3a:	69aa      	ldr	r2, [r5, #24]
 8003e3c:	692b      	ldr	r3, [r5, #16]
 8003e3e:	7b28      	ldrb	r0, [r5, #12]
 8003e40:	d15d      	bne.n	8003efe <USB_EPStartXfer+0xce>
    if (ep->xfer_len > ep->maxpacket)
 8003e42:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 8003e44:	bf9d      	ittte	ls
 8003e46:	2300      	movls	r3, #0
 8003e48:	61ab      	strls	r3, [r5, #24]
 8003e4a:	4613      	movls	r3, r2
      ep->xfer_len -= len;
 8003e4c:	1ad2      	subhi	r2, r2, r3
 8003e4e:	bf88      	it	hi
 8003e50:	61aa      	strhi	r2, [r5, #24]
 8003e52:	6969      	ldr	r1, [r5, #20]
 8003e54:	b29e      	uxth	r6, r3
    if (ep->doublebuffer == 0U)
 8003e56:	b9e8      	cbnz	r0, 8003e94 <USB_EPStartXfer+0x64>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003e58:	4633      	mov	r3, r6
 8003e5a:	88ea      	ldrh	r2, [r5, #6]
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	f7ff ffd7 	bl	8003e10 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8003e62:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8003e66:	782a      	ldrb	r2, [r5, #0]
 8003e68:	f204 4304 	addw	r3, r4, #1028	; 0x404
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	440b      	add	r3, r1
 8003e70:	52d6      	strh	r6, [r2, r3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003e72:	782a      	ldrb	r2, [r5, #0]
 8003e74:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003e78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e80:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e8c:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 8003e90:	2000      	movs	r0, #0
 8003e92:	bd70      	pop	{r4, r5, r6, pc}
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003e94:	782b      	ldrb	r3, [r5, #0]
 8003e96:	f834 2023 	ldrh.w	r2, [r4, r3, lsl #2]
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003e9a:	f8b4 0050 	ldrh.w	r0, [r4, #80]	; 0x50
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003e9e:	0652      	lsls	r2, r2, #25
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003ea0:	bf4b      	itete	mi
 8003ea2:	f204 420c 	addwmi	r2, r4, #1036	; 0x40c
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003ea6:	f204 4204 	addwpl	r2, r4, #1028	; 0x404
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003eaa:	1812      	addmi	r2, r2, r0
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003eac:	1812      	addpl	r2, r2, r0
 8003eae:	ea4f 1303 	mov.w	r3, r3, lsl #4
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003eb2:	bf4b      	itete	mi
 8003eb4:	52d6      	strhmi	r6, [r2, r3]
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003eb6:	52d6      	strhpl	r6, [r2, r3]
        pmabuffer = ep->pmaaddr1;
 8003eb8:	896a      	ldrhmi	r2, [r5, #10]
        pmabuffer = ep->pmaaddr0;
 8003eba:	892a      	ldrhpl	r2, [r5, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003ebc:	4633      	mov	r3, r6
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	f7ff ffa6 	bl	8003e10 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8003ec4:	786b      	ldrb	r3, [r5, #1]
 8003ec6:	782a      	ldrb	r2, [r5, #0]
 8003ec8:	b963      	cbnz	r3, 8003ee4 <USB_EPStartXfer+0xb4>
 8003eca:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003ece:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ed2:	051b      	lsls	r3, r3, #20
 8003ed4:	0d1b      	lsrs	r3, r3, #20
 8003ed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003ede:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 8003ee2:	e7c6      	b.n	8003e72 <USB_EPStartXfer+0x42>
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d1c4      	bne.n	8003e72 <USB_EPStartXfer+0x42>
 8003ee8:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003eec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ef0:	051b      	lsls	r3, r3, #20
 8003ef2:	0d1b      	lsrs	r3, r3, #20
 8003ef4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ef8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003efc:	e7ef      	b.n	8003ede <USB_EPStartXfer+0xae>
    if (ep->xfer_len > ep->maxpacket)
 8003efe:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 8003f00:	bf93      	iteet	ls
 8003f02:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 8003f04:	1ad2      	subhi	r2, r2, r3
 8003f06:	61aa      	strhi	r2, [r5, #24]
      ep->xfer_len = 0U;
 8003f08:	61ab      	strls	r3, [r5, #24]
 8003f0a:	bf98      	it	ls
 8003f0c:	4613      	movls	r3, r2
 8003f0e:	782a      	ldrb	r2, [r5, #0]
    if (ep->doublebuffer == 0U)
 8003f10:	b990      	cbnz	r0, 8003f38 <USB_EPStartXfer+0x108>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003f12:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8003f16:	f204 400c 	addw	r0, r4, #1036	; 0x40c
 8003f1a:	4401      	add	r1, r0
 8003f1c:	0112      	lsls	r2, r2, #4
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d13b      	bne.n	8003f9a <USB_EPStartXfer+0x16a>
 8003f22:	5a8b      	ldrh	r3, [r1, r2]
 8003f24:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f28:	041b      	lsls	r3, r3, #16
 8003f2a:	0c1b      	lsrs	r3, r3, #16
 8003f2c:	528b      	strh	r3, [r1, r2]
 8003f2e:	5a8b      	ldrh	r3, [r1, r2]
 8003f30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f34:	528b      	strh	r3, [r1, r2]
 8003f36:	e039      	b.n	8003fac <USB_EPStartXfer+0x17c>
 8003f38:	b981      	cbnz	r1, 8003f5c <USB_EPStartXfer+0x12c>
 8003f3a:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8003f3e:	f204 4004 	addw	r0, r4, #1028	; 0x404
 8003f42:	4401      	add	r1, r0
 8003f44:	0112      	lsls	r2, r2, #4
 8003f46:	b9b3      	cbnz	r3, 8003f76 <USB_EPStartXfer+0x146>
 8003f48:	5a88      	ldrh	r0, [r1, r2]
 8003f4a:	f420 40f8 	bic.w	r0, r0, #31744	; 0x7c00
 8003f4e:	0400      	lsls	r0, r0, #16
 8003f50:	0c00      	lsrs	r0, r0, #16
 8003f52:	5288      	strh	r0, [r1, r2]
 8003f54:	5a88      	ldrh	r0, [r1, r2]
 8003f56:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8003f5a:	5288      	strh	r0, [r1, r2]
 8003f5c:	7869      	ldrb	r1, [r5, #1]
 8003f5e:	782a      	ldrb	r2, [r5, #0]
 8003f60:	2900      	cmp	r1, #0
 8003f62:	d0d6      	beq.n	8003f12 <USB_EPStartXfer+0xe2>
 8003f64:	2901      	cmp	r1, #1
 8003f66:	d121      	bne.n	8003fac <USB_EPStartXfer+0x17c>
 8003f68:	f8b4 0050 	ldrh.w	r0, [r4, #80]	; 0x50
 8003f6c:	f204 410c 	addw	r1, r4, #1036	; 0x40c
 8003f70:	4401      	add	r1, r0
 8003f72:	0112      	lsls	r2, r2, #4
 8003f74:	e02c      	b.n	8003fd0 <USB_EPStartXfer+0x1a0>
 8003f76:	2b3e      	cmp	r3, #62	; 0x3e
 8003f78:	d806      	bhi.n	8003f88 <USB_EPStartXfer+0x158>
 8003f7a:	0858      	lsrs	r0, r3, #1
 8003f7c:	07de      	lsls	r6, r3, #31
 8003f7e:	bf48      	it	mi
 8003f80:	3001      	addmi	r0, #1
 8003f82:	0280      	lsls	r0, r0, #10
 8003f84:	b280      	uxth	r0, r0
 8003f86:	e7e8      	b.n	8003f5a <USB_EPStartXfer+0x12a>
 8003f88:	095e      	lsrs	r6, r3, #5
 8003f8a:	06d8      	lsls	r0, r3, #27
 8003f8c:	4811      	ldr	r0, [pc, #68]	; (8003fd4 <USB_EPStartXfer+0x1a4>)
 8003f8e:	bf08      	it	eq
 8003f90:	f106 36ff 	addeq.w	r6, r6, #4294967295
 8003f94:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 8003f98:	e7f4      	b.n	8003f84 <USB_EPStartXfer+0x154>
 8003f9a:	2b3e      	cmp	r3, #62	; 0x3e
 8003f9c:	d810      	bhi.n	8003fc0 <USB_EPStartXfer+0x190>
 8003f9e:	0858      	lsrs	r0, r3, #1
 8003fa0:	07de      	lsls	r6, r3, #31
 8003fa2:	bf48      	it	mi
 8003fa4:	3001      	addmi	r0, #1
 8003fa6:	0280      	lsls	r0, r0, #10
 8003fa8:	b280      	uxth	r0, r0
 8003faa:	5288      	strh	r0, [r1, r2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003fac:	782a      	ldrb	r2, [r5, #0]
 8003fae:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003fb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fba:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003fbe:	e761      	b.n	8003e84 <USB_EPStartXfer+0x54>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003fc0:	0958      	lsrs	r0, r3, #5
 8003fc2:	06db      	lsls	r3, r3, #27
 8003fc4:	4b03      	ldr	r3, [pc, #12]	; (8003fd4 <USB_EPStartXfer+0x1a4>)
 8003fc6:	bf08      	it	eq
 8003fc8:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8003fcc:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	e7af      	b.n	8003f34 <USB_EPStartXfer+0x104>
 8003fd4:	ffff8000 	.word	0xffff8000

08003fd8 <USB_ReadPMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003fd8:	eb00 0242 	add.w	r2, r0, r2, lsl #1
{
 8003fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003fde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = (uint32_t)wNBytes >> 1;
 8003fe2:	085d      	lsrs	r5, r3, #1
 8003fe4:	4608      	mov	r0, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003fe6:	4617      	mov	r7, r2

  for (i = n; i != 0U; i--)
 8003fe8:	462e      	mov	r6, r5
 8003fea:	3002      	adds	r0, #2
 8003fec:	b936      	cbnz	r6, 8003ffc <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8003fee:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal;
 8003ff0:	bf44      	itt	mi
 8003ff2:	f832 3025 	ldrhmi.w	r3, [r2, r5, lsl #2]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003ff6:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
  }
}
 8003ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp = *(__IO uint16_t *)pdwVal;
 8003ffc:	f837 4b04 	ldrh.w	r4, [r7], #4
  for (i = n; i != 0U; i--)
 8004000:	3e01      	subs	r6, #1
    temp = *(__IO uint16_t *)pdwVal;
 8004002:	b2a4      	uxth	r4, r4
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8004004:	f800 4c02 	strb.w	r4, [r0, #-2]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8004008:	0a24      	lsrs	r4, r4, #8
 800400a:	f800 4c01 	strb.w	r4, [r0, #-1]
 800400e:	e7ec      	b.n	8003fea <USB_ReadPMA+0x12>

08004010 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004010:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8004014:	b510      	push	{r4, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004016:	b16b      	cbz	r3, 8004034 <USBD_CDC_EP0_RxReady+0x24>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004018:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800401c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004020:	28ff      	cmp	r0, #255	; 0xff
 8004022:	d007      	beq.n	8004034 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800402a:	4621      	mov	r1, r4
 800402c:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800402e:	23ff      	movs	r3, #255	; 0xff
 8004030:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 8004034:	2000      	movs	r0, #0
 8004036:	bd10      	pop	{r4, pc}

08004038 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8004038:	2343      	movs	r3, #67	; 0x43
 800403a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 800403c:	4800      	ldr	r0, [pc, #0]	; (8004040 <USBD_CDC_GetFSCfgDesc+0x8>)
 800403e:	4770      	bx	lr
 8004040:	20000040 	.word	0x20000040

08004044 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8004044:	2343      	movs	r3, #67	; 0x43
 8004046:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8004048:	4800      	ldr	r0, [pc, #0]	; (800404c <USBD_CDC_GetHSCfgDesc+0x8>)
 800404a:	4770      	bx	lr
 800404c:	20000084 	.word	0x20000084

08004050 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004050:	2343      	movs	r3, #67	; 0x43
 8004052:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004054:	4800      	ldr	r0, [pc, #0]	; (8004058 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8004056:	4770      	bx	lr
 8004058:	200000d4 	.word	0x200000d4

0800405c <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800405c:	230a      	movs	r3, #10
 800405e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004060:	4800      	ldr	r0, [pc, #0]	; (8004064 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004062:	4770      	bx	lr
 8004064:	200000c8 	.word	0x200000c8

08004068 <USBD_CDC_DataOut>:
{
 8004068:	b538      	push	{r3, r4, r5, lr}
 800406a:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800406c:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004070:	f003 fa60 	bl	8007534 <USBD_LL_GetRxDataSize>
  if (pdev->pClassData != NULL)
 8004074:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004078:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if (pdev->pClassData != NULL)
 800407c:	b14b      	cbz	r3, 8004092 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800407e:	f8d5 32bc 	ldr.w	r3, [r5, #700]	; 0x2bc
 8004082:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800408c:	4798      	blx	r3
    return USBD_OK;
 800408e:	2000      	movs	r0, #0
}
 8004090:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8004092:	2002      	movs	r0, #2
 8004094:	e7fc      	b.n	8004090 <USBD_CDC_DataOut+0x28>

08004096 <USBD_CDC_DataIn>:
{
 8004096:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004098:	f8d0 62b8 	ldr.w	r6, [r0, #696]	; 0x2b8
  if (pdev->pClassData != NULL)
 800409c:	b1ce      	cbz	r6, 80040d2 <USBD_CDC_DataIn+0x3c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800409e:	2314      	movs	r3, #20
 80040a0:	fb03 0301 	mla	r3, r3, r1, r0
 80040a4:	69da      	ldr	r2, [r3, #28]
 80040a6:	b182      	cbz	r2, 80040ca <USBD_CDC_DataIn+0x34>
 80040a8:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0
 80040ac:	eb04 1441 	add.w	r4, r4, r1, lsl #5
 80040b0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80040b2:	fbb2 f4f5 	udiv	r4, r2, r5
 80040b6:	fb05 2414 	mls	r4, r5, r4, r2
 80040ba:	b934      	cbnz	r4, 80040ca <USBD_CDC_DataIn+0x34>
      pdev->ep_in[epnum].total_length = 0U;
 80040bc:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80040be:	4622      	mov	r2, r4
 80040c0:	4623      	mov	r3, r4
 80040c2:	f003 fa1b 	bl	80074fc <USBD_LL_Transmit>
    return USBD_OK;
 80040c6:	4620      	mov	r0, r4
}
 80040c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 80040ca:	2000      	movs	r0, #0
 80040cc:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 80040d0:	e7fa      	b.n	80040c8 <USBD_CDC_DataIn+0x32>
    return USBD_FAIL;
 80040d2:	2002      	movs	r0, #2
 80040d4:	e7f8      	b.n	80040c8 <USBD_CDC_DataIn+0x32>

080040d6 <USBD_CDC_Setup>:
{
 80040d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  uint8_t ifalt = 0U;
 80040da:	f04f 0800 	mov.w	r8, #0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80040de:	780a      	ldrb	r2, [r1, #0]
{
 80040e0:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80040e2:	f012 0460 	ands.w	r4, r2, #96	; 0x60
{
 80040e6:	460e      	mov	r6, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80040e8:	f8d0 72b8 	ldr.w	r7, [r0, #696]	; 0x2b8
  uint8_t ifalt = 0U;
 80040ec:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 80040f0:	f8ad 8006 	strh.w	r8, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80040f4:	d028      	beq.n	8004148 <USBD_CDC_Setup+0x72>
 80040f6:	2c20      	cmp	r4, #32
 80040f8:	d145      	bne.n	8004186 <USBD_CDC_Setup+0xb0>
      if (req->wLength)
 80040fa:	88cc      	ldrh	r4, [r1, #6]
 80040fc:	784b      	ldrb	r3, [r1, #1]
 80040fe:	b1e4      	cbz	r4, 800413a <USBD_CDC_Setup+0x64>
        if (req->bmRequest & 0x80U)
 8004100:	0612      	lsls	r2, r2, #24
 8004102:	d511      	bpl.n	8004128 <USBD_CDC_Setup+0x52>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004104:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8004108:	4639      	mov	r1, r7
 800410a:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800410e:	4618      	mov	r0, r3
 8004110:	4622      	mov	r2, r4
 8004112:	47c8      	blx	r9
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004114:	88f2      	ldrh	r2, [r6, #6]
 8004116:	4639      	mov	r1, r7
 8004118:	4628      	mov	r0, r5
 800411a:	f000 fc46 	bl	80049aa <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 800411e:	4644      	mov	r4, r8
}
 8004120:	4620      	mov	r0, r4
 8004122:	b003      	add	sp, #12
 8004124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hcdc->CmdOpCode = req->bRequest;
 8004128:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800412c:	f887 4201 	strb.w	r4, [r7, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004130:	4622      	mov	r2, r4
 8004132:	4639      	mov	r1, r7
 8004134:	f000 fc4e 	bl	80049d4 <USBD_CtlPrepareRx>
 8004138:	e7f1      	b.n	800411e <USBD_CDC_Setup+0x48>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800413a:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 800413e:	4618      	mov	r0, r3
 8004140:	6895      	ldr	r5, [r2, #8]
 8004142:	4622      	mov	r2, r4
 8004144:	47a8      	blx	r5
 8004146:	e7eb      	b.n	8004120 <USBD_CDC_Setup+0x4a>
      switch (req->bRequest)
 8004148:	784f      	ldrb	r7, [r1, #1]
 800414a:	2f0a      	cmp	r7, #10
 800414c:	d00d      	beq.n	800416a <USBD_CDC_Setup+0x94>
 800414e:	2f0b      	cmp	r7, #11
 8004150:	d015      	beq.n	800417e <USBD_CDC_Setup+0xa8>
 8004152:	b9c7      	cbnz	r7, 8004186 <USBD_CDC_Setup+0xb0>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004154:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004158:	2b03      	cmp	r3, #3
 800415a:	d114      	bne.n	8004186 <USBD_CDC_Setup+0xb0>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800415c:	2202      	movs	r2, #2
 800415e:	f10d 0106 	add.w	r1, sp, #6
 8004162:	f000 fc22 	bl	80049aa <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8004166:	463c      	mov	r4, r7
 8004168:	e7da      	b.n	8004120 <USBD_CDC_Setup+0x4a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800416a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800416e:	2b03      	cmp	r3, #3
 8004170:	d109      	bne.n	8004186 <USBD_CDC_Setup+0xb0>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8004172:	2201      	movs	r2, #1
 8004174:	f10d 0105 	add.w	r1, sp, #5
 8004178:	f000 fc17 	bl	80049aa <USBD_CtlSendData>
 800417c:	e7d0      	b.n	8004120 <USBD_CDC_Setup+0x4a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800417e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004182:	2b03      	cmp	r3, #3
 8004184:	d0cc      	beq.n	8004120 <USBD_CDC_Setup+0x4a>
          USBD_CtlError(pdev, req);
 8004186:	4631      	mov	r1, r6
 8004188:	4628      	mov	r0, r5
 800418a:	f000 fbe7 	bl	800495c <USBD_CtlError>
          ret = USBD_FAIL;
 800418e:	2402      	movs	r4, #2
          break;
 8004190:	e7c6      	b.n	8004120 <USBD_CDC_Setup+0x4a>

08004192 <USBD_CDC_DeInit>:
{
 8004192:	b538      	push	{r3, r4, r5, lr}
 8004194:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004196:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004198:	2181      	movs	r1, #129	; 0x81
 800419a:	f003 f967 	bl	800746c <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800419e:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80041a0:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80041a2:	4620      	mov	r0, r4
 80041a4:	f003 f962 	bl	800746c <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80041a8:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80041ac:	2182      	movs	r1, #130	; 0x82
 80041ae:	4620      	mov	r0, r4
 80041b0:	f003 f95c 	bl	800746c <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 80041b4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80041b8:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 80041ba:	b14b      	cbz	r3, 80041d0 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80041bc:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80041c4:	f8d4 02b8 	ldr.w	r0, [r4, #696]	; 0x2b8
 80041c8:	f003 f9bc 	bl	8007544 <USBD_static_free>
    pdev->pClassData = NULL;
 80041cc:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
}
 80041d0:	2000      	movs	r0, #0
 80041d2:	bd38      	pop	{r3, r4, r5, pc}

080041d4 <USBD_CDC_Init>:
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80041d4:	7c03      	ldrb	r3, [r0, #16]
{
 80041d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041da:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80041dc:	bbcb      	cbnz	r3, 8004252 <USBD_CDC_Init+0x7e>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80041de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041e2:	2202      	movs	r2, #2
 80041e4:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80041e6:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80041e8:	f003 f930 	bl	800744c <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80041ec:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80041f0:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80041f2:	4629      	mov	r1, r5
 80041f4:	2202      	movs	r2, #2
 80041f6:	4620      	mov	r0, r4
 80041f8:	f003 f928 	bl	800744c <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80041fc:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004200:	2501      	movs	r5, #1
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004202:	2308      	movs	r3, #8
 8004204:	2203      	movs	r2, #3
 8004206:	2182      	movs	r1, #130	; 0x82
 8004208:	4620      	mov	r0, r4
 800420a:	f003 f91f 	bl	800744c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800420e:	6425      	str	r5, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004210:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004214:	f003 f992 	bl	800753c <USBD_static_malloc>
 8004218:	4606      	mov	r6, r0
 800421a:	f8c4 02b8 	str.w	r0, [r4, #696]	; 0x2b8
  if (pdev->pClassData == NULL)
 800421e:	b350      	cbz	r0, 8004276 <USBD_CDC_Init+0xa2>
    hcdc->TxState = 0U;
 8004220:	2700      	movs	r7, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004222:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4798      	blx	r3
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800422a:	f894 8010 	ldrb.w	r8, [r4, #16]
    hcdc->TxState = 0U;
 800422e:	f8c6 7214 	str.w	r7, [r6, #532]	; 0x214
    hcdc->RxState = 0U;
 8004232:	f8c6 7218 	str.w	r7, [r6, #536]	; 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004236:	f1b8 0f00 	cmp.w	r8, #0
 800423a:	d113      	bne.n	8004264 <USBD_CDC_Init+0x90>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800423c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004240:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8004244:	4629      	mov	r1, r5
 8004246:	4620      	mov	r0, r4
 8004248:	f003 f966 	bl	8007518 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 800424c:	4640      	mov	r0, r8
}
 800424e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004252:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004254:	2340      	movs	r3, #64	; 0x40
 8004256:	2202      	movs	r2, #2
 8004258:	2181      	movs	r1, #129	; 0x81
 800425a:	f003 f8f7 	bl	800744c <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800425e:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004260:	2340      	movs	r3, #64	; 0x40
 8004262:	e7c6      	b.n	80041f2 <USBD_CDC_Init+0x1e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004264:	2340      	movs	r3, #64	; 0x40
 8004266:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800426a:	4629      	mov	r1, r5
 800426c:	4620      	mov	r0, r4
 800426e:	f003 f953 	bl	8007518 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8004272:	4638      	mov	r0, r7
 8004274:	e7eb      	b.n	800424e <USBD_CDC_Init+0x7a>
    ret = 1U;
 8004276:	4628      	mov	r0, r5
 8004278:	e7e9      	b.n	800424e <USBD_CDC_Init+0x7a>

0800427a <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 800427a:	b119      	cbz	r1, 8004284 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 800427c:	f8c0 12bc 	str.w	r1, [r0, #700]	; 0x2bc
    ret = USBD_OK;
 8004280:	2000      	movs	r0, #0
 8004282:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8004284:	2002      	movs	r0, #2
  }

  return ret;
}
 8004286:	4770      	bx	lr

08004288 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004288:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 800428c:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800428e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8004292:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8004296:	4770      	bx	lr

08004298 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8004298:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  return USBD_OK;
}
 800429c:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800429e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 80042a2:	4770      	bx	lr

080042a4 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80042a4:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
{
 80042a8:	b510      	push	{r4, lr}

  if (pdev->pClassData != NULL)
 80042aa:	b182      	cbz	r2, 80042ce <USBD_CDC_TransmitPacket+0x2a>
  {
    if (hcdc->TxState == 0U)
 80042ac:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 80042b0:	2301      	movs	r3, #1
 80042b2:	b974      	cbnz	r4, 80042d2 <USBD_CDC_TransmitPacket+0x2e>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80042b4:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80042b8:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80042bc:	2181      	movs	r1, #129	; 0x81
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80042be:	6303      	str	r3, [r0, #48]	; 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80042c0:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	f003 f919 	bl	80074fc <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 80042ca:	4620      	mov	r0, r4
  }
  else
  {
    return USBD_FAIL;
  }
}
 80042cc:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80042ce:	2002      	movs	r0, #2
 80042d0:	e7fc      	b.n	80042cc <USBD_CDC_TransmitPacket+0x28>
      return USBD_BUSY;
 80042d2:	4618      	mov	r0, r3
 80042d4:	e7fa      	b.n	80042cc <USBD_CDC_TransmitPacket+0x28>

080042d6 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80042d6:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
{
 80042da:	b510      	push	{r4, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80042dc:	b162      	cbz	r2, 80042f8 <USBD_CDC_ReceivePacket+0x22>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80042de:	7c04      	ldrb	r4, [r0, #16]
 80042e0:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80042e4:	b934      	cbnz	r4, 80042f4 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80042e6:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80042ea:	2101      	movs	r1, #1
 80042ec:	f003 f914 	bl	8007518 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80042f0:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 80042f2:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 80042f4:	2340      	movs	r3, #64	; 0x40
 80042f6:	e7f8      	b.n	80042ea <USBD_CDC_ReceivePacket+0x14>
    return USBD_FAIL;
 80042f8:	2002      	movs	r0, #2
 80042fa:	e7fa      	b.n	80042f2 <USBD_CDC_ReceivePacket+0x1c>

080042fc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80042fc:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80042fe:	b180      	cbz	r0, 8004322 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8004300:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004304:	b113      	cbz	r3, 800430c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8004306:	2300      	movs	r3, #0
 8004308:	f8c0 32b4 	str.w	r3, [r0, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800430c:	b109      	cbz	r1, 8004312 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800430e:	f8c0 12b0 	str.w	r1, [r0, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004312:	2301      	movs	r3, #1
  pdev->id = id;
 8004314:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004316:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800431a:	f003 f847 	bl	80073ac <USBD_LL_Init>

  return USBD_OK;
 800431e:	2000      	movs	r0, #0
}
 8004320:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8004322:	2002      	movs	r0, #2
 8004324:	e7fc      	b.n	8004320 <USBD_Init+0x24>

08004326 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8004326:	b119      	cbz	r1, 8004330 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004328:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
    status = USBD_OK;
 800432c:	2000      	movs	r0, #0
 800432e:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004330:	2002      	movs	r0, #2
  }

  return status;
}
 8004332:	4770      	bx	lr

08004334 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8004334:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8004336:	f003 f87b 	bl	8007430 <USBD_LL_Start>

  return USBD_OK;
}
 800433a:	2000      	movs	r0, #0
 800433c:	bd08      	pop	{r3, pc}

0800433e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800433e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8004340:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004344:	b90b      	cbnz	r3, 800434a <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef ret = USBD_FAIL;
 8004346:	2002      	movs	r0, #2
      ret = USBD_OK;
    }
  }

  return ret;
}
 8004348:	bd08      	pop	{r3, pc}
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4798      	blx	r3
 800434e:	2800      	cmp	r0, #0
 8004350:	d0fa      	beq.n	8004348 <USBD_SetClassConfig+0xa>
 8004352:	e7f8      	b.n	8004346 <USBD_SetClassConfig+0x8>

08004354 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004354:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8004356:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	4798      	blx	r3

  return USBD_OK;
}
 800435e:	2000      	movs	r0, #0
 8004360:	bd08      	pop	{r3, pc}

08004362 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004362:	b538      	push	{r3, r4, r5, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004364:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
{
 8004368:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800436a:	4628      	mov	r0, r5
 800436c:	f000 fae2 	bl	8004934 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004370:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8004372:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
  pdev->ep0_state = USBD_EP0_SETUP;
 8004376:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800437a:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 800437e:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 8004382:	f001 031f 	and.w	r3, r1, #31
 8004386:	2b01      	cmp	r3, #1
 8004388:	d00e      	beq.n	80043a8 <USBD_LL_SetupStage+0x46>
 800438a:	d307      	bcc.n	800439c <USBD_LL_SetupStage+0x3a>
 800438c:	2b02      	cmp	r3, #2
 800438e:	d010      	beq.n	80043b2 <USBD_LL_SetupStage+0x50>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8004390:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004394:	4620      	mov	r0, r4
 8004396:	f003 f877 	bl	8007488 <USBD_LL_StallEP>
      break;
 800439a:	e003      	b.n	80043a4 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 800439c:	4629      	mov	r1, r5
 800439e:	4620      	mov	r0, r4
 80043a0:	f000 f8f6 	bl	8004590 <USBD_StdDevReq>
  }

  return USBD_OK;
}
 80043a4:	2000      	movs	r0, #0
 80043a6:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 80043a8:	4629      	mov	r1, r5
 80043aa:	4620      	mov	r0, r4
 80043ac:	f000 fa14 	bl	80047d8 <USBD_StdItfReq>
      break;
 80043b0:	e7f8      	b.n	80043a4 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 80043b2:	4629      	mov	r1, r5
 80043b4:	4620      	mov	r0, r4
 80043b6:	f000 fa34 	bl	8004822 <USBD_StdEPReq>
      break;
 80043ba:	e7f3      	b.n	80043a4 <USBD_LL_SetupStage+0x42>

080043bc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80043bc:	b570      	push	{r4, r5, r6, lr}
 80043be:	4605      	mov	r5, r0
 80043c0:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80043c2:	bb49      	cbnz	r1, 8004418 <USBD_LL_DataOutStage+0x5c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80043c4:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80043c8:	2b03      	cmp	r3, #3
 80043ca:	d11e      	bne.n	800440a <USBD_LL_DataOutStage+0x4e>
    {
      if (pep->rem_length > pep->maxpacket)
 80043cc:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160
 80043d0:	f8d0 2164 	ldr.w	r2, [r0, #356]	; 0x164
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d90b      	bls.n	80043f0 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -= pep->maxpacket;
 80043d8:	1a9b      	subs	r3, r3, r2

        USBD_CtlContinueRx(pdev, pdata,
 80043da:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 80043dc:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 80043e0:	bf8c      	ite	hi
 80043e2:	b29a      	uxthhi	r2, r3
 80043e4:	b292      	uxthls	r2, r2
 80043e6:	4631      	mov	r1, r6
 80043e8:	f000 fb03 	bl	80049f2 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80043ec:	2000      	movs	r0, #0
}
 80043ee:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80043f0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	b123      	cbz	r3, 8004402 <USBD_LL_DataOutStage+0x46>
 80043f8:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80043fc:	2a03      	cmp	r2, #3
 80043fe:	d100      	bne.n	8004402 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev);
 8004400:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8004402:	4628      	mov	r0, r5
 8004404:	f000 fafd 	bl	8004a02 <USBD_CtlSendStatus>
 8004408:	e7f0      	b.n	80043ec <USBD_LL_DataOutStage+0x30>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800440a:	2b05      	cmp	r3, #5
 800440c:	d1ee      	bne.n	80043ec <USBD_LL_DataOutStage+0x30>
        pdev->ep0_state = USBD_EP0_IDLE;
 800440e:	f8c5 1294 	str.w	r1, [r5, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8004412:	f003 f839 	bl	8007488 <USBD_LL_StallEP>
 8004416:	e7e9      	b.n	80043ec <USBD_LL_DataOutStage+0x30>
  else if ((pdev->pClass->DataOut != NULL) &&
 8004418:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	b12b      	cbz	r3, 800442c <USBD_LL_DataOutStage+0x70>
 8004420:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004424:	2a03      	cmp	r2, #3
 8004426:	d101      	bne.n	800442c <USBD_LL_DataOutStage+0x70>
    pdev->pClass->DataOut(pdev, epnum);
 8004428:	4798      	blx	r3
 800442a:	e7df      	b.n	80043ec <USBD_LL_DataOutStage+0x30>
    return USBD_FAIL;
 800442c:	2002      	movs	r0, #2
 800442e:	e7de      	b.n	80043ee <USBD_LL_DataOutStage+0x32>

08004430 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8004430:	b570      	push	{r4, r5, r6, lr}
 8004432:	4613      	mov	r3, r2
 8004434:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8004436:	460e      	mov	r6, r1
 8004438:	2900      	cmp	r1, #0
 800443a:	d147      	bne.n	80044cc <USBD_LL_DataInStage+0x9c>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800443c:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8004440:	2a02      	cmp	r2, #2
 8004442:	d13c      	bne.n	80044be <USBD_LL_DataInStage+0x8e>
    {
      if (pep->rem_length > pep->maxpacket)
 8004444:	e9d0 5208 	ldrd	r5, r2, [r0, #32]
 8004448:	4295      	cmp	r5, r2
 800444a:	d913      	bls.n	8004474 <USBD_LL_DataInStage+0x44>
      {
        pep->rem_length -= pep->maxpacket;
 800444c:	1aaa      	subs	r2, r5, r2
 800444e:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8004450:	4619      	mov	r1, r3
 8004452:	b292      	uxth	r2, r2
 8004454:	f000 fab6 	bl	80049c4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004458:	4633      	mov	r3, r6
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800445a:	461a      	mov	r2, r3
 800445c:	4619      	mov	r1, r3
 800445e:	4620      	mov	r0, r4
 8004460:	f003 f85a 	bl	8007518 <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 8004464:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8004468:	2000      	movs	r0, #0
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800446e:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 8004472:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8004474:	69c3      	ldr	r3, [r0, #28]
 8004476:	fbb3 f5f2 	udiv	r5, r3, r2
 800447a:	fb02 3515 	mls	r5, r2, r5, r3
 800447e:	b965      	cbnz	r5, 800449a <USBD_LL_DataInStage+0x6a>
 8004480:	429a      	cmp	r2, r3
 8004482:	d80a      	bhi.n	800449a <USBD_LL_DataInStage+0x6a>
            (pep->total_length >= pep->maxpacket) &&
 8004484:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
 8004488:	4293      	cmp	r3, r2
 800448a:	d206      	bcs.n	800449a <USBD_LL_DataInStage+0x6a>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800448c:	462a      	mov	r2, r5
 800448e:	f000 fa99 	bl	80049c4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004492:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004496:	462b      	mov	r3, r5
 8004498:	e7df      	b.n	800445a <USBD_LL_DataInStage+0x2a>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800449a:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	b12b      	cbz	r3, 80044ae <USBD_LL_DataInStage+0x7e>
 80044a2:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 80044a6:	2a03      	cmp	r2, #3
 80044a8:	d101      	bne.n	80044ae <USBD_LL_DataInStage+0x7e>
            pdev->pClass->EP0_TxSent(pdev);
 80044aa:	4620      	mov	r0, r4
 80044ac:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 80044ae:	2180      	movs	r1, #128	; 0x80
 80044b0:	4620      	mov	r0, r4
 80044b2:	f002 ffe9 	bl	8007488 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80044b6:	4620      	mov	r0, r4
 80044b8:	f000 faae 	bl	8004a18 <USBD_CtlReceiveStatus>
 80044bc:	e7d2      	b.n	8004464 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80044be:	f032 0304 	bics.w	r3, r2, #4
 80044c2:	d1cf      	bne.n	8004464 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 80044c4:	2180      	movs	r1, #128	; 0x80
 80044c6:	f002 ffdf 	bl	8007488 <USBD_LL_StallEP>
 80044ca:	e7cb      	b.n	8004464 <USBD_LL_DataInStage+0x34>
  else if ((pdev->pClass->DataIn != NULL) &&
 80044cc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	b133      	cbz	r3, 80044e2 <USBD_LL_DataInStage+0xb2>
 80044d4:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80044d8:	2a03      	cmp	r2, #3
 80044da:	d102      	bne.n	80044e2 <USBD_LL_DataInStage+0xb2>
    pdev->pClass->DataIn(pdev, epnum);
 80044dc:	4798      	blx	r3
  return USBD_OK;
 80044de:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 80044e0:	e7c7      	b.n	8004472 <USBD_LL_DataInStage+0x42>
    return USBD_FAIL;
 80044e2:	2002      	movs	r0, #2
 80044e4:	e7c5      	b.n	8004472 <USBD_LL_DataInStage+0x42>

080044e6 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80044e6:	2200      	movs	r2, #0
{
 80044e8:	b570      	push	{r4, r5, r6, lr}
 80044ea:	4604      	mov	r4, r0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80044ec:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80044ee:	2640      	movs	r6, #64	; 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80044f0:	4611      	mov	r1, r2
 80044f2:	2340      	movs	r3, #64	; 0x40
 80044f4:	f002 ffaa 	bl	800744c <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80044f8:	4633      	mov	r3, r6
 80044fa:	2180      	movs	r1, #128	; 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80044fc:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004500:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004504:	2200      	movs	r2, #0
 8004506:	4620      	mov	r0, r4
 8004508:	f002 ffa0 	bl	800744c <USBD_LL_OpenEP>

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800450c:	2100      	movs	r1, #0
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 800450e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8004512:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004514:	6266      	str	r6, [r4, #36]	; 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004516:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800451a:	f8c4 1294 	str.w	r1, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 800451e:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8004520:	f8c4 12a4 	str.w	r1, [r4, #676]	; 0x2a4
  if (pdev->pClassData)
 8004524:	b123      	cbz	r3, 8004530 <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8004526:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 800452a:	4620      	mov	r0, r4
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4798      	blx	r3
  }

  return USBD_OK;
}
 8004530:	2000      	movs	r0, #0
 8004532:	bd70      	pop	{r4, r5, r6, pc}

08004534 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004534:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8004536:	2000      	movs	r0, #0
 8004538:	4770      	bx	lr

0800453a <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800453a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800453e:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004542:	2304      	movs	r3, #4
 8004544:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8004548:	2000      	movs	r0, #0
 800454a:	4770      	bx	lr

0800454c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800454c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004550:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8004552:	bf04      	itt	eq
 8004554:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 8004558:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800455c:	2000      	movs	r0, #0
 800455e:	4770      	bx	lr

08004560 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8004560:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004562:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004566:	2a03      	cmp	r2, #3
 8004568:	d104      	bne.n	8004574 <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 800456a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800456e:	69db      	ldr	r3, [r3, #28]
 8004570:	b103      	cbz	r3, 8004574 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8004572:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 8004574:	2000      	movs	r0, #0
 8004576:	bd08      	pop	{r3, pc}

08004578 <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8004578:	b510      	push	{r4, lr}
 800457a:	4604      	mov	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 800457c:	2180      	movs	r1, #128	; 0x80
 800457e:	f002 ff83 	bl	8007488 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004582:	4620      	mov	r0, r4
}
 8004584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8004588:	2100      	movs	r1, #0
 800458a:	f002 bf7d 	b.w	8007488 <USBD_LL_StallEP>
	...

08004590 <USBD_StdDevReq>:
{
 8004590:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004592:	780b      	ldrb	r3, [r1, #0]
{
 8004594:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004596:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800459a:	2b20      	cmp	r3, #32
{
 800459c:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800459e:	d012      	beq.n	80045c6 <USBD_StdDevReq+0x36>
 80045a0:	2b40      	cmp	r3, #64	; 0x40
 80045a2:	d010      	beq.n	80045c6 <USBD_StdDevReq+0x36>
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d15b      	bne.n	8004660 <USBD_StdDevReq+0xd0>
      switch (req->bRequest)
 80045a8:	784b      	ldrb	r3, [r1, #1]
 80045aa:	2b09      	cmp	r3, #9
 80045ac:	d858      	bhi.n	8004660 <USBD_StdDevReq+0xd0>
 80045ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80045b2:	00e9      	.short	0x00e9
 80045b4:	00570105 	.word	0x00570105
 80045b8:	005700fe 	.word	0x005700fe
 80045bc:	00130084 	.word	0x00130084
 80045c0:	00d20057 	.word	0x00d20057
 80045c4:	00a0      	.short	0x00a0
      pdev->pClass->Setup(pdev, req);
 80045c6:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80045ca:	4629      	mov	r1, r5
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	4620      	mov	r0, r4
 80045d0:	4798      	blx	r3
}
 80045d2:	2000      	movs	r0, #0
 80045d4:	b003      	add	sp, #12
 80045d6:	bd30      	pop	{r4, r5, pc}
  uint16_t len = 0U;
 80045d8:	2300      	movs	r3, #0
 80045da:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80045de:	884b      	ldrh	r3, [r1, #2]
 80045e0:	0a1a      	lsrs	r2, r3, #8
 80045e2:	3a01      	subs	r2, #1
 80045e4:	2a06      	cmp	r2, #6
 80045e6:	d83b      	bhi.n	8004660 <USBD_StdDevReq+0xd0>
 80045e8:	e8df f002 	tbb	[pc, r2]
 80045ec:	3a2d2004 	.word	0x3a2d2004
 80045f0:	523a      	.short	0x523a
 80045f2:	5c          	.byte	0x5c
 80045f3:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80045f4:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80045f8:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80045fa:	f10d 0106 	add.w	r1, sp, #6
 80045fe:	7c20      	ldrb	r0, [r4, #16]
 8004600:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8004602:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004606:	b152      	cbz	r2, 800461e <USBD_StdDevReq+0x8e>
 8004608:	88eb      	ldrh	r3, [r5, #6]
 800460a:	b143      	cbz	r3, 800461e <USBD_StdDevReq+0x8e>
      len = MIN(len, req->wLength);
 800460c:	429a      	cmp	r2, r3
 800460e:	bf28      	it	cs
 8004610:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004612:	4601      	mov	r1, r0
 8004614:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 8004616:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800461a:	f000 f9c6 	bl	80049aa <USBD_CtlSendData>
    if (req->wLength == 0U)
 800461e:	88eb      	ldrh	r3, [r5, #6]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1d6      	bne.n	80045d2 <USBD_StdDevReq+0x42>
        USBD_CtlSendStatus(pdev);
 8004624:	4620      	mov	r0, r4
 8004626:	f000 f9ec 	bl	8004a02 <USBD_CtlSendStatus>
 800462a:	e7d2      	b.n	80045d2 <USBD_StdDevReq+0x42>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800462c:	7c02      	ldrb	r2, [r0, #16]
 800462e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004632:	b932      	cbnz	r2, 8004642 <USBD_StdDevReq+0xb2>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8004634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8004636:	f10d 0006 	add.w	r0, sp, #6
 800463a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800463c:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800463e:	7043      	strb	r3, [r0, #1]
 8004640:	e7df      	b.n	8004602 <USBD_StdDevReq+0x72>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	e7f7      	b.n	8004636 <USBD_StdDevReq+0xa6>
      switch ((uint8_t)(req->wValue))
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b05      	cmp	r3, #5
 800464a:	d809      	bhi.n	8004660 <USBD_StdDevReq+0xd0>
 800464c:	e8df f003 	tbb	[pc, r3]
 8004650:	14100c03 	.word	0x14100c03
 8004654:	1c18      	.short	0x1c18
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8004656:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800465a:	685b      	ldr	r3, [r3, #4]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1cc      	bne.n	80045fa <USBD_StdDevReq+0x6a>
        USBD_CtlError(pdev, req);
 8004660:	4620      	mov	r0, r4
 8004662:	f7ff ff89 	bl	8004578 <USBD_CtlError.constprop.1>
 8004666:	e7b4      	b.n	80045d2 <USBD_StdDevReq+0x42>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8004668:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	e7f5      	b.n	800465c <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004670:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	e7f1      	b.n	800465c <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004678:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	e7ed      	b.n	800465c <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004680:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	e7e9      	b.n	800465c <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004688:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	e7e5      	b.n	800465c <USBD_StdDevReq+0xcc>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004690:	7c03      	ldrb	r3, [r0, #16]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1e4      	bne.n	8004660 <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004696:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800469a:	f10d 0006 	add.w	r0, sp, #6
 800469e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a0:	4798      	blx	r3
 80046a2:	e7ae      	b.n	8004602 <USBD_StdDevReq+0x72>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80046a4:	7c03      	ldrb	r3, [r0, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1da      	bne.n	8004660 <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80046aa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80046ae:	f10d 0006 	add.w	r0, sp, #6
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80046b6:	2307      	movs	r3, #7
 80046b8:	e7c1      	b.n	800463e <USBD_StdDevReq+0xae>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80046ba:	888b      	ldrh	r3, [r1, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1cf      	bne.n	8004660 <USBD_StdDevReq+0xd0>
 80046c0:	88cb      	ldrh	r3, [r1, #6]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1cc      	bne.n	8004660 <USBD_StdDevReq+0xd0>
 80046c6:	884d      	ldrh	r5, [r1, #2]
 80046c8:	2d7f      	cmp	r5, #127	; 0x7f
 80046ca:	d8c9      	bhi.n	8004660 <USBD_StdDevReq+0xd0>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046cc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d0c5      	beq.n	8004660 <USBD_StdDevReq+0xd0>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80046d4:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 80046d6:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80046da:	f002 ff01 	bl	80074e0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80046de:	4620      	mov	r0, r4
 80046e0:	f000 f98f 	bl	8004a02 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80046e4:	b11d      	cbz	r5, 80046ee <USBD_StdDevReq+0x15e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80046e6:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 80046e8:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80046ec:	e771      	b.n	80045d2 <USBD_StdDevReq+0x42>
 80046ee:	2301      	movs	r3, #1
 80046f0:	e7fa      	b.n	80046e8 <USBD_StdDevReq+0x158>
  cfgidx = (uint8_t)(req->wValue);
 80046f2:	7889      	ldrb	r1, [r1, #2]
 80046f4:	4d37      	ldr	r5, [pc, #220]	; (80047d4 <USBD_StdDevReq+0x244>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80046f6:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80046f8:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80046fa:	d8b1      	bhi.n	8004660 <USBD_StdDevReq+0xd0>
    switch (pdev->dev_state)
 80046fc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004700:	2b02      	cmp	r3, #2
 8004702:	d008      	beq.n	8004716 <USBD_StdDevReq+0x186>
 8004704:	2b03      	cmp	r3, #3
 8004706:	d014      	beq.n	8004732 <USBD_StdDevReq+0x1a2>
        USBD_CtlError(pdev, req);
 8004708:	f7ff ff36 	bl	8004578 <USBD_CtlError.constprop.1>
        USBD_ClrClassConfig(pdev, cfgidx);
 800470c:	7829      	ldrb	r1, [r5, #0]
 800470e:	4620      	mov	r0, r4
 8004710:	f7ff fe20 	bl	8004354 <USBD_ClrClassConfig>
 8004714:	e75d      	b.n	80045d2 <USBD_StdDevReq+0x42>
        if (cfgidx)
 8004716:	2900      	cmp	r1, #0
 8004718:	d084      	beq.n	8004624 <USBD_StdDevReq+0x94>
          pdev->dev_config = cfgidx;
 800471a:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800471c:	2303      	movs	r3, #3
          pdev->dev_config = cfgidx;
 800471e:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8004720:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8004724:	4620      	mov	r0, r4
 8004726:	f7ff fe0a 	bl	800433e <USBD_SetClassConfig>
 800472a:	2802      	cmp	r0, #2
 800472c:	f47f af7a 	bne.w	8004624 <USBD_StdDevReq+0x94>
 8004730:	e796      	b.n	8004660 <USBD_StdDevReq+0xd0>
        if (cfgidx == 0U)
 8004732:	b931      	cbnz	r1, 8004742 <USBD_StdDevReq+0x1b2>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004734:	2302      	movs	r3, #2
          pdev->dev_config = cfgidx;
 8004736:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004738:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          USBD_ClrClassConfig(pdev, cfgidx);
 800473c:	f7ff fe0a 	bl	8004354 <USBD_ClrClassConfig>
 8004740:	e770      	b.n	8004624 <USBD_StdDevReq+0x94>
        else if (cfgidx != pdev->dev_config)
 8004742:	6841      	ldr	r1, [r0, #4]
 8004744:	2901      	cmp	r1, #1
 8004746:	f43f af6d 	beq.w	8004624 <USBD_StdDevReq+0x94>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800474a:	b2c9      	uxtb	r1, r1
 800474c:	f7ff fe02 	bl	8004354 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8004750:	7829      	ldrb	r1, [r5, #0]
 8004752:	6061      	str	r1, [r4, #4]
 8004754:	e7e6      	b.n	8004724 <USBD_StdDevReq+0x194>
  if (req->wLength != 1U)
 8004756:	88ca      	ldrh	r2, [r1, #6]
 8004758:	2a01      	cmp	r2, #1
 800475a:	d181      	bne.n	8004660 <USBD_StdDevReq+0xd0>
    switch (pdev->dev_state)
 800475c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004760:	2b00      	cmp	r3, #0
 8004762:	f43f af7d 	beq.w	8004660 <USBD_StdDevReq+0xd0>
 8004766:	2b02      	cmp	r3, #2
 8004768:	d904      	bls.n	8004774 <USBD_StdDevReq+0x1e4>
 800476a:	2b03      	cmp	r3, #3
 800476c:	f47f af78 	bne.w	8004660 <USBD_StdDevReq+0xd0>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8004770:	1d01      	adds	r1, r0, #4
 8004772:	e003      	b.n	800477c <USBD_StdDevReq+0x1ec>
        pdev->dev_default_config = 0U;
 8004774:	4601      	mov	r1, r0
 8004776:	2300      	movs	r3, #0
 8004778:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800477c:	4620      	mov	r0, r4
 800477e:	f000 f914 	bl	80049aa <USBD_CtlSendData>
 8004782:	e726      	b.n	80045d2 <USBD_StdDevReq+0x42>
  switch (pdev->dev_state)
 8004784:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004788:	3b01      	subs	r3, #1
 800478a:	2b02      	cmp	r3, #2
 800478c:	f63f af68 	bhi.w	8004660 <USBD_StdDevReq+0xd0>
      if (req->wLength != 0x2U)
 8004790:	88cb      	ldrh	r3, [r1, #6]
 8004792:	2b02      	cmp	r3, #2
 8004794:	f47f af64 	bne.w	8004660 <USBD_StdDevReq+0xd0>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8004798:	2301      	movs	r3, #1
 800479a:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 800479c:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 80047a0:	b10b      	cbz	r3, 80047a6 <USBD_StdDevReq+0x216>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80047a2:	2303      	movs	r3, #3
 80047a4:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80047a6:	2202      	movs	r2, #2
 80047a8:	f104 010c 	add.w	r1, r4, #12
 80047ac:	e7e6      	b.n	800477c <USBD_StdDevReq+0x1ec>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80047ae:	884b      	ldrh	r3, [r1, #2]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	f47f af0e 	bne.w	80045d2 <USBD_StdDevReq+0x42>
        pdev->dev_remote_wakeup = 0U;
 80047b6:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
 80047ba:	e733      	b.n	8004624 <USBD_StdDevReq+0x94>
  switch (pdev->dev_state)
 80047bc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80047c0:	3b01      	subs	r3, #1
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	f63f af4c 	bhi.w	8004660 <USBD_StdDevReq+0xd0>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80047c8:	884b      	ldrh	r3, [r1, #2]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	f47f af01 	bne.w	80045d2 <USBD_StdDevReq+0x42>
        pdev->dev_remote_wakeup = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	e7f0      	b.n	80047b6 <USBD_StdDevReq+0x226>
 80047d4:	200003f4 	.word	0x200003f4

080047d8 <USBD_StdItfReq>:
{
 80047d8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047da:	780b      	ldrb	r3, [r1, #0]
{
 80047dc:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80047e2:	2b20      	cmp	r3, #32
{
 80047e4:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047e6:	d002      	beq.n	80047ee <USBD_StdItfReq+0x16>
 80047e8:	2b40      	cmp	r3, #64	; 0x40
 80047ea:	d000      	beq.n	80047ee <USBD_StdItfReq+0x16>
 80047ec:	b9ab      	cbnz	r3, 800481a <USBD_StdItfReq+0x42>
      switch (pdev->dev_state)
 80047ee:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80047f2:	3b01      	subs	r3, #1
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d810      	bhi.n	800481a <USBD_StdItfReq+0x42>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80047f8:	792b      	ldrb	r3, [r5, #4]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d80d      	bhi.n	800481a <USBD_StdItfReq+0x42>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80047fe:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004802:	4629      	mov	r1, r5
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4620      	mov	r0, r4
 8004808:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800480a:	88eb      	ldrh	r3, [r5, #6]
 800480c:	b91b      	cbnz	r3, 8004816 <USBD_StdItfReq+0x3e>
 800480e:	b910      	cbnz	r0, 8004816 <USBD_StdItfReq+0x3e>
              USBD_CtlSendStatus(pdev);
 8004810:	4620      	mov	r0, r4
 8004812:	f000 f8f6 	bl	8004a02 <USBD_CtlSendStatus>
}
 8004816:	2000      	movs	r0, #0
 8004818:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
 800481a:	4620      	mov	r0, r4
 800481c:	f7ff feac 	bl	8004578 <USBD_CtlError.constprop.1>
          break;
 8004820:	e7f9      	b.n	8004816 <USBD_StdItfReq+0x3e>

08004822 <USBD_StdEPReq>:
{
 8004822:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004824:	780a      	ldrb	r2, [r1, #0]
{
 8004826:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004828:	f002 0260 	and.w	r2, r2, #96	; 0x60
 800482c:	2a20      	cmp	r2, #32
{
 800482e:	460b      	mov	r3, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004830:	d014      	beq.n	800485c <USBD_StdEPReq+0x3a>
 8004832:	2a40      	cmp	r2, #64	; 0x40
 8004834:	d012      	beq.n	800485c <USBD_StdEPReq+0x3a>
 8004836:	b96a      	cbnz	r2, 8004854 <USBD_StdEPReq+0x32>
      switch (req->bRequest)
 8004838:	785a      	ldrb	r2, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 800483a:	888d      	ldrh	r5, [r1, #4]
      switch (req->bRequest)
 800483c:	2a01      	cmp	r2, #1
  ep_addr  = LOBYTE(req->wIndex);
 800483e:	b2e9      	uxtb	r1, r5
      switch (req->bRequest)
 8004840:	d020      	beq.n	8004884 <USBD_StdEPReq+0x62>
 8004842:	d336      	bcc.n	80048b2 <USBD_StdEPReq+0x90>
 8004844:	2a03      	cmp	r2, #3
 8004846:	d105      	bne.n	8004854 <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8004848:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800484c:	2a02      	cmp	r2, #2
 800484e:	d027      	beq.n	80048a0 <USBD_StdEPReq+0x7e>
 8004850:	2a03      	cmp	r2, #3
 8004852:	d00b      	beq.n	800486c <USBD_StdEPReq+0x4a>
              USBD_CtlError(pdev, req);
 8004854:	4620      	mov	r0, r4
 8004856:	f7ff fe8f 	bl	8004578 <USBD_CtlError.constprop.1>
              break;
 800485a:	e005      	b.n	8004868 <USBD_StdEPReq+0x46>
      pdev->pClass->Setup(pdev, req);
 800485c:	f8d4 22b4 	ldr.w	r2, [r4, #692]	; 0x2b4
 8004860:	4619      	mov	r1, r3
 8004862:	6892      	ldr	r2, [r2, #8]
 8004864:	4620      	mov	r0, r4
 8004866:	4790      	blx	r2
}
 8004868:	2000      	movs	r0, #0
 800486a:	bd38      	pop	{r3, r4, r5, pc}
              if (req->wValue == USB_FEATURE_EP_HALT)
 800486c:	885a      	ldrh	r2, [r3, #2]
 800486e:	b92a      	cbnz	r2, 800487c <USBD_StdEPReq+0x5a>
                if ((ep_addr != 0x00U) &&
 8004870:	064a      	lsls	r2, r1, #25
 8004872:	d003      	beq.n	800487c <USBD_StdEPReq+0x5a>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8004874:	88db      	ldrh	r3, [r3, #6]
 8004876:	b90b      	cbnz	r3, 800487c <USBD_StdEPReq+0x5a>
                  USBD_LL_StallEP(pdev, ep_addr);
 8004878:	f002 fe06 	bl	8007488 <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 800487c:	4620      	mov	r0, r4
 800487e:	f000 f8c0 	bl	8004a02 <USBD_CtlSendStatus>
              break;
 8004882:	e7f1      	b.n	8004868 <USBD_StdEPReq+0x46>
          switch (pdev->dev_state)
 8004884:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004888:	2a02      	cmp	r2, #2
 800488a:	d009      	beq.n	80048a0 <USBD_StdEPReq+0x7e>
 800488c:	2a03      	cmp	r2, #3
 800488e:	d1e1      	bne.n	8004854 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004890:	885b      	ldrh	r3, [r3, #2]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1e8      	bne.n	8004868 <USBD_StdEPReq+0x46>
                if ((ep_addr & 0x7FU) != 0x00U)
 8004896:	064d      	lsls	r5, r1, #25
 8004898:	d0f0      	beq.n	800487c <USBD_StdEPReq+0x5a>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800489a:	f002 fe03 	bl	80074a4 <USBD_LL_ClearStallEP>
 800489e:	e7ed      	b.n	800487c <USBD_StdEPReq+0x5a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80048a0:	064b      	lsls	r3, r1, #25
 80048a2:	d0d7      	beq.n	8004854 <USBD_StdEPReq+0x32>
                USBD_LL_StallEP(pdev, ep_addr);
 80048a4:	f002 fdf0 	bl	8007488 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80048a8:	2180      	movs	r1, #128	; 0x80
 80048aa:	4620      	mov	r0, r4
 80048ac:	f002 fdec 	bl	8007488 <USBD_LL_StallEP>
 80048b0:	e7da      	b.n	8004868 <USBD_StdEPReq+0x46>
          switch (pdev->dev_state)
 80048b2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d018      	beq.n	80048ec <USBD_StdEPReq+0xca>
 80048ba:	2b03      	cmp	r3, #3
 80048bc:	d1ca      	bne.n	8004854 <USBD_StdEPReq+0x32>
 80048be:	2314      	movs	r3, #20
 80048c0:	f001 020f 	and.w	r2, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 80048c4:	f015 0f80 	tst.w	r5, #128	; 0x80
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80048c8:	fb03 0202 	mla	r2, r3, r2, r0
              if ((ep_addr & 0x80U) == 0x80U)
 80048cc:	d01f      	beq.n	800490e <USBD_StdEPReq+0xec>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80048ce:	6992      	ldr	r2, [r2, #24]
 80048d0:	2a00      	cmp	r2, #0
 80048d2:	d0bf      	beq.n	8004854 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80048d4:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 80048d8:	fb05 3503 	mla	r5, r5, r3, r3
 80048dc:	4405      	add	r5, r0
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80048de:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 80048e2:	d11f      	bne.n	8004924 <USBD_StdEPReq+0x102>
                pep->status = 0x0001U;
 80048e4:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80048e6:	2202      	movs	r2, #2
 80048e8:	4629      	mov	r1, r5
 80048ea:	e00c      	b.n	8004906 <USBD_StdEPReq+0xe4>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80048ec:	064a      	lsls	r2, r1, #25
 80048ee:	d1b1      	bne.n	8004854 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80048f0:	062b      	lsls	r3, r5, #24
              pep->status = 0x0000U;
 80048f2:	f04f 0300 	mov.w	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80048f6:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80048fa:	bf4c      	ite	mi
 80048fc:	f100 0114 	addmi.w	r1, r0, #20
 8004900:	f500 71aa 	addpl.w	r1, r0, #340	; 0x154
              pep->status = 0x0000U;
 8004904:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8004906:	4620      	mov	r0, r4
 8004908:	f000 f84f 	bl	80049aa <USBD_CtlSendData>
              break;
 800490c:	e7ac      	b.n	8004868 <USBD_StdEPReq+0x46>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800490e:	f8d2 2158 	ldr.w	r2, [r2, #344]	; 0x158
 8004912:	2a00      	cmp	r2, #0
 8004914:	d09e      	beq.n	8004854 <USBD_StdEPReq+0x32>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8004916:	f001 057f 	and.w	r5, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800491a:	fb03 0505 	mla	r5, r3, r5, r0
 800491e:	f505 75aa 	add.w	r5, r5, #340	; 0x154
 8004922:	e7dc      	b.n	80048de <USBD_StdEPReq+0xbc>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8004924:	4620      	mov	r0, r4
 8004926:	f002 fdcb 	bl	80074c0 <USBD_LL_IsStallEP>
 800492a:	b108      	cbz	r0, 8004930 <USBD_StdEPReq+0x10e>
                pep->status = 0x0001U;
 800492c:	2301      	movs	r3, #1
 800492e:	e7d9      	b.n	80048e4 <USBD_StdEPReq+0xc2>
                pep->status = 0x0000U;
 8004930:	6028      	str	r0, [r5, #0]
 8004932:	e7d8      	b.n	80048e6 <USBD_StdEPReq+0xc4>

08004934 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8004934:	780b      	ldrb	r3, [r1, #0]
 8004936:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8004938:	784b      	ldrb	r3, [r1, #1]
 800493a:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800493c:	78ca      	ldrb	r2, [r1, #3]
 800493e:	788b      	ldrb	r3, [r1, #2]
 8004940:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004944:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8004946:	794a      	ldrb	r2, [r1, #5]
 8004948:	790b      	ldrb	r3, [r1, #4]
 800494a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800494e:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8004950:	79ca      	ldrb	r2, [r1, #7]
 8004952:	798b      	ldrb	r3, [r1, #6]
 8004954:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004958:	80c3      	strh	r3, [r0, #6]
}
 800495a:	4770      	bx	lr

0800495c <USBD_CtlError>:
{
 800495c:	b510      	push	{r4, lr}
 800495e:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8004960:	2180      	movs	r1, #128	; 0x80
 8004962:	f002 fd91 	bl	8007488 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004966:	4620      	mov	r0, r4
}
 8004968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 800496c:	2100      	movs	r1, #0
 800496e:	f002 bd8b 	b.w	8007488 <USBD_LL_StallEP>

08004972 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004972:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;

  if (desc != NULL)
 8004974:	b188      	cbz	r0, 800499a <USBD_GetString+0x28>
 8004976:	4605      	mov	r5, r0
 8004978:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 800497a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2c00      	cmp	r4, #0
 8004982:	d1f9      	bne.n	8004978 <USBD_GetString+0x6>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8004984:	3301      	adds	r3, #1
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800498a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800498c:	2303      	movs	r3, #3
 800498e:	704b      	strb	r3, [r1, #1]
 8004990:	2302      	movs	r3, #2
 8004992:	3801      	subs	r0, #1
    while (*desc != '\0')
 8004994:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004998:	b905      	cbnz	r5, 800499c <USBD_GetString+0x2a>
}
 800499a:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	54cd      	strb	r5, [r1, r3]
 80049a0:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0U;
 80049a2:	3302      	adds	r3, #2
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	548c      	strb	r4, [r1, r2]
 80049a8:	e7f4      	b.n	8004994 <USBD_GetString+0x22>

080049aa <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80049aa:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80049ac:	2202      	movs	r2, #2
{
 80049ae:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80049b0:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 80049b4:	e9c0 3307 	strd	r3, r3, [r0, #28]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80049b8:	460a      	mov	r2, r1
 80049ba:	2100      	movs	r1, #0
 80049bc:	f002 fd9e 	bl	80074fc <USBD_LL_Transmit>

  return USBD_OK;
}
 80049c0:	2000      	movs	r0, #0
 80049c2:	bd10      	pop	{r4, pc}

080049c4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80049c4:	b508      	push	{r3, lr}
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80049c6:	4613      	mov	r3, r2
 80049c8:	460a      	mov	r2, r1
 80049ca:	2100      	movs	r1, #0
 80049cc:	f002 fd96 	bl	80074fc <USBD_LL_Transmit>

  return USBD_OK;
}
 80049d0:	2000      	movs	r0, #0
 80049d2:	bd08      	pop	{r3, pc}

080049d4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80049d4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80049d6:	2203      	movs	r2, #3
{
 80049d8:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80049da:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80049de:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80049e2:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 80049e4:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80049e8:	2100      	movs	r1, #0
 80049ea:	f002 fd95 	bl	8007518 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80049ee:	2000      	movs	r0, #0
 80049f0:	bd10      	pop	{r4, pc}

080049f2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80049f2:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80049f4:	4613      	mov	r3, r2
 80049f6:	460a      	mov	r2, r1
 80049f8:	2100      	movs	r1, #0
 80049fa:	f002 fd8d 	bl	8007518 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80049fe:	2000      	movs	r0, #0
 8004a00:	bd08      	pop	{r3, pc}

08004a02 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8004a02:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004a04:	2304      	movs	r3, #4
 8004a06:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4619      	mov	r1, r3
 8004a10:	f002 fd74 	bl	80074fc <USBD_LL_Transmit>

  return USBD_OK;
}
 8004a14:	2000      	movs	r0, #0
 8004a16:	bd08      	pop	{r3, pc}

08004a18 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8004a18:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004a1a:	2305      	movs	r3, #5
 8004a1c:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004a20:	2300      	movs	r3, #0
 8004a22:	461a      	mov	r2, r3
 8004a24:	4619      	mov	r1, r3
 8004a26:	f002 fd77 	bl	8007518 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	bd08      	pop	{r3, pc}
	...

08004a30 <get_addr>:
}

uint32_t get_addr(void)
{
	return reg_addr;
}
 8004a30:	4b01      	ldr	r3, [pc, #4]	; (8004a38 <get_addr+0x8>)
 8004a32:	6818      	ldr	r0, [r3, #0]
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	200003f8 	.word	0x200003f8

08004a3c <get_mode>:

dmxmode_t get_mode(void)
{
	return dmx_mode;
}
 8004a3c:	4b01      	ldr	r3, [pc, #4]	; (8004a44 <get_mode+0x8>)
 8004a3e:	7818      	ldrb	r0, [r3, #0]
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	200003f5 	.word	0x200003f5

08004a48 <get_reg_length>:
}

uint32_t get_reg_length(void)
{
	return reg_len;
}
 8004a48:	4b01      	ldr	r3, [pc, #4]	; (8004a50 <get_reg_length+0x8>)
 8004a4a:	6818      	ldr	r0, [r3, #0]
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20000400 	.word	0x20000400

08004a54 <init_regs>:

void init_regs(void)
{
 8004a54:	b510      	push	{r4, lr}
	//allocate memory
	if (reg_data != NULL)
 8004a56:	4c06      	ldr	r4, [pc, #24]	; (8004a70 <init_regs+0x1c>)
 8004a58:	6820      	ldr	r0, [r4, #0]
 8004a5a:	b108      	cbz	r0, 8004a60 <init_regs+0xc>
		free(reg_data);
 8004a5c:	f003 faf8 	bl	8008050 <free>

	reg_data = calloc(reg_len, sizeof(uint8_t));
 8004a60:	4b04      	ldr	r3, [pc, #16]	; (8004a74 <init_regs+0x20>)
 8004a62:	2101      	movs	r1, #1
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	f003 fab9 	bl	8007fdc <calloc>
 8004a6a:	6020      	str	r0, [r4, #0]
}
 8004a6c:	bd10      	pop	{r4, pc}
 8004a6e:	bf00      	nop
 8004a70:	200003fc 	.word	0x200003fc
 8004a74:	20000400 	.word	0x20000400

08004a78 <dmx512_init>:
	if ((mode & 0x01) != 0)
 8004a78:	f010 0f01 	tst.w	r0, #1
		dmx_mode = DMX_MODE2;
 8004a7c:	bf18      	it	ne
 8004a7e:	2201      	movne	r2, #1
	reg_addr = addr;
 8004a80:	4b06      	ldr	r3, [pc, #24]	; (8004a9c <dmx512_init+0x24>)
 8004a82:	6019      	str	r1, [r3, #0]
 8004a84:	4b06      	ldr	r3, [pc, #24]	; (8004aa0 <dmx512_init+0x28>)
		dmx_mode = DMX_MODE2;
 8004a86:	bf18      	it	ne
 8004a88:	701a      	strbne	r2, [r3, #0]
	switch (dmx_mode)
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	2b01      	cmp	r3, #1
	reg_len = len;
 8004a8e:	bf14      	ite	ne
 8004a90:	220b      	movne	r2, #11
 8004a92:	221a      	moveq	r2, #26
 8004a94:	4b03      	ldr	r3, [pc, #12]	; (8004aa4 <dmx512_init+0x2c>)
 8004a96:	601a      	str	r2, [r3, #0]
	init_regs();
 8004a98:	f7ff bfdc 	b.w	8004a54 <init_regs>
 8004a9c:	200003f8 	.word	0x200003f8
 8004aa0:	200003f5 	.word	0x200003f5
 8004aa4:	20000400 	.word	0x20000400

08004aa8 <set_reg>:

void set_reg(uint32_t reg, uint8_t val)
{
	if ((reg_data != NULL) && (reg<reg_len))
 8004aa8:	4b04      	ldr	r3, [pc, #16]	; (8004abc <set_reg+0x14>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	b123      	cbz	r3, 8004ab8 <set_reg+0x10>
 8004aae:	4a04      	ldr	r2, [pc, #16]	; (8004ac0 <set_reg+0x18>)
 8004ab0:	6812      	ldr	r2, [r2, #0]
 8004ab2:	4282      	cmp	r2, r0
	{
		reg_data[reg] = val;
 8004ab4:	bf88      	it	hi
 8004ab6:	5419      	strbhi	r1, [r3, r0]
	}
}
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	200003fc 	.word	0x200003fc
 8004ac0:	20000400 	.word	0x20000400

08004ac4 <get_reg>:

uint8_t get_reg(uint32_t reg)
{
	if ((reg_data != NULL) && (reg<reg_len))
 8004ac4:	4b05      	ldr	r3, [pc, #20]	; (8004adc <get_reg+0x18>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	b12b      	cbz	r3, 8004ad6 <get_reg+0x12>
 8004aca:	4a05      	ldr	r2, [pc, #20]	; (8004ae0 <get_reg+0x1c>)
 8004acc:	6812      	ldr	r2, [r2, #0]
 8004ace:	4282      	cmp	r2, r0
 8004ad0:	d901      	bls.n	8004ad6 <get_reg+0x12>
	{
		return reg_data[reg];
 8004ad2:	5c18      	ldrb	r0, [r3, r0]
 8004ad4:	4770      	bx	lr
	}
	else
	{
		return 0;
 8004ad6:	2000      	movs	r0, #0
	}
}
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	200003fc 	.word	0x200003fc
 8004ae0:	20000400 	.word	0x20000400

08004ae4 <get_reg_name>:
}


const char* get_reg_name(uint32_t reg)
{
	if (reg<reg_len)
 8004ae4:	4b04      	ldr	r3, [pc, #16]	; (8004af8 <get_reg_name+0x14>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4283      	cmp	r3, r0
		return regnames[reg];
 8004aea:	bf86      	itte	hi
 8004aec:	4b03      	ldrhi	r3, [pc, #12]	; (8004afc <get_reg_name+0x18>)
 8004aee:	f853 0020 	ldrhi.w	r0, [r3, r0, lsl #2]
	else
		return 0;
 8004af2:	2000      	movls	r0, #0
}
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	20000400 	.word	0x20000400
 8004afc:	20000118 	.word	0x20000118

08004b00 <USART1_IRQHandler>:
/* UART1 Interrupt Service Routine */
void USART1_IRQHandler(void)
{
	//Get the received byte and clear Frame Error IRQ flag
	//On Framing Error restart Timer to search for a start condition
	if (__HAL_UART_GET_FLAG(&huart1,UART_FLAG_FE))
 8004b00:	4b09      	ldr	r3, [pc, #36]	; (8004b28 <USART1_IRQHandler+0x28>)
{
 8004b02:	b082      	sub	sp, #8
	if (__HAL_UART_GET_FLAG(&huart1,UART_FLAG_FE))
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	0792      	lsls	r2, r2, #30
 8004b0a:	d509      	bpl.n	8004b20 <USART1_IRQHandler+0x20>
	{
		__HAL_UART_CLEAR_FEFLAG(&huart1);
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	9201      	str	r2, [sp, #4]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	9201      	str	r2, [sp, #4]
#ifdef USE_TIMER
		TIM_ITConfig(TIM1, TIM_IT_CC1, ENABLE);
#else
		start_flag = 1;
 8004b14:	2201      	movs	r2, #1
		__HAL_UART_CLEAR_FEFLAG(&huart1);
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	9301      	str	r3, [sp, #4]
 8004b1a:	9b01      	ldr	r3, [sp, #4]
		start_flag = 1;
 8004b1c:	4b03      	ldr	r3, [pc, #12]	; (8004b2c <USART1_IRQHandler+0x2c>)
 8004b1e:	701a      	strb	r2, [r3, #0]
#endif
	}
	HAL_UART_IRQHandler(&huart1);
 8004b20:	4801      	ldr	r0, [pc, #4]	; (8004b28 <USART1_IRQHandler+0x28>)
}
 8004b22:	b002      	add	sp, #8
	HAL_UART_IRQHandler(&huart1);
 8004b24:	f7fe bdf0 	b.w	8003708 <HAL_UART_IRQHandler>
 8004b28:	20000c44 	.word	0x20000c44
 8004b2c:	20000410 	.word	0x20000410

08004b30 <USART3_IRQHandler>:

#ifdef USE_UART_IRQ
/* UART3 Interrupt Service Routine */
void USART3_IRQHandler(void)
{
	HAL_UART_IRQHandler(&huart3);
 8004b30:	4801      	ldr	r0, [pc, #4]	; (8004b38 <USART3_IRQHandler+0x8>)
 8004b32:	f7fe bde9 	b.w	8003708 <HAL_UART_IRQHandler>
 8004b36:	bf00      	nop
 8004b38:	20000b68 	.word	0x20000b68

08004b3c <HAL_UART_RxCpltCallback>:
//UART IRQ Triggered by incoming characters
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	volatile uint8_t rx_byte;

	if (huart->Instance == USART1)
 8004b3c:	6803      	ldr	r3, [r0, #0]
 8004b3e:	4a37      	ldr	r2, [pc, #220]	; (8004c1c <HAL_UART_RxCpltCallback+0xe0>)
{
 8004b40:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if (huart->Instance == USART1)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d156      	bne.n	8004bf4 <HAL_UART_RxCpltCallback+0xb8>
    {
		rx_byte = buffer;
 8004b46:	4b36      	ldr	r3, [pc, #216]	; (8004c20 <HAL_UART_RxCpltCallback+0xe4>)

		//Timer has signaled a start flag.
		//We can start to capture data.
		if (start_flag)
 8004b48:	4d36      	ldr	r5, [pc, #216]	; (8004c24 <HAL_UART_RxCpltCallback+0xe8>)
		rx_byte = buffer;
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	4c36      	ldr	r4, [pc, #216]	; (8004c28 <HAL_UART_RxCpltCallback+0xec>)
 8004b4e:	f88d 3007 	strb.w	r3, [sp, #7]
		if (start_flag)
 8004b52:	782b      	ldrb	r3, [r5, #0]
 8004b54:	b36b      	cbz	r3, 8004bb2 <HAL_UART_RxCpltCallback+0x76>
		{
			//On every incoming start packet we invert the LED to signal incoming data
			msg_cnt++;
 8004b56:	4a35      	ldr	r2, [pc, #212]	; (8004c2c <HAL_UART_RxCpltCallback+0xf0>)
 8004b58:	7813      	ldrb	r3, [r2, #0]
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	7013      	strb	r3, [r2, #0]
			if (msg_cnt == 44)
 8004b60:	7813      	ldrb	r3, [r2, #0]
 8004b62:	2b2c      	cmp	r3, #44	; 0x2c
 8004b64:	d10d      	bne.n	8004b82 <HAL_UART_RxCpltCallback+0x46>
			{
				msg_cnt = 0;
 8004b66:	2300      	movs	r3, #0
 8004b68:	7013      	strb	r3, [r2, #0]
				led_status =!led_status;
 8004b6a:	4a31      	ldr	r2, [pc, #196]	; (8004c30 <HAL_UART_RxCpltCallback+0xf4>)
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 8004b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				led_status =!led_status;
 8004b70:	7813      	ldrb	r3, [r2, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 8004b72:	4830      	ldr	r0, [pc, #192]	; (8004c34 <HAL_UART_RxCpltCallback+0xf8>)
				led_status =!led_status;
 8004b74:	fab3 f383 	clz	r3, r3
 8004b78:	095b      	lsrs	r3, r3, #5
 8004b7a:	7013      	strb	r3, [r2, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 8004b7c:	7812      	ldrb	r2, [r2, #0]
 8004b7e:	f7fd f937 	bl	8001df0 <HAL_GPIO_WritePin>
			}

			//Reset Variables
			dmx_error = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	492c      	ldr	r1, [pc, #176]	; (8004c38 <HAL_UART_RxCpltCallback+0xfc>)
 8004b86:	700b      	strb	r3, [r1, #0]
			byte_count = 0;
 8004b88:	8023      	strh	r3, [r4, #0]
			start_flag = 0;
 8004b8a:	702b      	strb	r3, [r5, #0]

			/* first byte determines packet type */
			switch (rx_byte)
 8004b8c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004b90:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8004b94:	b15a      	cbz	r2, 8004bae <HAL_UART_RxCpltCallback+0x72>
 8004b96:	2b17      	cmp	r3, #23
 8004b98:	f04f 0201 	mov.w	r2, #1
 8004b9c:	d027      	beq.n	8004bee <HAL_UART_RxCpltCallback+0xb2>
			case 0x17:
				packet_type = TEST_PACKET;
				break;
			default:
				//Anything else we declare an error....
				dmx_error = 1;
 8004b9e:	700a      	strb	r2, [r1, #0]
		}
		//Increase Counter
		byte_count++;

		//Get more data
		HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8004ba0:	491f      	ldr	r1, [pc, #124]	; (8004c20 <HAL_UART_RxCpltCallback+0xe4>)
 8004ba2:	4826      	ldr	r0, [pc, #152]	; (8004c3c <HAL_UART_RxCpltCallback+0x100>)

		//Get more data
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
    }
#endif
}
 8004ba4:	b002      	add	sp, #8
 8004ba6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 8004baa:	f7fe bd48 	b.w	800363e <HAL_UART_Receive_IT>
				packet_type = DATA_PACKET;
 8004bae:	4a24      	ldr	r2, [pc, #144]	; (8004c40 <HAL_UART_RxCpltCallback+0x104>)
 8004bb0:	7013      	strb	r3, [r2, #0]
		if (packet_type == DATA_PACKET)
 8004bb2:	4b23      	ldr	r3, [pc, #140]	; (8004c40 <HAL_UART_RxCpltCallback+0x104>)
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	b9a3      	cbnz	r3, 8004be2 <HAL_UART_RxCpltCallback+0xa6>
			if (byte_count >= start_addr && byte_count < start_addr + get_reg_length())
 8004bb8:	4d22      	ldr	r5, [pc, #136]	; (8004c44 <HAL_UART_RxCpltCallback+0x108>)
 8004bba:	8823      	ldrh	r3, [r4, #0]
 8004bbc:	682a      	ldr	r2, [r5, #0]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d80f      	bhi.n	8004be2 <HAL_UART_RxCpltCallback+0xa6>
 8004bc2:	8826      	ldrh	r6, [r4, #0]
 8004bc4:	f7ff ff40 	bl	8004a48 <get_reg_length>
 8004bc8:	682b      	ldr	r3, [r5, #0]
 8004bca:	b2b6      	uxth	r6, r6
 8004bcc:	4418      	add	r0, r3
 8004bce:	4286      	cmp	r6, r0
 8004bd0:	d207      	bcs.n	8004be2 <HAL_UART_RxCpltCallback+0xa6>
				set_reg(byte_count - start_addr-1, rx_byte);
 8004bd2:	8820      	ldrh	r0, [r4, #0]
 8004bd4:	682b      	ldr	r3, [r5, #0]
 8004bd6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004bda:	1ac0      	subs	r0, r0, r3
 8004bdc:	3801      	subs	r0, #1
 8004bde:	f7ff ff63 	bl	8004aa8 <set_reg>
		byte_count++;
 8004be2:	8823      	ldrh	r3, [r4, #0]
		HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8004be4:	2201      	movs	r2, #1
		byte_count++;
 8004be6:	3301      	adds	r3, #1
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	8023      	strh	r3, [r4, #0]
 8004bec:	e7d8      	b.n	8004ba0 <HAL_UART_RxCpltCallback+0x64>
				packet_type = TEST_PACKET;
 8004bee:	4b14      	ldr	r3, [pc, #80]	; (8004c40 <HAL_UART_RxCpltCallback+0x104>)
 8004bf0:	701a      	strb	r2, [r3, #0]
				break;
 8004bf2:	e7de      	b.n	8004bb2 <HAL_UART_RxCpltCallback+0x76>
	else if (huart->Instance == USART3)
 8004bf4:	4a14      	ldr	r2, [pc, #80]	; (8004c48 <HAL_UART_RxCpltCallback+0x10c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d10d      	bne.n	8004c16 <HAL_UART_RxCpltCallback+0xda>
		if (UART_mode_SERIAL)
 8004bfa:	4b14      	ldr	r3, [pc, #80]	; (8004c4c <HAL_UART_RxCpltCallback+0x110>)
			ring_buffer_put(&rx_buff_dmx, &buffer2, 1);
 8004bfc:	2201      	movs	r2, #1
		if (UART_mode_SERIAL)
 8004bfe:	781b      	ldrb	r3, [r3, #0]
			ring_buffer_put(&rx_buff_dmx, &buffer2, 1);
 8004c00:	4913      	ldr	r1, [pc, #76]	; (8004c50 <HAL_UART_RxCpltCallback+0x114>)
		if (UART_mode_SERIAL)
 8004c02:	b133      	cbz	r3, 8004c12 <HAL_UART_RxCpltCallback+0xd6>
			ring_buffer_put(&rx_buff_dmx, &buffer2, 1);
 8004c04:	4813      	ldr	r0, [pc, #76]	; (8004c54 <HAL_UART_RxCpltCallback+0x118>)
			ring_buffer_put(&rx_buff_shell, &buffer2, 1);
 8004c06:	f001 f8f5 	bl	8005df4 <ring_buffer_put>
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	4910      	ldr	r1, [pc, #64]	; (8004c50 <HAL_UART_RxCpltCallback+0x114>)
 8004c0e:	4812      	ldr	r0, [pc, #72]	; (8004c58 <HAL_UART_RxCpltCallback+0x11c>)
 8004c10:	e7c8      	b.n	8004ba4 <HAL_UART_RxCpltCallback+0x68>
			ring_buffer_put(&rx_buff_shell, &buffer2, 1);
 8004c12:	4812      	ldr	r0, [pc, #72]	; (8004c5c <HAL_UART_RxCpltCallback+0x120>)
 8004c14:	e7f7      	b.n	8004c06 <HAL_UART_RxCpltCallback+0xca>
}
 8004c16:	b002      	add	sp, #8
 8004c18:	bd70      	pop	{r4, r5, r6, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40013800 	.word	0x40013800
 8004c20:	20000404 	.word	0x20000404
 8004c24:	20000410 	.word	0x20000410
 8004c28:	20000406 	.word	0x20000406
 8004c2c:	20000409 	.word	0x20000409
 8004c30:	20000408 	.word	0x20000408
 8004c34:	40011000 	.word	0x40011000
 8004c38:	20000180 	.word	0x20000180
 8004c3c:	20000c44 	.word	0x20000c44
 8004c40:	2000040a 	.word	0x2000040a
 8004c44:	2000040c 	.word	0x2000040c
 8004c48:	40004800 	.word	0x40004800
 8004c4c:	20000420 	.word	0x20000420
 8004c50:	20000405 	.word	0x20000405
 8004c54:	20000990 	.word	0x20000990
 8004c58:	20000b68 	.word	0x20000b68
 8004c5c:	200009a8 	.word	0x200009a8

08004c60 <dmx512_setRx>:
}



void dmx512_setRx(void)
{
 8004c60:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004c62:	4805      	ldr	r0, [pc, #20]	; (8004c78 <dmx512_setRx+0x18>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	2180      	movs	r1, #128	; 0x80
 8004c68:	f7fd f8c2 	bl	8001df0 <HAL_GPIO_WritePin>
    HAL_HalfDuplex_EnableReceiver(&huart1);
}
 8004c6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_HalfDuplex_EnableReceiver(&huart1);
 8004c70:	4802      	ldr	r0, [pc, #8]	; (8004c7c <dmx512_setRx+0x1c>)
 8004c72:	f7fe bdf1 	b.w	8003858 <HAL_HalfDuplex_EnableReceiver>
 8004c76:	bf00      	nop
 8004c78:	40010c00 	.word	0x40010c00
 8004c7c:	20000c44 	.word	0x20000c44

08004c80 <dmx512_rec_enable.part.0>:
{
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_SET);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
}

void dmx512_rec_enable(uint8_t on)
 8004c80:	b508      	push	{r3, lr}
{
	if (on)
	{
		//Determine Start Addr
		start_addr = get_addr();
 8004c82:	f7ff fed5 	bl	8004a30 <get_addr>
 8004c86:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <dmx512_rec_enable.part.0+0x1c>)
 8004c88:	6018      	str	r0, [r3, #0]

		//Set Receiver to input
		dmx512_setRx();
 8004c8a:	f7ff ffe9 	bl	8004c60 <dmx512_setRx>
		//Disable Timer
#ifdef USE_TIMER
		TIM_ITConfig(dmx512_config.tim, TIM_IT_CC1, DISABLE);
#endif
	}
}
 8004c8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    	HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8004c92:	2201      	movs	r2, #1
 8004c94:	4902      	ldr	r1, [pc, #8]	; (8004ca0 <dmx512_rec_enable.part.0+0x20>)
 8004c96:	4803      	ldr	r0, [pc, #12]	; (8004ca4 <dmx512_rec_enable.part.0+0x24>)
 8004c98:	f7fe bcd1 	b.w	800363e <HAL_UART_Receive_IT>
 8004c9c:	2000040c 	.word	0x2000040c
 8004ca0:	20000404 	.word	0x20000404
 8004ca4:	20000c44 	.word	0x20000c44

08004ca8 <dmx512_rec_init>:
{
 8004ca8:	b508      	push	{r3, lr}
 8004caa:	f7ff ffe9 	bl	8004c80 <dmx512_rec_enable.part.0>
}
 8004cae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	4901      	ldr	r1, [pc, #4]	; (8004cbc <dmx512_rec_init+0x14>)
 8004cb6:	4802      	ldr	r0, [pc, #8]	; (8004cc0 <dmx512_rec_init+0x18>)
 8004cb8:	f7fe bcc1 	b.w	800363e <HAL_UART_Receive_IT>
 8004cbc:	20000405 	.word	0x20000405
 8004cc0:	20000b68 	.word	0x20000b68

08004cc4 <EE_LL_Format>:
//##########################################################################################################
//##########################################################################################################


bool    EE_LL_Format(uint16_t startpage, uint16_t pages)
{
 8004cc4:	b530      	push	{r4, r5, lr}
 8004cc6:	4604      	mov	r4, r0
  uint32_t    error;
    HAL_FLASH_Unlock();
    FLASH_EraseInitTypeDef  flashErase;
    flashErase.NbPages=pages;
    flashErase.Banks = FLASH_BANK_1;
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 8004cc8:	02a4      	lsls	r4, r4, #10
{
 8004cca:	b087      	sub	sp, #28
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 8004ccc:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
{
 8004cd0:	460d      	mov	r5, r1
    HAL_FLASH_Unlock();
 8004cd2:	f7fc fea1 	bl	8001a18 <HAL_FLASH_Unlock>
    flashErase.Banks = FLASH_BANK_1;
 8004cd6:	2301      	movs	r3, #1
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 8004cd8:	9404      	str	r4, [sp, #16]
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8004cda:	2400      	movs	r4, #0
    if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 8004cdc:	a901      	add	r1, sp, #4
 8004cde:	a802      	add	r0, sp, #8
    flashErase.NbPages=pages;
 8004ce0:	9505      	str	r5, [sp, #20]
    flashErase.Banks = FLASH_BANK_1;
 8004ce2:	9303      	str	r3, [sp, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8004ce4:	9402      	str	r4, [sp, #8]
    if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 8004ce6:	f7fc ff51 	bl	8001b8c <HAL_FLASHEx_Erase>
 8004cea:	b938      	cbnz	r0, 8004cfc <EE_LL_Format+0x38>
    {
        HAL_FLASH_Lock();
 8004cec:	f7fc fea6 	bl	8001a3c <HAL_FLASH_Lock>
        if(error != 0xFFFFFFFF)
 8004cf0:	9801      	ldr	r0, [sp, #4]
 8004cf2:	1c43      	adds	r3, r0, #1
 8004cf4:	4258      	negs	r0, r3
 8004cf6:	4158      	adcs	r0, r3
        else
            return true;
    }
    HAL_FLASH_Lock();
    return false;
}
 8004cf8:	b007      	add	sp, #28
 8004cfa:	bd30      	pop	{r4, r5, pc}
    HAL_FLASH_Lock();
 8004cfc:	f7fc fe9e 	bl	8001a3c <HAL_FLASH_Lock>
    return false;
 8004d00:	4620      	mov	r0, r4
 8004d02:	e7f9      	b.n	8004cf8 <EE_LL_Format+0x34>

08004d04 <EE_LL_Read>:

bool    EE_LL_Read(uint16_t startpage, uint16_t addr, uint16_t size, uint8_t* Data)
{
    for(uint16_t ii=addr;ii<size+addr;ii++)
    {
        *Data =  (*(__IO uint8_t*)(ii+(ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage))));
 8004d04:	0280      	lsls	r0, r0, #10
{
 8004d06:	b510      	push	{r4, lr}
        *Data =  (*(__IO uint8_t*)(ii+(ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage))));
 8004d08:	f040 6000 	orr.w	r0, r0, #134217728	; 0x8000000
 8004d0c:	1acc      	subs	r4, r1, r3
    for(uint16_t ii=addr;ii<size+addr;ii++)
 8004d0e:	440a      	add	r2, r1
 8004d10:	1919      	adds	r1, r3, r4
 8004d12:	b289      	uxth	r1, r1
 8004d14:	4291      	cmp	r1, r2
 8004d16:	db01      	blt.n	8004d1c <EE_LL_Read+0x18>
        Data++;
    }
    return true;
}
 8004d18:	2001      	movs	r0, #1
 8004d1a:	bd10      	pop	{r4, pc}
        *Data =  (*(__IO uint8_t*)(ii+(ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage))));
 8004d1c:	5c09      	ldrb	r1, [r1, r0]
 8004d1e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d22:	e7f5      	b.n	8004d10 <EE_LL_Read+0xc>

08004d24 <EE_Format>:
//##########################################################################################################
//##########################################################################################################

bool	EE_Format()
{
  return EE_LL_Format(_EEPROM_USE_FLASH_PAGE,1);
 8004d24:	2101      	movs	r1, #1
 8004d26:	207f      	movs	r0, #127	; 0x7f
 8004d28:	f7ff bfcc 	b.w	8004cc4 <EE_LL_Format>

08004d2c <EE_Reads>:
}

//##########################################################################################################
bool EE_Reads(uint16_t VirtualAddress,uint16_t HowMuchToRead,uint32_t* Data)
{
	if((VirtualAddress+HowMuchToRead) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8004d2c:	4401      	add	r1, r0
 8004d2e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004d32:	dd0b      	ble.n	8004d4c <EE_Reads+0x20>
		return false;
 8004d34:	2000      	movs	r0, #0
	{
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
		Data++;
	}
	return true;
}
 8004d36:	4770      	bx	lr
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8004d38:	0083      	lsls	r3, r0, #2
 8004d3a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004d3e:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8004d42:	681b      	ldr	r3, [r3, #0]
	for(uint16_t i=VirtualAddress ; i<HowMuchToRead+VirtualAddress ; i++)
 8004d44:	3001      	adds	r0, #1
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 8004d46:	f842 3b04 	str.w	r3, [r2], #4
	for(uint16_t i=VirtualAddress ; i<HowMuchToRead+VirtualAddress ; i++)
 8004d4a:	b280      	uxth	r0, r0
 8004d4c:	4281      	cmp	r1, r0
 8004d4e:	dcf3      	bgt.n	8004d38 <EE_Reads+0xc>
	return true;
 8004d50:	2001      	movs	r0, #1
 8004d52:	4770      	bx	lr

08004d54 <EE_Writes>:

//##########################################################################################################
bool 	EE_Writes(uint16_t VirtualAddress,uint16_t HowMuchToWrite,uint32_t* Data)
{
	if((VirtualAddress+HowMuchToWrite) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8004d54:	4401      	add	r1, r0
 8004d56:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 8004d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5c:	4616      	mov	r6, r2
	if((VirtualAddress+HowMuchToWrite) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8004d5e:	dd02      	ble.n	8004d66 <EE_Writes+0x12>
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
	{
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)*Data)!=HAL_OK)
		{
			HAL_FLASH_Lock();
			return false;
 8004d60:	2400      	movs	r4, #0
		}
		Data++;
	}
	HAL_FLASH_Lock();
	return true;
}
 8004d62:	4620      	mov	r0, r4
 8004d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(EE_Format()==false)
 8004d66:	f7ff ffdd 	bl	8004d24 <EE_Format>
 8004d6a:	4604      	mov	r4, r0
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d0f7      	beq.n	8004d60 <EE_Writes+0xc>
	HAL_FLASH_Unlock();
 8004d70:	f7fc fe52 	bl	8001a18 <HAL_FLASH_Unlock>
 8004d74:	4d09      	ldr	r5, [pc, #36]	; (8004d9c <EE_Writes+0x48>)
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
 8004d76:	4f0a      	ldr	r7, [pc, #40]	; (8004da0 <EE_Writes+0x4c>)
 8004d78:	3e04      	subs	r6, #4
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)*Data)!=HAL_OK)
 8004d7a:	f856 2f04 	ldr.w	r2, [r6, #4]!
 8004d7e:	2300      	movs	r3, #0
 8004d80:	4629      	mov	r1, r5
 8004d82:	2002      	movs	r0, #2
 8004d84:	f7fc fe8e 	bl	8001aa4 <HAL_FLASH_Program>
 8004d88:	b110      	cbz	r0, 8004d90 <EE_Writes+0x3c>
			HAL_FLASH_Lock();
 8004d8a:	f7fc fe57 	bl	8001a3c <HAL_FLASH_Lock>
 8004d8e:	e7e7      	b.n	8004d60 <EE_Writes+0xc>
 8004d90:	3504      	adds	r5, #4
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
 8004d92:	42bd      	cmp	r5, r7
 8004d94:	d1f1      	bne.n	8004d7a <EE_Writes+0x26>
	HAL_FLASH_Lock();
 8004d96:	f7fc fe51 	bl	8001a3c <HAL_FLASH_Lock>
	return true;
 8004d9a:	e7e2      	b.n	8004d62 <EE_Writes+0xe>
 8004d9c:	0801fc00 	.word	0x0801fc00
 8004da0:	08020000 	.word	0x08020000

08004da4 <init_fx_list>:
const s_fx_param* pfx_list[MAX_FX];
static const s_fx_param param = {PWM_FX,MODE_CONTINOUS,0,"NULL",0,NULL};

//Point all pointers to the same "empty" FX
void init_fx_list(void)
{
 8004da4:	2300      	movs	r3, #0
	uint8_t cnt = 0;
	for(cnt = 0;cnt < MAX_FX;cnt++)
		pfx_list[cnt] = &param;
 8004da6:	4a04      	ldr	r2, [pc, #16]	; (8004db8 <init_fx_list+0x14>)
 8004da8:	4904      	ldr	r1, [pc, #16]	; (8004dbc <init_fx_list+0x18>)
 8004daa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004dae:	3301      	adds	r3, #1
	for(cnt = 0;cnt < MAX_FX;cnt++)
 8004db0:	2b40      	cmp	r3, #64	; 0x40
 8004db2:	d1fa      	bne.n	8004daa <init_fx_list+0x6>
}
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	200009c0 	.word	0x200009c0
 8004dbc:	0800ac64 	.word	0x0800ac64

08004dc0 <register_fx>:

uint8_t register_fx(const s_fx_param* pfx_param, uint8_t fx_num)
{
 8004dc0:	b510      	push	{r4, lr}
 8004dc2:	4a0e      	ldr	r2, [pc, #56]	; (8004dfc <register_fx+0x3c>)
	uint8_t fx_cnt = 1;
	//If FX = 0 we find the first empty slot and install it there
	if (fx_num == 0)
 8004dc4:	b9c1      	cbnz	r1, 8004df8 <register_fx+0x38>
 8004dc6:	2301      	movs	r3, #1
	{
		while ((pfx_list[fx_cnt]->fx_run_pointer != NULL) && (fx_cnt < MAX_FX-1))
 8004dc8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004dcc:	b2dc      	uxtb	r4, r3
 8004dce:	6909      	ldr	r1, [r1, #16]
 8004dd0:	b141      	cbz	r1, 8004de4 <register_fx+0x24>
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	2b40      	cmp	r3, #64	; 0x40
 8004dd6:	d1f7      	bne.n	8004dc8 <register_fx+0x8>
		}

		//No slots available
		if (fx_cnt == MAX_FX-1)
		{
			print("FX Space full");
 8004dd8:	4809      	ldr	r0, [pc, #36]	; (8004e00 <register_fx+0x40>)
 8004dda:	f001 fbbb 	bl	8006554 <print>
			return 0;
 8004dde:	2400      	movs	r4, #0
	}

	pfx_list[fx_num] = pfx_param;
	print("ID:%d\t FX: %s",fx_num,pfx_param->fxname);
	return fx_num;
}
 8004de0:	4620      	mov	r0, r4
 8004de2:	bd10      	pop	{r4, pc}
		if (fx_cnt == MAX_FX-1)
 8004de4:	2c3f      	cmp	r4, #63	; 0x3f
 8004de6:	d0f7      	beq.n	8004dd8 <register_fx+0x18>
	pfx_list[fx_num] = pfx_param;
 8004de8:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
	print("ID:%d\t FX: %s",fx_num,pfx_param->fxname);
 8004dec:	4621      	mov	r1, r4
 8004dee:	1cc2      	adds	r2, r0, #3
 8004df0:	4804      	ldr	r0, [pc, #16]	; (8004e04 <register_fx+0x44>)
 8004df2:	f001 fbaf 	bl	8006554 <print>
	return fx_num;
 8004df6:	e7f3      	b.n	8004de0 <register_fx+0x20>
 8004df8:	460c      	mov	r4, r1
 8004dfa:	e7f5      	b.n	8004de8 <register_fx+0x28>
 8004dfc:	200009c0 	.word	0x200009c0
 8004e00:	0800ac78 	.word	0x0800ac78
 8004e04:	0800ac86 	.word	0x0800ac86

08004e08 <fx_install>:
#include "fx_strip_running_light.h"
#include "fx_strip_rainbow.h"
#include "fx_strip_cylon.h"

void fx_install(void)
{
 8004e08:	b508      	push	{r3, lr}
	//REGISTER FX HERE !!!
    fx_pwm_running_light(0);
 8004e0a:	2000      	movs	r0, #0
 8004e0c:	f002 fd14 	bl	8007838 <fx_pwm_running_light>
    fx_pwm_running_pulse_light(0);
 8004e10:	2000      	movs	r0, #0
 8004e12:	f002 fd17 	bl	8007844 <fx_pwm_running_pulse_light>
    fx_pwm_pulsing_light(0);
 8004e16:	2000      	movs	r0, #0
 8004e18:	f002 fca2 	bl	8007760 <fx_pwm_pulsing_light>
    fx_pwm_pulsing_pulse_light(0);
 8004e1c:	2000      	movs	r0, #0
 8004e1e:	f002 fca5 	bl	800776c <fx_pwm_pulsing_pulse_light>
    fx_strip_running_light(0);
 8004e22:	2000      	movs	r0, #0
 8004e24:	f002 fec8 	bl	8007bb8 <fx_strip_running_light>
    fx_strip_rainbow(0);
 8004e28:	2000      	movs	r0, #0
 8004e2a:	f002 fe2b 	bl	8007a84 <fx_strip_rainbow>
    fx_strip_cylon(0);
}
 8004e2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    fx_strip_cylon(0);
 8004e32:	2000      	movs	r0, #0
 8004e34:	f002 bdae 	b.w	8007994 <fx_strip_cylon>

08004e38 <install_fx>:
extern const s_fx_param* pfx_list[MAX_FX];
extern uint8_t fxcnt;

void install_fx(void)
{
	fx_install();
 8004e38:	f7ff bfe6 	b.w	8004e08 <fx_install>

08004e3c <start_fx>:
}


//Called to start a new effect. Return the effect that was actually enabled
uint8_t start_fx(uint8_t id)
{
 8004e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	//Check if FX is installed (We assume at future calls to the routine that the pointer is valid...
	if ((NULL != pfx_list[id]->fx_run_pointer) || (id == 0))
 8004e40:	4c22      	ldr	r4, [pc, #136]	; (8004ecc <start_fx+0x90>)
{
 8004e42:	4605      	mov	r5, r0
	if ((NULL != pfx_list[id]->fx_run_pointer) || (id == 0))
 8004e44:	f854 3020 	ldr.w	r3, [r4, r0, lsl #2]
 8004e48:	4e21      	ldr	r6, [pc, #132]	; (8004ed0 <start_fx+0x94>)
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	b903      	cbnz	r3, 8004e50 <start_fx+0x14>
 8004e4e:	bb70      	cbnz	r0, 8004eae <start_fx+0x72>
	{
		//Call the last FX once with the END State
		if (current_fx_state != FX_DONE)
 8004e50:	4f20      	ldr	r7, [pc, #128]	; (8004ed4 <start_fx+0x98>)
 8004e52:	783b      	ldrb	r3, [r7, #0]
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d011      	beq.n	8004e7c <start_fx+0x40>
		{
			if (NULL != pfx_list[current_fx]->fx_run_pointer)
 8004e58:	7833      	ldrb	r3, [r6, #0]
 8004e5a:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8004e5e:	690b      	ldr	r3, [r1, #16]
 8004e60:	b11b      	cbz	r3, 8004e6a <start_fx+0x2e>
				pfx_list[current_fx]->fx_run_pointer(FX_END,pfx_list[current_fx]->duration,0);
 8004e62:	2200      	movs	r2, #0
 8004e64:	68c9      	ldr	r1, [r1, #12]
 8004e66:	2002      	movs	r0, #2
 8004e68:	4798      	blx	r3
			print("Completed FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8004e6a:	7831      	ldrb	r1, [r6, #0]
 8004e6c:	481a      	ldr	r0, [pc, #104]	; (8004ed8 <start_fx+0x9c>)
 8004e6e:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 8004e72:	3203      	adds	r2, #3
 8004e74:	f001 fb6e 	bl	8006554 <print>
			current_fx_state = FX_DONE;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	703b      	strb	r3, [r7, #0]
		}
		//ID is valid, setup parameters
		fx_frame_count = 0;
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	4b17      	ldr	r3, [pc, #92]	; (8004edc <start_fx+0xa0>)
		last_fx = current_fx;
 8004e80:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8004ee8 <start_fx+0xac>
		fx_frame_count = 0;
 8004e84:	6019      	str	r1, [r3, #0]
		last_fx = current_fx;
 8004e86:	7833      	ldrb	r3, [r6, #0]
		current_fx = id;
 8004e88:	7035      	strb	r5, [r6, #0]
		last_fx = current_fx;
 8004e8a:	f888 3000 	strb.w	r3, [r8]
		if (id == 0)
 8004e8e:	b17d      	cbz	r5, 8004eb0 <start_fx+0x74>
			return current_fx;

		//Call run routine once with INIT state
		if (FX_OK == pfx_list[current_fx]->fx_run_pointer(FX_INIT,0,pfx_list[current_fx]->duration))
 8004e90:	f854 3025 	ldr.w	r3, [r4, r5, lsl #2]
 8004e94:	4608      	mov	r0, r1
 8004e96:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8004e9a:	47a8      	blx	r5
 8004e9c:	7831      	ldrb	r1, [r6, #0]
 8004e9e:	b950      	cbnz	r0, 8004eb6 <start_fx+0x7a>
		{
			current_fx_state = FX_INIT;
			print("Started FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8004ea0:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
			current_fx_state = FX_INIT;
 8004ea4:	7038      	strb	r0, [r7, #0]
			print("Started FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8004ea6:	3203      	adds	r2, #3
 8004ea8:	480d      	ldr	r0, [pc, #52]	; (8004ee0 <start_fx+0xa4>)
 8004eaa:	f001 fb53 	bl	8006554 <print>
			print("FX ID:%d FX: %s failed to start",current_fx,pfx_list[current_fx]->fxname);
			current_fx = last_fx;
		}
	}
	//return new ID
	return current_fx;
 8004eae:	7835      	ldrb	r5, [r6, #0]
}
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			print("FX ID:%d FX: %s failed to start",current_fx,pfx_list[current_fx]->fxname);
 8004eb6:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 8004eba:	480a      	ldr	r0, [pc, #40]	; (8004ee4 <start_fx+0xa8>)
 8004ebc:	3203      	adds	r2, #3
 8004ebe:	f001 fb49 	bl	8006554 <print>
			current_fx = last_fx;
 8004ec2:	f898 3000 	ldrb.w	r3, [r8]
 8004ec6:	7033      	strb	r3, [r6, #0]
 8004ec8:	e7f1      	b.n	8004eae <start_fx+0x72>
 8004eca:	bf00      	nop
 8004ecc:	200009c0 	.word	0x200009c0
 8004ed0:	20000411 	.word	0x20000411
 8004ed4:	20000412 	.word	0x20000412
 8004ed8:	0800ac94 	.word	0x0800ac94
 8004edc:	20000414 	.word	0x20000414
 8004ee0:	0800acaf 	.word	0x0800acaf
 8004ee4:	0800acc8 	.word	0x0800acc8
 8004ee8:	20000418 	.word	0x20000418

08004eec <fx_done>:


void fx_done(void)
{
 8004eec:	b570      	push	{r4, r5, r6, lr}
	pfx_list[current_fx]->fx_run_pointer(FX_END,pfx_list[current_fx]->duration,0);
 8004eee:	4d10      	ldr	r5, [pc, #64]	; (8004f30 <fx_done+0x44>)
 8004ef0:	4c10      	ldr	r4, [pc, #64]	; (8004f34 <fx_done+0x48>)
 8004ef2:	782b      	ldrb	r3, [r5, #0]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8004efa:	2002      	movs	r0, #2
 8004efc:	68d9      	ldr	r1, [r3, #12]
 8004efe:	691e      	ldr	r6, [r3, #16]
 8004f00:	47b0      	blx	r6
	print("Completed FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8004f02:	7829      	ldrb	r1, [r5, #0]
 8004f04:	480c      	ldr	r0, [pc, #48]	; (8004f38 <fx_done+0x4c>)
 8004f06:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 8004f0a:	3203      	adds	r2, #3
 8004f0c:	f001 fb22 	bl	8006554 <print>
	current_fx_state = FX_DONE;
 8004f10:	2203      	movs	r2, #3
 8004f12:	4b0a      	ldr	r3, [pc, #40]	; (8004f3c <fx_done+0x50>)
 8004f14:	701a      	strb	r2, [r3, #0]
	if (pfx_list[current_fx]->next_fx != 0)
 8004f16:	782b      	ldrb	r3, [r5, #0]
 8004f18:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8004f1c:	7898      	ldrb	r0, [r3, #2]
 8004f1e:	b118      	cbz	r0, 8004f28 <fx_done+0x3c>
	{
		//Go back to last FX
		start_fx(last_fx);
	}
	return;
}
 8004f20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		start_fx(last_fx);
 8004f24:	f7ff bf8a 	b.w	8004e3c <start_fx>
 8004f28:	4b05      	ldr	r3, [pc, #20]	; (8004f40 <fx_done+0x54>)
 8004f2a:	7818      	ldrb	r0, [r3, #0]
 8004f2c:	e7f8      	b.n	8004f20 <fx_done+0x34>
 8004f2e:	bf00      	nop
 8004f30:	20000411 	.word	0x20000411
 8004f34:	200009c0 	.word	0x200009c0
 8004f38:	0800ac94 	.word	0x0800ac94
 8004f3c:	20000412 	.word	0x20000412
 8004f40:	20000418 	.word	0x20000418

08004f44 <run_fx>:

//Called every frame
void run_fx(void)
{
 8004f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//No FX Active...
	if (current_fx == 0)
 8004f46:	4e17      	ldr	r6, [pc, #92]	; (8004fa4 <run_fx+0x60>)
 8004f48:	7833      	ldrb	r3, [r6, #0]
 8004f4a:	b353      	cbz	r3, 8004fa2 <run_fx+0x5e>
		return;

	//Check if FX Has expired
	if (pfx_list[current_fx]->mode == MODE_SINGLE_SHOT)
 8004f4c:	4f16      	ldr	r7, [pc, #88]	; (8004fa8 <run_fx+0x64>)
 8004f4e:	4c17      	ldr	r4, [pc, #92]	; (8004fac <run_fx+0x68>)
 8004f50:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8004f54:	6821      	ldr	r1, [r4, #0]
 8004f56:	7858      	ldrb	r0, [r3, #1]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	2801      	cmp	r0, #1
 8004f5c:	d105      	bne.n	8004f6a <run_fx+0x26>
	{
		if (pfx_list[current_fx]->duration == fx_frame_count)
 8004f5e:	4291      	cmp	r1, r2
 8004f60:	d10f      	bne.n	8004f82 <run_fx+0x3e>
		return;
	}

	current_fx_state = FX_RUN;
	fx_frame_count++;
}
 8004f62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			fx_done();
 8004f66:	f7ff bfc1 	b.w	8004eec <fx_done>
	else if (pfx_list[current_fx]->mode == MODE_LOOP)
 8004f6a:	2802      	cmp	r0, #2
 8004f6c:	d109      	bne.n	8004f82 <run_fx+0x3e>
		if (pfx_list[current_fx]->duration == fx_frame_count)
 8004f6e:	4291      	cmp	r1, r2
 8004f70:	d107      	bne.n	8004f82 <run_fx+0x3e>
			fx_frame_count = 0;
 8004f72:	2500      	movs	r5, #0
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	6025      	str	r5, [r4, #0]
			pfx_list[current_fx]->fx_run_pointer(FX_INIT,pfx_list[current_fx]->duration,0);
 8004f78:	462a      	mov	r2, r5
 8004f7a:	4628      	mov	r0, r5
 8004f7c:	4798      	blx	r3
			current_fx_state = FX_INIT;
 8004f7e:	4b0c      	ldr	r3, [pc, #48]	; (8004fb0 <run_fx+0x6c>)
 8004f80:	701d      	strb	r5, [r3, #0]
	if (FX_COMPLETED == pfx_list[current_fx]->fx_run_pointer(FX_RUN,fx_frame_count,pfx_list[current_fx]->duration))
 8004f82:	7833      	ldrb	r3, [r6, #0]
 8004f84:	6821      	ldr	r1, [r4, #0]
 8004f86:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8004f8a:	2001      	movs	r0, #1
 8004f8c:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8004f90:	47a8      	blx	r5
 8004f92:	2801      	cmp	r0, #1
 8004f94:	d0e5      	beq.n	8004f62 <run_fx+0x1e>
	current_fx_state = FX_RUN;
 8004f96:	2201      	movs	r2, #1
 8004f98:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <run_fx+0x6c>)
 8004f9a:	701a      	strb	r2, [r3, #0]
	fx_frame_count++;
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	6023      	str	r3, [r4, #0]
}
 8004fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fa4:	20000411 	.word	0x20000411
 8004fa8:	200009c0 	.word	0x200009c0
 8004fac:	20000414 	.word	0x20000414
 8004fb0:	20000412 	.word	0x20000412
 8004fb4:	00000000 	.word	0x00000000

08004fb8 <calc_gamma_val>:

#define GAMMA_TABLE_PAGE 126


uint8_t calc_gamma_val(int16_t gamma, uint8_t val)
{
 8004fb8:	b570      	push	{r4, r5, r6, lr}
 8004fba:	460e      	mov	r6, r1
	float gf = ((float)gamma/100.0);
 8004fbc:	f7fb fe6e 	bl	8000c9c <__aeabi_i2f>
 8004fc0:	491f      	ldr	r1, [pc, #124]	; (8005040 <calc_gamma_val+0x88>)
 8004fc2:	f7fb ff73 	bl	8000eac <__aeabi_fdiv>
	float res;

	res = 255.0 * pow(((float)val/255.0),(1.0/gf));
 8004fc6:	f7fb fa2f 	bl	8000428 <__aeabi_f2d>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	2000      	movs	r0, #0
 8004fd0:	491c      	ldr	r1, [pc, #112]	; (8005044 <calc_gamma_val+0x8c>)
 8004fd2:	f7fb fbab 	bl	800072c <__aeabi_ddiv>
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	460d      	mov	r5, r1
 8004fda:	4630      	mov	r0, r6
 8004fdc:	f7fb fe5a 	bl	8000c94 <__aeabi_ui2f>
 8004fe0:	f7fb fa22 	bl	8000428 <__aeabi_f2d>
 8004fe4:	a314      	add	r3, pc, #80	; (adr r3, 8005038 <calc_gamma_val+0x80>)
 8004fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fea:	f7fb fb9f 	bl	800072c <__aeabi_ddiv>
 8004fee:	4622      	mov	r2, r4
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	f003 fe37 	bl	8008c64 <pow>
 8004ff6:	a310      	add	r3, pc, #64	; (adr r3, 8005038 <calc_gamma_val+0x80>)
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	f7fb fa6c 	bl	80004d8 <__aeabi_dmul>
 8005000:	f7fb fd42 	bl	8000a88 <__aeabi_d2f>
	res = round(res);
 8005004:	f7fb fa10 	bl	8000428 <__aeabi_f2d>
 8005008:	f003 fdac 	bl	8008b64 <round>
 800500c:	f7fb fd3c 	bl	8000a88 <__aeabi_d2f>
	if (res > 255.0)
 8005010:	490d      	ldr	r1, [pc, #52]	; (8005048 <calc_gamma_val+0x90>)
	res = round(res);
 8005012:	4604      	mov	r4, r0
	if (res > 255.0)
 8005014:	f7fc f852 	bl	80010bc <__aeabi_fcmpgt>
 8005018:	b950      	cbnz	r0, 8005030 <calc_gamma_val+0x78>
		res = 255.0;
	else if (res<0)
 800501a:	2100      	movs	r1, #0
 800501c:	4620      	mov	r0, r4
 800501e:	f7fc f82f 	bl	8001080 <__aeabi_fcmplt>
 8005022:	b100      	cbz	r0, 8005026 <calc_gamma_val+0x6e>
		res = 0;
 8005024:	2400      	movs	r4, #0
	return (uint8_t)res;
 8005026:	4620      	mov	r0, r4
 8005028:	f7fc f878 	bl	800111c <__aeabi_f2uiz>
}
 800502c:	b2c0      	uxtb	r0, r0
 800502e:	bd70      	pop	{r4, r5, r6, pc}
		res = 255.0;
 8005030:	4c05      	ldr	r4, [pc, #20]	; (8005048 <calc_gamma_val+0x90>)
 8005032:	e7f8      	b.n	8005026 <calc_gamma_val+0x6e>
 8005034:	f3af 8000 	nop.w
 8005038:	00000000 	.word	0x00000000
 800503c:	406fe000 	.word	0x406fe000
 8005040:	42c80000 	.word	0x42c80000
 8005044:	3ff00000 	.word	0x3ff00000
 8005048:	437f0000 	.word	0x437f0000

0800504c <recalcGamma>:

bool recalcGamma(void)
{
 800504c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	//All 4 tables are recreated every time a gamma value changes
	//The tables are stored in Flash at page 126

    //First format page
    if(EE_LL_Format(GAMMA_TABLE_PAGE,1)==false)
 8005050:	2101      	movs	r1, #1
 8005052:	207e      	movs	r0, #126	; 0x7e
 8005054:	f7ff fe36 	bl	8004cc4 <EE_LL_Format>
 8005058:	4681      	mov	r9, r0
 800505a:	2800      	cmp	r0, #0
 800505c:	d05e      	beq.n	800511c <recalcGamma+0xd0>
        return false;

    //Store data
    HAL_FLASH_Unlock();
 800505e:	f7fc fcdb 	bl	8001a18 <HAL_FLASH_Unlock>
 8005062:	2700      	movs	r7, #0
 8005064:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8005148 <recalcGamma+0xfc>

    //Loop through channels
    for (ii=0;ii<4;ii++)
    {
    	//Loop through tables
    	switch(ii)
 8005068:	b2fb      	uxtb	r3, r7
 800506a:	2b02      	cmp	r3, #2
 800506c:	d05a      	beq.n	8005124 <recalcGamma+0xd8>
 800506e:	2b03      	cmp	r3, #3
 8005070:	d05b      	beq.n	800512a <recalcGamma+0xde>
 8005072:	2b01      	cmp	r3, #1
    	{
    	case 0:
    		gamma = settings.gamma_red;
 8005074:	bf14      	ite	ne
 8005076:	f9b8 503e 	ldrshne.w	r5, [r8, #62]	; 0x3e
    		break;
    	case 1:
    		gamma = settings.gamma_green;
 800507a:	f9b8 5044 	ldrsheq.w	r5, [r8, #68]	; 0x44
    	case 3:
    		gamma = settings.gamma_strip;
    		break;
    	}

    	index = 0;
 800507e:	f04f 0a00 	mov.w	sl, #0
 8005082:	f507 2400 	add.w	r4, r7, #524288	; 0x80000
 8005086:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 800508a:	0224      	lsls	r4, r4, #8

    	for (jj = 0; jj<64;jj++)  //We'll need to loop through with words....
    	{
    	    pdata = ((uint64_t)calc_gamma_val(gamma, index)   << 24)
 800508c:	fa5f f68a 	uxtb.w	r6, sl
 8005090:	4631      	mov	r1, r6
 8005092:	4628      	mov	r0, r5
 8005094:	f7ff ff90 	bl	8004fb8 <calc_gamma_val>
    	          + ((uint64_t)calc_gamma_val(gamma, index+1) << 16)
 8005098:	1c71      	adds	r1, r6, #1
    	    pdata = ((uint64_t)calc_gamma_val(gamma, index)   << 24)
 800509a:	4683      	mov	fp, r0
    	          + ((uint64_t)calc_gamma_val(gamma, index+1) << 16)
 800509c:	b2c9      	uxtb	r1, r1
 800509e:	4628      	mov	r0, r5
 80050a0:	f7ff ff8a 	bl	8004fb8 <calc_gamma_val>
    	    pdata = ((uint64_t)calc_gamma_val(gamma, index)   << 24)
 80050a4:	fa5f fb8b 	uxtb.w	fp, fp
 80050a8:	ea4f 231b 	mov.w	r3, fp, lsr #8
 80050ac:	ea4f 620b 	mov.w	r2, fp, lsl #24
    	          + ((uint64_t)calc_gamma_val(gamma, index+1) << 16)
 80050b0:	fa5f fb80 	uxtb.w	fp, r0
 80050b4:	ea4f 400b 	mov.w	r0, fp, lsl #16
 80050b8:	ea4f 411b 	mov.w	r1, fp, lsr #16
 80050bc:	eb12 0b00 	adds.w	fp, r2, r0
 80050c0:	eb43 0c01 	adc.w	ip, r3, r1
				  + ((uint64_t)calc_gamma_val(gamma, index+2) << 8)
 80050c4:	1cb1      	adds	r1, r6, #2
 80050c6:	b2c9      	uxtb	r1, r1
 80050c8:	4628      	mov	r0, r5
    	          + ((uint64_t)calc_gamma_val(gamma, index+1) << 16)
 80050ca:	e9cd bc00 	strd	fp, ip, [sp]
				  + ((uint64_t)calc_gamma_val(gamma, index+2) << 8)
 80050ce:	f7ff ff73 	bl	8004fb8 <calc_gamma_val>
				  + ((uint64_t)calc_gamma_val(gamma, index+3));
 80050d2:	1cf1      	adds	r1, r6, #3
				  + ((uint64_t)calc_gamma_val(gamma, index+2) << 8)
 80050d4:	4683      	mov	fp, r0
				  + ((uint64_t)calc_gamma_val(gamma, index+3));
 80050d6:	b2c9      	uxtb	r1, r1
 80050d8:	4628      	mov	r0, r5
 80050da:	f7ff ff6d 	bl	8004fb8 <calc_gamma_val>
 80050de:	2100      	movs	r1, #0
				  + ((uint64_t)calc_gamma_val(gamma, index+2) << 8)
 80050e0:	fa5f f28b 	uxtb.w	r2, fp
				  + ((uint64_t)calc_gamma_val(gamma, index+3));
 80050e4:	b2c0      	uxtb	r0, r0
				  + ((uint64_t)calc_gamma_val(gamma, index+2) << 8)
 80050e6:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 80050ea:	ea4f 2b02 	mov.w	fp, r2, lsl #8
    	    pdata = ((uint64_t)calc_gamma_val(gamma, index)   << 24)
 80050ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050f2:	1812      	adds	r2, r2, r0
 80050f4:	414b      	adcs	r3, r1
 80050f6:	f10a 0a04 	add.w	sl, sl, #4
    	    index = index + 4;
    	    waddr = (jj*4)+(ii*256)+(ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*GAMMA_TABLE_PAGE));
    	    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,waddr,pdata)!=HAL_OK)
 80050fa:	eb12 020b 	adds.w	r2, r2, fp
 80050fe:	fa1f f68a 	uxth.w	r6, sl
 8005102:	eb43 030c 	adc.w	r3, r3, ip
 8005106:	4621      	mov	r1, r4
 8005108:	2002      	movs	r0, #2
 800510a:	fa0f fa86 	sxth.w	sl, r6
 800510e:	f7fc fcc9 	bl	8001aa4 <HAL_FLASH_Program>
 8005112:	b168      	cbz	r0, 8005130 <recalcGamma+0xe4>
    	    {
    	      HAL_FLASH_Lock();
 8005114:	f7fc fc92 	bl	8001a3c <HAL_FLASH_Lock>
    	      return false;
 8005118:	f04f 0900 	mov.w	r9, #0
    	    }
    	}
    }
    HAL_FLASH_Lock();
    return true;
}
 800511c:	4648      	mov	r0, r9
 800511e:	b003      	add	sp, #12
 8005120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    		gamma = settings.gamma_blue;
 8005124:	f9b8 504a 	ldrsh.w	r5, [r8, #74]	; 0x4a
    		break;
 8005128:	e7a9      	b.n	800507e <recalcGamma+0x32>
    		gamma = settings.gamma_strip;
 800512a:	f9b8 504c 	ldrsh.w	r5, [r8, #76]	; 0x4c
    		break;
 800512e:	e7a6      	b.n	800507e <recalcGamma+0x32>
    	for (jj = 0; jj<64;jj++)  //We'll need to loop through with words....
 8005130:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8005134:	f104 0404 	add.w	r4, r4, #4
 8005138:	d1a8      	bne.n	800508c <recalcGamma+0x40>
 800513a:	3701      	adds	r7, #1
    for (ii=0;ii<4;ii++)
 800513c:	2f04      	cmp	r7, #4
 800513e:	d193      	bne.n	8005068 <recalcGamma+0x1c>
    HAL_FLASH_Lock();
 8005140:	f7fc fc7c 	bl	8001a3c <HAL_FLASH_Lock>
    return true;
 8005144:	e7ea      	b.n	800511c <recalcGamma+0xd0>
 8005146:	bf00      	nop
 8005148:	20000ac0 	.word	0x20000ac0

0800514c <getGamma>:

uint8_t getGamma(t_gammactrl ch,uint8_t val)
{
 800514c:	b507      	push	{r0, r1, r2, lr}
	uint8_t data;
	uint16_t addr = ((uint8_t)ch * 256) + val;
 800514e:	eb01 2100 	add.w	r1, r1, r0, lsl #8
	EE_LL_Read(GAMMA_TABLE_PAGE, addr, 1, &data);
 8005152:	f10d 0307 	add.w	r3, sp, #7
 8005156:	2201      	movs	r2, #1
 8005158:	b289      	uxth	r1, r1
 800515a:	207e      	movs	r0, #126	; 0x7e
 800515c:	f7ff fdd2 	bl	8004d04 <EE_LL_Read>
	return data;
}
 8005160:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005164:	b003      	add	sp, #12
 8005166:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800516c <get_mode_from_pins>:
#include <stm32f103xb.h>
#include <stm32f1xx.h>
#include <stm32f1xx_hal_gpio.h>

uint8_t get_mode_from_pins(void)
{
 800516c:	b510      	push	{r4, lr}
	uint8_t mode = 0;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_0_GPIO_Port, MODE_0_Pin))
 800516e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005172:	4808      	ldr	r0, [pc, #32]	; (8005194 <get_mode_from_pins+0x28>)
 8005174:	f7fc fe36 	bl	8001de4 <HAL_GPIO_ReadPin>
	uint8_t mode = 0;
 8005178:	fab0 f480 	clz	r4, r0
		mode = mode | 0x01;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_1_GPIO_Port, MODE_1_Pin))
 800517c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005180:	4804      	ldr	r0, [pc, #16]	; (8005194 <get_mode_from_pins+0x28>)
	uint8_t mode = 0;
 8005182:	0964      	lsrs	r4, r4, #5
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_1_GPIO_Port, MODE_1_Pin))
 8005184:	f7fc fe2e 	bl	8001de4 <HAL_GPIO_ReadPin>
 8005188:	b908      	cbnz	r0, 800518e <get_mode_from_pins+0x22>
		mode = mode | 0x02;
 800518a:	f044 0402 	orr.w	r4, r4, #2
	return mode;
}
 800518e:	4620      	mov	r0, r4
 8005190:	bd10      	pop	{r4, pc}
 8005192:	bf00      	nop
 8005194:	40011000 	.word	0x40011000

08005198 <get_addr_from_pins>:

uint8_t get_addr_from_pins(void)
{
 8005198:	b510      	push	{r4, lr}
	uint8_t addr = 0;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_0_GPIO_Port, ADDR_0_Pin))
 800519a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800519e:	481f      	ldr	r0, [pc, #124]	; (800521c <get_addr_from_pins+0x84>)
 80051a0:	f7fc fe20 	bl	8001de4 <HAL_GPIO_ReadPin>
	uint8_t addr = 0;
 80051a4:	fab0 f480 	clz	r4, r0
		addr = addr | 0x01;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_1_GPIO_Port, ADDR_1_Pin))
 80051a8:	2108      	movs	r1, #8
 80051aa:	481d      	ldr	r0, [pc, #116]	; (8005220 <get_addr_from_pins+0x88>)
	uint8_t addr = 0;
 80051ac:	0964      	lsrs	r4, r4, #5
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_1_GPIO_Port, ADDR_1_Pin))
 80051ae:	f7fc fe19 	bl	8001de4 <HAL_GPIO_ReadPin>
 80051b2:	b908      	cbnz	r0, 80051b8 <get_addr_from_pins+0x20>
		addr = addr | 0x02;
 80051b4:	f044 0402 	orr.w	r4, r4, #2
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_2_GPIO_Port, ADDR_2_Pin))
 80051b8:	2110      	movs	r1, #16
 80051ba:	4819      	ldr	r0, [pc, #100]	; (8005220 <get_addr_from_pins+0x88>)
 80051bc:	f7fc fe12 	bl	8001de4 <HAL_GPIO_ReadPin>
 80051c0:	b908      	cbnz	r0, 80051c6 <get_addr_from_pins+0x2e>
		addr = addr | 0x04;
 80051c2:	f044 0404 	orr.w	r4, r4, #4
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_3_GPIO_Port, ADDR_3_Pin))
 80051c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051ca:	4815      	ldr	r0, [pc, #84]	; (8005220 <get_addr_from_pins+0x88>)
 80051cc:	f7fc fe0a 	bl	8001de4 <HAL_GPIO_ReadPin>
 80051d0:	b908      	cbnz	r0, 80051d6 <get_addr_from_pins+0x3e>
		addr = addr | 0x08;
 80051d2:	f044 0408 	orr.w	r4, r4, #8
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_4_GPIO_Port, ADDR_4_Pin))
 80051d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80051da:	4811      	ldr	r0, [pc, #68]	; (8005220 <get_addr_from_pins+0x88>)
 80051dc:	f7fc fe02 	bl	8001de4 <HAL_GPIO_ReadPin>
 80051e0:	b908      	cbnz	r0, 80051e6 <get_addr_from_pins+0x4e>
		addr = addr | 0x10;
 80051e2:	f044 0410 	orr.w	r4, r4, #16
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_5_GPIO_Port, ADDR_5_Pin))
 80051e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051ea:	480d      	ldr	r0, [pc, #52]	; (8005220 <get_addr_from_pins+0x88>)
 80051ec:	f7fc fdfa 	bl	8001de4 <HAL_GPIO_ReadPin>
 80051f0:	b908      	cbnz	r0, 80051f6 <get_addr_from_pins+0x5e>
		addr = addr | 0x20;
 80051f2:	f044 0420 	orr.w	r4, r4, #32
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_6_GPIO_Port, ADDR_6_Pin))
 80051f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80051fa:	4809      	ldr	r0, [pc, #36]	; (8005220 <get_addr_from_pins+0x88>)
 80051fc:	f7fc fdf2 	bl	8001de4 <HAL_GPIO_ReadPin>
 8005200:	b908      	cbnz	r0, 8005206 <get_addr_from_pins+0x6e>
		addr = addr | 0x40;
 8005202:	f044 0440 	orr.w	r4, r4, #64	; 0x40
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_7_GPIO_Port, ADDR_7_Pin))
 8005206:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800520a:	4805      	ldr	r0, [pc, #20]	; (8005220 <get_addr_from_pins+0x88>)
 800520c:	f7fc fdea 	bl	8001de4 <HAL_GPIO_ReadPin>
 8005210:	b908      	cbnz	r0, 8005216 <get_addr_from_pins+0x7e>
		addr = addr | 0x80;
 8005212:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	return addr;
}
 8005216:	4620      	mov	r0, r4
 8005218:	bd10      	pop	{r4, pc}
 800521a:	bf00      	nop
 800521c:	40010800 	.word	0x40010800
 8005220:	40010c00 	.word	0x40010c00

08005224 <check_button>:

uint8_t check_button(void)
{
 8005224:	b508      	push	{r3, lr}
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin))
 8005226:	2120      	movs	r1, #32
 8005228:	4803      	ldr	r0, [pc, #12]	; (8005238 <check_button+0x14>)
 800522a:	f7fc fddb 	bl	8001de4 <HAL_GPIO_ReadPin>
		return 1;

	return 0;
}
 800522e:	fab0 f080 	clz	r0, r0
 8005232:	0940      	lsrs	r0, r0, #5
 8005234:	bd08      	pop	{r3, pc}
 8005236:	bf00      	nop
 8005238:	40010800 	.word	0x40010800

0800523c <scale_value>:
//Scales the value to the output range and applies correction


//output = gammatable[((input - offset) * gain)]
uint16_t scale_value( uint8_t val,int16_t offset, int16_t gain, t_gammactrl gamma_ch)
{
 800523c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t res = 0;
	uint8_t gamma = 0;
	//1) Scale input between 0 and max
	res = ((uint32_t)val * (uint32_t) MAX_PWM)/(uint32_t)255;
 8005240:	f240 4534 	movw	r5, #1076	; 0x434
 8005244:	26ff      	movs	r6, #255	; 0xff
{
 8005246:	4607      	mov	r7, r0
	res = ((uint32_t)val * (uint32_t) MAX_PWM)/(uint32_t)255;
 8005248:	4368      	muls	r0, r5
 800524a:	fbb0 f4f6 	udiv	r4, r0, r6
{
 800524e:	4698      	mov	r8, r3
	res = (res * (uint32_t)brightness_scale) / (uint32_t) MAX_PWM;
 8005250:	4b12      	ldr	r3, [pc, #72]	; (800529c <scale_value+0x60>)
{
 8005252:	4691      	mov	r9, r2
	res = (res * (uint32_t)brightness_scale) / (uint32_t) MAX_PWM;
 8005254:	8818      	ldrh	r0, [r3, #0]
 8005256:	4360      	muls	r0, r4
 8005258:	fbb0 f0f5 	udiv	r0, r0, r5

	//Subtract offset
	res = res - offset;

	//Apply Gain
	res = (int16_t) ((float)res * ((float)gain)/100);
 800525c:	1a40      	subs	r0, r0, r1
 800525e:	f7fb fd1d 	bl	8000c9c <__aeabi_i2f>
 8005262:	4604      	mov	r4, r0
 8005264:	4648      	mov	r0, r9
 8005266:	f7fb fd19 	bl	8000c9c <__aeabi_i2f>
 800526a:	4601      	mov	r1, r0
 800526c:	4620      	mov	r0, r4
 800526e:	f7fb fd69 	bl	8000d44 <__aeabi_fmul>
 8005272:	490b      	ldr	r1, [pc, #44]	; (80052a0 <scale_value+0x64>)
 8005274:	f7fb fe1a 	bl	8000eac <__aeabi_fdiv>
 8005278:	f7fb ff2a 	bl	80010d0 <__aeabi_f2iz>

	//Gamma Curve
	//-----------

	//Get Gamma Value from Input
	gamma = getGamma(gamma_ch,val);
 800527c:	4639      	mov	r1, r7
	res = (int16_t) ((float)res * ((float)gain)/100);
 800527e:	b204      	sxth	r4, r0
	gamma = getGamma(gamma_ch,val);
 8005280:	4640      	mov	r0, r8
 8005282:	f7ff ff63 	bl	800514c <getGamma>

	//Apply as multiplier to output
	res = ((int16_t)gamma * res)/255;
 8005286:	4360      	muls	r0, r4
 8005288:	fb90 f0f6 	sdiv	r0, r0, r6
 800528c:	42a8      	cmp	r0, r5
 800528e:	bfa8      	it	ge
 8005290:	4628      	movge	r0, r5
	//Limit output to valid range
	if (res<0)
		res = 0;
	if (res > MAX_PWM)
		res = MAX_PWM;
	return res;
 8005292:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
}
 8005296:	b280      	uxth	r0, r0
 8005298:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800529c:	2000041a 	.word	0x2000041a
 80052a0:	42c80000 	.word	0x42c80000

080052a4 <update_pwm_lights>:

//Check what has changed and update Lights
//We only update parameters that have changed otherwise we might have waveform-artifacts...
void update_pwm_lights(uint8_t force)
{
 80052a4:	b570      	push	{r4, r5, r6, lr}

	//Check if global brightness has changed and scale value
	if ((reg_shadow[MAX_BRIGHTNESS])!= get_reg(MAX_BRIGHTNESS) || force)
 80052a6:	4c9d      	ldr	r4, [pc, #628]	; (800551c <update_pwm_lights+0x278>)
{
 80052a8:	4605      	mov	r5, r0
	if ((reg_shadow[MAX_BRIGHTNESS])!= get_reg(MAX_BRIGHTNESS) || force)
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	2000      	movs	r0, #0
 80052ae:	781e      	ldrb	r6, [r3, #0]
 80052b0:	f7ff fc08 	bl	8004ac4 <get_reg>
 80052b4:	4286      	cmp	r6, r0
 80052b6:	d100      	bne.n	80052ba <update_pwm_lights+0x16>
 80052b8:	b185      	cbz	r5, 80052dc <update_pwm_lights+0x38>
	{
		brightness_scale = ((uint32_t)get_reg(MAX_BRIGHTNESS) * (uint32_t) MAX_PWM)/(uint32_t)255;
 80052ba:	2000      	movs	r0, #0
 80052bc:	f7ff fc02 	bl	8004ac4 <get_reg>
 80052c0:	f240 4334 	movw	r3, #1076	; 0x434
 80052c4:	4358      	muls	r0, r3
 80052c6:	23ff      	movs	r3, #255	; 0xff
 80052c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80052cc:	4b94      	ldr	r3, [pc, #592]	; (8005520 <update_pwm_lights+0x27c>)
		//After a brightness update we need to update all the over PWM outputs
		force = 1;
		reg_shadow[MAX_BRIGHTNESS] = get_reg(MAX_BRIGHTNESS);
 80052ce:	6825      	ldr	r5, [r4, #0]
		brightness_scale = ((uint32_t)get_reg(MAX_BRIGHTNESS) * (uint32_t) MAX_PWM)/(uint32_t)255;
 80052d0:	8018      	strh	r0, [r3, #0]
		reg_shadow[MAX_BRIGHTNESS] = get_reg(MAX_BRIGHTNESS);
 80052d2:	2000      	movs	r0, #0
 80052d4:	f7ff fbf6 	bl	8004ac4 <get_reg>
 80052d8:	7028      	strb	r0, [r5, #0]
		force = 1;
 80052da:	2501      	movs	r5, #1
	}

	//Update PWM Values if needed
	if ((reg_shadow[CH1_RED])!= get_reg(CH1_RED) || force)
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	2001      	movs	r0, #1
 80052e0:	785e      	ldrb	r6, [r3, #1]
 80052e2:	f7ff fbef 	bl	8004ac4 <get_reg>
 80052e6:	4286      	cmp	r6, r0
 80052e8:	d100      	bne.n	80052ec <update_pwm_lights+0x48>
 80052ea:	b1a5      	cbz	r5, 8005316 <update_pwm_lights+0x72>
	{
		configPWM(PWM_CH1,CH_RED,scale_value(get_reg(CH1_RED),settings.offset_red,settings.gain_red,GAMMA_RED));
 80052ec:	2001      	movs	r0, #1
 80052ee:	f7ff fbe9 	bl	8004ac4 <get_reg>
 80052f2:	498c      	ldr	r1, [pc, #560]	; (8005524 <update_pwm_lights+0x280>)
 80052f4:	2300      	movs	r3, #0
 80052f6:	f9b1 203c 	ldrsh.w	r2, [r1, #60]	; 0x3c
 80052fa:	f9b1 103a 	ldrsh.w	r1, [r1, #58]	; 0x3a
 80052fe:	f7ff ff9d 	bl	800523c <scale_value>
 8005302:	2100      	movs	r1, #0
 8005304:	4602      	mov	r2, r0
 8005306:	4608      	mov	r0, r1
 8005308:	f000 fd0c 	bl	8005d24 <configPWM>
		reg_shadow[CH1_RED] = get_reg(CH1_RED);
 800530c:	2001      	movs	r0, #1
 800530e:	6826      	ldr	r6, [r4, #0]
 8005310:	f7ff fbd8 	bl	8004ac4 <get_reg>
 8005314:	7070      	strb	r0, [r6, #1]
	}

	if ((reg_shadow[CH1_GREEN])!= get_reg(CH1_GREEN) || force)
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	2002      	movs	r0, #2
 800531a:	789e      	ldrb	r6, [r3, #2]
 800531c:	f7ff fbd2 	bl	8004ac4 <get_reg>
 8005320:	4286      	cmp	r6, r0
 8005322:	d100      	bne.n	8005326 <update_pwm_lights+0x82>
 8005324:	b1a5      	cbz	r5, 8005350 <update_pwm_lights+0xac>
	{
		configPWM(PWM_CH1,CH_GREEN,scale_value(get_reg(CH1_GREEN),settings.offset_green,settings.gain_green,GAMMA_GREEN));
 8005326:	2002      	movs	r0, #2
 8005328:	f7ff fbcc 	bl	8004ac4 <get_reg>
 800532c:	497d      	ldr	r1, [pc, #500]	; (8005524 <update_pwm_lights+0x280>)
 800532e:	2301      	movs	r3, #1
 8005330:	f9b1 2042 	ldrsh.w	r2, [r1, #66]	; 0x42
 8005334:	f9b1 1040 	ldrsh.w	r1, [r1, #64]	; 0x40
 8005338:	f7ff ff80 	bl	800523c <scale_value>
 800533c:	2101      	movs	r1, #1
 800533e:	4602      	mov	r2, r0
 8005340:	2000      	movs	r0, #0
 8005342:	f000 fcef 	bl	8005d24 <configPWM>
		reg_shadow[CH1_GREEN] = get_reg(CH1_GREEN);
 8005346:	2002      	movs	r0, #2
 8005348:	6826      	ldr	r6, [r4, #0]
 800534a:	f7ff fbbb 	bl	8004ac4 <get_reg>
 800534e:	70b0      	strb	r0, [r6, #2]
	}

	if ((reg_shadow[CH1_BLUE])!= get_reg(CH1_BLUE) || force)
 8005350:	6823      	ldr	r3, [r4, #0]
 8005352:	2003      	movs	r0, #3
 8005354:	78de      	ldrb	r6, [r3, #3]
 8005356:	f7ff fbb5 	bl	8004ac4 <get_reg>
 800535a:	4286      	cmp	r6, r0
 800535c:	d100      	bne.n	8005360 <update_pwm_lights+0xbc>
 800535e:	b1a5      	cbz	r5, 800538a <update_pwm_lights+0xe6>
	{
		configPWM(PWM_CH1,CH_BLUE,scale_value(get_reg(CH1_BLUE),settings.offset_blue,settings.gain_blue,GAMMA_BLUE));
 8005360:	2003      	movs	r0, #3
 8005362:	f7ff fbaf 	bl	8004ac4 <get_reg>
 8005366:	496f      	ldr	r1, [pc, #444]	; (8005524 <update_pwm_lights+0x280>)
 8005368:	2302      	movs	r3, #2
 800536a:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 800536e:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 8005372:	f7ff ff63 	bl	800523c <scale_value>
 8005376:	2102      	movs	r1, #2
 8005378:	4602      	mov	r2, r0
 800537a:	2000      	movs	r0, #0
 800537c:	f000 fcd2 	bl	8005d24 <configPWM>
		reg_shadow[CH1_BLUE] = get_reg(CH1_BLUE);
 8005380:	2003      	movs	r0, #3
 8005382:	6826      	ldr	r6, [r4, #0]
 8005384:	f7ff fb9e 	bl	8004ac4 <get_reg>
 8005388:	70f0      	strb	r0, [r6, #3]
	}

	if ((reg_shadow[CH2_RED])!= get_reg(CH2_RED) || force)
 800538a:	6823      	ldr	r3, [r4, #0]
 800538c:	2004      	movs	r0, #4
 800538e:	791e      	ldrb	r6, [r3, #4]
 8005390:	f7ff fb98 	bl	8004ac4 <get_reg>
 8005394:	4286      	cmp	r6, r0
 8005396:	d100      	bne.n	800539a <update_pwm_lights+0xf6>
 8005398:	b1a5      	cbz	r5, 80053c4 <update_pwm_lights+0x120>
	{
		configPWM(PWM_CH2,CH_RED,scale_value(get_reg(CH2_RED),settings.offset_red,settings.gain_red,GAMMA_RED));
 800539a:	2004      	movs	r0, #4
 800539c:	f7ff fb92 	bl	8004ac4 <get_reg>
 80053a0:	4960      	ldr	r1, [pc, #384]	; (8005524 <update_pwm_lights+0x280>)
 80053a2:	2300      	movs	r3, #0
 80053a4:	f9b1 203c 	ldrsh.w	r2, [r1, #60]	; 0x3c
 80053a8:	f9b1 103a 	ldrsh.w	r1, [r1, #58]	; 0x3a
 80053ac:	f7ff ff46 	bl	800523c <scale_value>
 80053b0:	2100      	movs	r1, #0
 80053b2:	4602      	mov	r2, r0
 80053b4:	2001      	movs	r0, #1
 80053b6:	f000 fcb5 	bl	8005d24 <configPWM>
		reg_shadow[CH2_RED] = get_reg(CH2_RED);
 80053ba:	2004      	movs	r0, #4
 80053bc:	6826      	ldr	r6, [r4, #0]
 80053be:	f7ff fb81 	bl	8004ac4 <get_reg>
 80053c2:	7130      	strb	r0, [r6, #4]
	}

	if ((reg_shadow[CH2_GREEN])!= get_reg(CH2_GREEN) || force)
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	2005      	movs	r0, #5
 80053c8:	795e      	ldrb	r6, [r3, #5]
 80053ca:	f7ff fb7b 	bl	8004ac4 <get_reg>
 80053ce:	4286      	cmp	r6, r0
 80053d0:	d100      	bne.n	80053d4 <update_pwm_lights+0x130>
 80053d2:	b1a5      	cbz	r5, 80053fe <update_pwm_lights+0x15a>
	{
		configPWM(PWM_CH2,CH_GREEN,scale_value(get_reg(CH2_GREEN),settings.offset_green,settings.gain_green,GAMMA_GREEN));
 80053d4:	2005      	movs	r0, #5
 80053d6:	f7ff fb75 	bl	8004ac4 <get_reg>
 80053da:	4952      	ldr	r1, [pc, #328]	; (8005524 <update_pwm_lights+0x280>)
 80053dc:	2301      	movs	r3, #1
 80053de:	f9b1 2042 	ldrsh.w	r2, [r1, #66]	; 0x42
 80053e2:	f9b1 1040 	ldrsh.w	r1, [r1, #64]	; 0x40
 80053e6:	f7ff ff29 	bl	800523c <scale_value>
 80053ea:	2101      	movs	r1, #1
 80053ec:	4602      	mov	r2, r0
 80053ee:	4608      	mov	r0, r1
 80053f0:	f000 fc98 	bl	8005d24 <configPWM>
		reg_shadow[CH2_GREEN] = get_reg(CH2_GREEN);
 80053f4:	2005      	movs	r0, #5
 80053f6:	6826      	ldr	r6, [r4, #0]
 80053f8:	f7ff fb64 	bl	8004ac4 <get_reg>
 80053fc:	7170      	strb	r0, [r6, #5]
	}

	if ((reg_shadow[CH2_BLUE])!= get_reg(CH2_BLUE) || force)
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	2006      	movs	r0, #6
 8005402:	799e      	ldrb	r6, [r3, #6]
 8005404:	f7ff fb5e 	bl	8004ac4 <get_reg>
 8005408:	4286      	cmp	r6, r0
 800540a:	d100      	bne.n	800540e <update_pwm_lights+0x16a>
 800540c:	b1a5      	cbz	r5, 8005438 <update_pwm_lights+0x194>
	{
		configPWM(PWM_CH2,CH_BLUE,scale_value(get_reg(CH2_BLUE),settings.offset_blue,settings.gain_blue,GAMMA_BLUE));
 800540e:	2006      	movs	r0, #6
 8005410:	f7ff fb58 	bl	8004ac4 <get_reg>
 8005414:	4943      	ldr	r1, [pc, #268]	; (8005524 <update_pwm_lights+0x280>)
 8005416:	2302      	movs	r3, #2
 8005418:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 800541c:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 8005420:	f7ff ff0c 	bl	800523c <scale_value>
 8005424:	2102      	movs	r1, #2
 8005426:	4602      	mov	r2, r0
 8005428:	2001      	movs	r0, #1
 800542a:	f000 fc7b 	bl	8005d24 <configPWM>
		reg_shadow[CH2_BLUE] = get_reg(CH2_BLUE);
 800542e:	2006      	movs	r0, #6
 8005430:	6826      	ldr	r6, [r4, #0]
 8005432:	f7ff fb47 	bl	8004ac4 <get_reg>
 8005436:	71b0      	strb	r0, [r6, #6]
	}

	if ((reg_shadow[CH3_RED])!= get_reg(CH3_RED) || force)
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	2007      	movs	r0, #7
 800543c:	79de      	ldrb	r6, [r3, #7]
 800543e:	f7ff fb41 	bl	8004ac4 <get_reg>
 8005442:	4286      	cmp	r6, r0
 8005444:	d100      	bne.n	8005448 <update_pwm_lights+0x1a4>
 8005446:	b1a5      	cbz	r5, 8005472 <update_pwm_lights+0x1ce>
	{
		configPWM(PWM_CH3,CH_RED,scale_value(get_reg(CH3_RED),settings.offset_red,settings.gain_red,GAMMA_RED));
 8005448:	2007      	movs	r0, #7
 800544a:	f7ff fb3b 	bl	8004ac4 <get_reg>
 800544e:	4935      	ldr	r1, [pc, #212]	; (8005524 <update_pwm_lights+0x280>)
 8005450:	2300      	movs	r3, #0
 8005452:	f9b1 203c 	ldrsh.w	r2, [r1, #60]	; 0x3c
 8005456:	f9b1 103a 	ldrsh.w	r1, [r1, #58]	; 0x3a
 800545a:	f7ff feef 	bl	800523c <scale_value>
 800545e:	2100      	movs	r1, #0
 8005460:	4602      	mov	r2, r0
 8005462:	2002      	movs	r0, #2
 8005464:	f000 fc5e 	bl	8005d24 <configPWM>
		reg_shadow[CH3_RED] = get_reg(CH3_RED);
 8005468:	2007      	movs	r0, #7
 800546a:	6826      	ldr	r6, [r4, #0]
 800546c:	f7ff fb2a 	bl	8004ac4 <get_reg>
 8005470:	71f0      	strb	r0, [r6, #7]
	}

	if ((reg_shadow[CH3_GREEN])!= get_reg(CH3_GREEN) || force)
 8005472:	6823      	ldr	r3, [r4, #0]
 8005474:	2008      	movs	r0, #8
 8005476:	7a1e      	ldrb	r6, [r3, #8]
 8005478:	f7ff fb24 	bl	8004ac4 <get_reg>
 800547c:	4286      	cmp	r6, r0
 800547e:	d100      	bne.n	8005482 <update_pwm_lights+0x1de>
 8005480:	b1a5      	cbz	r5, 80054ac <update_pwm_lights+0x208>
	{
		configPWM(PWM_CH3,CH_GREEN,scale_value(get_reg(CH3_GREEN),settings.offset_green,settings.gain_green,GAMMA_GREEN));
 8005482:	2008      	movs	r0, #8
 8005484:	f7ff fb1e 	bl	8004ac4 <get_reg>
 8005488:	4926      	ldr	r1, [pc, #152]	; (8005524 <update_pwm_lights+0x280>)
 800548a:	2301      	movs	r3, #1
 800548c:	f9b1 2042 	ldrsh.w	r2, [r1, #66]	; 0x42
 8005490:	f9b1 1040 	ldrsh.w	r1, [r1, #64]	; 0x40
 8005494:	f7ff fed2 	bl	800523c <scale_value>
 8005498:	2101      	movs	r1, #1
 800549a:	4602      	mov	r2, r0
 800549c:	2002      	movs	r0, #2
 800549e:	f000 fc41 	bl	8005d24 <configPWM>
		reg_shadow[CH3_GREEN] = get_reg(CH3_GREEN);
 80054a2:	2008      	movs	r0, #8
 80054a4:	6826      	ldr	r6, [r4, #0]
 80054a6:	f7ff fb0d 	bl	8004ac4 <get_reg>
 80054aa:	7230      	strb	r0, [r6, #8]
	}

	if ((reg_shadow[CH3_BLUE])!= get_reg(CH3_BLUE) || force)
 80054ac:	6823      	ldr	r3, [r4, #0]
 80054ae:	2009      	movs	r0, #9
 80054b0:	7a5e      	ldrb	r6, [r3, #9]
 80054b2:	f7ff fb07 	bl	8004ac4 <get_reg>
 80054b6:	4286      	cmp	r6, r0
 80054b8:	d100      	bne.n	80054bc <update_pwm_lights+0x218>
 80054ba:	b1a5      	cbz	r5, 80054e6 <update_pwm_lights+0x242>
	{
		configPWM(PWM_CH3,CH_BLUE,scale_value(get_reg(CH3_BLUE),settings.offset_blue,settings.gain_blue,GAMMA_BLUE));
 80054bc:	2009      	movs	r0, #9
 80054be:	f7ff fb01 	bl	8004ac4 <get_reg>
 80054c2:	4918      	ldr	r1, [pc, #96]	; (8005524 <update_pwm_lights+0x280>)
 80054c4:	2302      	movs	r3, #2
 80054c6:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 80054ca:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 80054ce:	f7ff feb5 	bl	800523c <scale_value>
 80054d2:	2102      	movs	r1, #2
 80054d4:	4602      	mov	r2, r0
 80054d6:	4608      	mov	r0, r1
 80054d8:	f000 fc24 	bl	8005d24 <configPWM>
		reg_shadow[CH3_BLUE] = get_reg(CH3_BLUE);
 80054dc:	2009      	movs	r0, #9
 80054de:	6826      	ldr	r6, [r4, #0]
 80054e0:	f7ff faf0 	bl	8004ac4 <get_reg>
 80054e4:	7270      	strb	r0, [r6, #9]
	}

	if ((reg_shadow[CH3_WHITE])!= get_reg(CH3_WHITE) || force)
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	200a      	movs	r0, #10
 80054ea:	7a9e      	ldrb	r6, [r3, #10]
 80054ec:	f7ff faea 	bl	8004ac4 <get_reg>
 80054f0:	4286      	cmp	r6, r0
 80054f2:	d100      	bne.n	80054f6 <update_pwm_lights+0x252>
 80054f4:	b18d      	cbz	r5, 800551a <update_pwm_lights+0x276>
	{
		configPWM(PWM_CH3,CH_WHITE,scale_value(get_reg(CH3_WHITE),0,100,GAMMA_STRIP));  //TBD, no settings?
 80054f6:	200a      	movs	r0, #10
 80054f8:	f7ff fae4 	bl	8004ac4 <get_reg>
 80054fc:	2303      	movs	r3, #3
 80054fe:	2264      	movs	r2, #100	; 0x64
 8005500:	2100      	movs	r1, #0
 8005502:	f7ff fe9b 	bl	800523c <scale_value>
 8005506:	2103      	movs	r1, #3
 8005508:	4602      	mov	r2, r0
 800550a:	2002      	movs	r0, #2
 800550c:	f000 fc0a 	bl	8005d24 <configPWM>
		reg_shadow[CH3_WHITE] = get_reg(CH3_WHITE);
 8005510:	200a      	movs	r0, #10
 8005512:	6824      	ldr	r4, [r4, #0]
 8005514:	f7ff fad6 	bl	8004ac4 <get_reg>
 8005518:	72a0      	strb	r0, [r4, #10]
	}

}
 800551a:	bd70      	pop	{r4, r5, r6, pc}
 800551c:	2000041c 	.word	0x2000041c
 8005520:	2000041a 	.word	0x2000041a
 8005524:	20000ac0 	.word	0x20000ac0

08005528 <init_update_lights>:
{
 8005528:	b510      	push	{r4, lr}
	if (reg_shadow != NULL)
 800552a:	4c09      	ldr	r4, [pc, #36]	; (8005550 <init_update_lights+0x28>)
 800552c:	6820      	ldr	r0, [r4, #0]
 800552e:	b108      	cbz	r0, 8005534 <init_update_lights+0xc>
		free(reg_shadow);
 8005530:	f002 fd8e 	bl	8008050 <free>
	reg_shadow = calloc(get_reg_length()+1, sizeof(uint8_t));
 8005534:	f7ff fa88 	bl	8004a48 <get_reg_length>
 8005538:	2101      	movs	r1, #1
 800553a:	4408      	add	r0, r1
 800553c:	f002 fd4e 	bl	8007fdc <calloc>
	reg_shadow[MAX_BRIGHTNESS] = 255;
 8005540:	23ff      	movs	r3, #255	; 0xff
 8005542:	7003      	strb	r3, [r0, #0]
	reg_shadow = calloc(get_reg_length()+1, sizeof(uint8_t));
 8005544:	6020      	str	r0, [r4, #0]
	update_pwm_lights(1);
 8005546:	2001      	movs	r0, #1
}
 8005548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_pwm_lights(1);
 800554c:	f7ff beaa 	b.w	80052a4 <update_pwm_lights>
 8005550:	2000041c 	.word	0x2000041c

08005554 <update_fx>:

void update_fx(void)
{
 8005554:	b538      	push	{r3, r4, r5, lr}
	uint8_t val = 0;

	//Deal with LED Strip Registers/Effects
	if (DMX_MODE2 == get_mode())
 8005556:	f7ff fa71 	bl	8004a3c <get_mode>
 800555a:	2801      	cmp	r0, #1
 800555c:	d116      	bne.n	800558c <update_fx+0x38>
	{
		val = get_reg(FX_SELECT)/settings.fx_multiplier;
 800555e:	200b      	movs	r0, #11
 8005560:	f7ff fab0 	bl	8004ac4 <get_reg>
 8005564:	4b0a      	ldr	r3, [pc, #40]	; (8005590 <update_fx+0x3c>)
		//Activate FX if valid FX is selected or restore settings...
		if (reg_shadow[FX_SELECT]!= val)
 8005566:	4d0b      	ldr	r5, [pc, #44]	; (8005594 <update_fx+0x40>)
		val = get_reg(FX_SELECT)/settings.fx_multiplier;
 8005568:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800556c:	fbb0 f0f3 	udiv	r0, r0, r3
		if (reg_shadow[FX_SELECT]!= val)
 8005570:	682b      	ldr	r3, [r5, #0]
		val = get_reg(FX_SELECT)/settings.fx_multiplier;
 8005572:	b2c0      	uxtb	r0, r0
		if (reg_shadow[FX_SELECT]!= val)
 8005574:	7adb      	ldrb	r3, [r3, #11]
 8005576:	4283      	cmp	r3, r0
 8005578:	d008      	beq.n	800558c <update_fx+0x38>
		{
			val = start_fx(val);
 800557a:	f7ff fc5f 	bl	8004e3c <start_fx>
 800557e:	4604      	mov	r4, r0
			set_reg(FX_SELECT,val);
 8005580:	4601      	mov	r1, r0
 8005582:	200b      	movs	r0, #11
 8005584:	f7ff fa90 	bl	8004aa8 <set_reg>
			reg_shadow[FX_SELECT] = val;
 8005588:	682b      	ldr	r3, [r5, #0]
 800558a:	72dc      	strb	r4, [r3, #11]
		}
	}
}
 800558c:	bd38      	pop	{r3, r4, r5, pc}
 800558e:	bf00      	nop
 8005590:	20000ac0 	.word	0x20000ac0
 8005594:	2000041c 	.word	0x2000041c

08005598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005598:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800559a:	2410      	movs	r4, #16
{
 800559c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800559e:	4622      	mov	r2, r4
 80055a0:	2100      	movs	r1, #0
 80055a2:	a80c      	add	r0, sp, #48	; 0x30
 80055a4:	f002 fd67 	bl	8008076 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80055a8:	2214      	movs	r2, #20
 80055aa:	2100      	movs	r1, #0
 80055ac:	eb0d 0002 	add.w	r0, sp, r2
 80055b0:	f002 fd61 	bl	8008076 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80055b4:	4622      	mov	r2, r4
 80055b6:	2100      	movs	r1, #0
 80055b8:	a801      	add	r0, sp, #4
 80055ba:	f002 fd5c 	bl	8008076 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80055be:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80055c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80055c4:	2209      	movs	r2, #9
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80055c6:	e9cd 5311 	strd	r5, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80055ca:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80055ce:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80055d0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055d4:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80055d6:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80055d8:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80055da:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055dc:	f7fc ffd4 	bl	8002588 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80055e0:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80055e2:	2400      	movs	r4, #0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80055e4:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80055e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80055ec:	4629      	mov	r1, r5
 80055ee:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80055f0:	e9cd 4307 	strd	r4, r3, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80055f4:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80055f6:	f7fd f99f 	bl	8002938 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80055fa:	2312      	movs	r3, #18
 80055fc:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80055fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005602:	a801      	add	r0, sp, #4
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8005604:	e9cd 3403 	strd	r3, r4, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005608:	f7fd fa52 	bl	8002ab0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800560c:	b015      	add	sp, #84	; 0x54
 800560e:	bd30      	pop	{r4, r5, pc}

08005610 <main>:
{
 8005610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005614:	2400      	movs	r4, #0
{
 8005616:	b08b      	sub	sp, #44	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005618:	4dc3      	ldr	r5, [pc, #780]	; (8005928 <main+0x318>)
  HAL_Init();
 800561a:	f7fb fdc3 	bl	80011a4 <HAL_Init>
  SystemClock_Config();
 800561e:	f7ff ffbb 	bl	8005598 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005622:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005624:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005626:	2701      	movs	r7, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005628:	2602      	movs	r6, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800562a:	f04f 0880 	mov.w	r8, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800562e:	f043 0310 	orr.w	r3, r3, #16
 8005632:	61ab      	str	r3, [r5, #24]
 8005634:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8005636:	a906      	add	r1, sp, #24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005638:	f003 0310 	and.w	r3, r3, #16
 800563c:	9302      	str	r3, [sp, #8]
 800563e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005640:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8005642:	48ba      	ldr	r0, [pc, #744]	; (800592c <main+0x31c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005644:	f043 0320 	orr.w	r3, r3, #32
 8005648:	61ab      	str	r3, [r5, #24]
 800564a:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pin = MODE_0_Pin|MODE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED_Pin;
 800564c:	f44f 5900 	mov.w	r9, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005650:	f003 0320 	and.w	r3, r3, #32
 8005654:	9303      	str	r3, [sp, #12]
 8005656:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005658:	69ab      	ldr	r3, [r5, #24]
  /*Configure GPIO pins : CH1_R_Pin CH1_G_Pin CH1_B_Pin CH2_R_Pin 
                           CH2_G_Pin CH3_R_Pin CH3_G_Pin CH3_B_Pin */
  GPIO_InitStruct.Pin = CH1_R_Pin|CH1_G_Pin|CH1_B_Pin|CH2_R_Pin 
                          |CH2_G_Pin|CH3_R_Pin|CH3_G_Pin|CH3_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800565a:	f04f 0a03 	mov.w	sl, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800565e:	f043 0304 	orr.w	r3, r3, #4
 8005662:	61ab      	str	r3, [r5, #24]
 8005664:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : BUTTON_Pin ADDR_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin|ADDR_0_Pin;
 8005666:	f248 0b20 	movw	fp, #32800	; 0x8020
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	9304      	str	r3, [sp, #16]
 8005670:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005672:	69ab      	ldr	r3, [r5, #24]
 8005674:	f043 0308 	orr.w	r3, r3, #8
 8005678:	61ab      	str	r3, [r5, #24]
 800567a:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800567c:	e9cd 8706 	strd	r8, r7, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005680:	f003 0308 	and.w	r3, r3, #8
 8005684:	9305      	str	r3, [sp, #20]
 8005686:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005688:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 800568a:	f7fc facb 	bl	8001c24 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800568e:	4622      	mov	r2, r4
 8005690:	4641      	mov	r1, r8
 8005692:	48a6      	ldr	r0, [pc, #664]	; (800592c <main+0x31c>)
 8005694:	f7fc fbac 	bl	8001df0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = MODE_0_Pin|MODE_1_Pin;
 8005698:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800569c:	a906      	add	r1, sp, #24
 800569e:	48a4      	ldr	r0, [pc, #656]	; (8005930 <main+0x320>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056a0:	e9cd 3406 	strd	r3, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056a4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056a6:	f7fc fabd 	bl	8001c24 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056aa:	a906      	add	r1, sp, #24
 80056ac:	48a0      	ldr	r0, [pc, #640]	; (8005930 <main+0x320>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056ae:	e9cd 9706 	strd	r9, r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056b2:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056b4:	f7fc fab6 	bl	8001c24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CH1_R_Pin|CH1_G_Pin|CH1_B_Pin|CH2_R_Pin 
 80056b8:	f240 73ce 	movw	r3, #1998	; 0x7ce
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056bc:	a906      	add	r1, sp, #24
 80056be:	489d      	ldr	r0, [pc, #628]	; (8005934 <main+0x324>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c0:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056c4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056c8:	f7fc faac 	bl	8001c24 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056cc:	a906      	add	r1, sp, #24
 80056ce:	4897      	ldr	r0, [pc, #604]	; (800592c <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056d0:	e9cd a606 	strd	sl, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056d4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056d8:	f7fc faa4 	bl	8001c24 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056dc:	a906      	add	r1, sp, #24
 80056de:	4895      	ldr	r0, [pc, #596]	; (8005934 <main+0x324>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056e0:	e9cd b406 	strd	fp, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056e4:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056e6:	f7fc fa9d 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR_5_Pin ADDR_6_Pin ADDR_7_Pin ADDR_1_Pin 
                           ADDR_2_Pin ADDR_3_Pin ADDR_4_Pin */
  GPIO_InitStruct.Pin = ADDR_5_Pin|ADDR_6_Pin|ADDR_7_Pin|ADDR_1_Pin 
 80056ea:	f247 3318 	movw	r3, #29464	; 0x7318
                          |ADDR_2_Pin|ADDR_3_Pin|ADDR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056ee:	a906      	add	r1, sp, #24
 80056f0:	488e      	ldr	r0, [pc, #568]	; (800592c <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056f2:	e9cd 3406 	strd	r3, r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056f6:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056f8:	f7fc fa94 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : WS8212_CH2_Pin WS8212_CH1_Pin */
  GPIO_InitStruct.Pin = WS8212_CH2_Pin|WS8212_CH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056fc:	a906      	add	r1, sp, #24
 80056fe:	488b      	ldr	r0, [pc, #556]	; (800592c <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005700:	e9cd b606 	strd	fp, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005704:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005708:	f7fc fa8c 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS232_TX_Pin;
 800570c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005710:	f44f 2a60 	mov.w	sl, #917504	; 0xe0000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8005714:	a906      	add	r1, sp, #24
 8005716:	4885      	ldr	r0, [pc, #532]	; (800592c <main+0x31c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005718:	e9cd 3706 	strd	r3, r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800571c:	e9cd 4608 	strd	r4, r6, [sp, #32]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8005720:	f7fc fa80 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_SPI1_ENABLE();
 8005724:	4a84      	ldr	r2, [pc, #528]	; (8005938 <main+0x328>)
  hadc1.Instance = ADC1;
 8005726:	4e85      	ldr	r6, [pc, #532]	; (800593c <main+0x32c>)
  __HAL_AFIO_REMAP_SPI1_ENABLE();
 8005728:	6853      	ldr	r3, [r2, #4]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800572a:	4649      	mov	r1, r9
  __HAL_AFIO_REMAP_SPI1_ENABLE();
 800572c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005730:	433b      	orrs	r3, r7
 8005732:	6053      	str	r3, [r2, #4]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8005734:	487e      	ldr	r0, [pc, #504]	; (8005930 <main+0x320>)
 8005736:	4622      	mov	r2, r4
 8005738:	f7fc fb5a 	bl	8001df0 <HAL_GPIO_WritePin>
  hadc1.Instance = ADC1;
 800573c:	4b80      	ldr	r3, [pc, #512]	; (8005940 <main+0x330>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800573e:	4630      	mov	r0, r6
  hadc1.Instance = ADC1;
 8005740:	6033      	str	r3, [r6, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005742:	60b4      	str	r4, [r6, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005744:	7334      	strb	r4, [r6, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005746:	7534      	strb	r4, [r6, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005748:	6074      	str	r4, [r6, #4]
  hadc1.Init.NbrOfConversion = 1;
 800574a:	6137      	str	r7, [r6, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 800574c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8005750:	9408      	str	r4, [sp, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005752:	f8c6 a01c 	str.w	sl, [r6, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005756:	f7fb ff01 	bl	800155c <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800575a:	a906      	add	r1, sp, #24
 800575c:	4630      	mov	r0, r6
  hadc2.Instance = ADC2;
 800575e:	4e79      	ldr	r6, [pc, #484]	; (8005944 <main+0x334>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005760:	e9cd 4706 	strd	r4, r7, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005764:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005766:	f7fb fdbb 	bl	80012e0 <HAL_ADC_ConfigChannel>
  hadc2.Instance = ADC2;
 800576a:	4b77      	ldr	r3, [pc, #476]	; (8005948 <main+0x338>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800576c:	4630      	mov	r0, r6
  hadc2.Instance = ADC2;
 800576e:	6033      	str	r3, [r6, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005770:	60b4      	str	r4, [r6, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8005772:	7334      	strb	r4, [r6, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005774:	7534      	strb	r4, [r6, #20]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005776:	6074      	str	r4, [r6, #4]
  hadc2.Init.NbrOfConversion = 1;
 8005778:	6137      	str	r7, [r6, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 800577a:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800577e:	9408      	str	r4, [sp, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005780:	f8c6 a01c 	str.w	sl, [r6, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005784:	f7fb feea 	bl	800155c <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_4;
 8005788:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800578a:	4630      	mov	r0, r6
  huart1.Init.Mode = UART_MODE_TX_RX;
 800578c:	260c      	movs	r6, #12
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800578e:	a906      	add	r1, sp, #24
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005790:	e9cd 3706 	strd	r3, r7, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005794:	9408      	str	r4, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005796:	f7fb fda3 	bl	80012e0 <HAL_ADC_ConfigChannel>
  huart1.Instance = USART1;
 800579a:	486c      	ldr	r0, [pc, #432]	; (800594c <main+0x33c>)
  huart1.Init.BaudRate = 250000;
 800579c:	4b6c      	ldr	r3, [pc, #432]	; (8005950 <main+0x340>)
 800579e:	4a6d      	ldr	r2, [pc, #436]	; (8005954 <main+0x344>)
  huart1.Init.StopBits = UART_STOPBITS_2;
 80057a0:	e9c0 4902 	strd	r4, r9, [r0, #8]
  huart1.Init.BaudRate = 250000;
 80057a4:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80057a8:	e9c0 6405 	strd	r6, r4, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80057ac:	6104      	str	r4, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80057ae:	61c4      	str	r4, [r0, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80057b0:	f7fd feba 	bl	8003528 <HAL_HalfDuplex_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80057b4:	4622      	mov	r2, r4
 80057b6:	4621      	mov	r1, r4
 80057b8:	2025      	movs	r0, #37	; 0x25
 80057ba:	f7fb ff63 	bl	8001684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80057be:	2025      	movs	r0, #37	; 0x25
 80057c0:	f7fb ff94 	bl	80016ec <HAL_NVIC_EnableIRQ>
  huart3.Init.BaudRate = 115200;
 80057c4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart3.Instance = USART3;
 80057c8:	4863      	ldr	r0, [pc, #396]	; (8005958 <main+0x348>)
  huart3.Init.BaudRate = 115200;
 80057ca:	4964      	ldr	r1, [pc, #400]	; (800595c <main+0x34c>)
  huart3.Init.Mode = UART_MODE_TX_RX;
 80057cc:	e9c0 4604 	strd	r4, r6, [r0, #16]
  huart3.Init.BaudRate = 115200;
 80057d0:	e9c0 1300 	strd	r1, r3, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80057d4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80057d8:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80057dc:	f7fd fe76 	bl	80034cc <HAL_UART_Init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057e0:	4b5f      	ldr	r3, [pc, #380]	; (8005960 <main+0x350>)
  hspi1.Init.CRCPolynomial = 10;
 80057e2:	260a      	movs	r6, #10
 80057e4:	f8c3 8004 	str.w	r8, [r3, #4]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80057e8:	f44f 7982 	mov.w	r9, #260	; 0x104
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80057ec:	f44f 7800 	mov.w	r8, #512	; 0x200
 80057f0:	2720      	movs	r7, #32
  __HAL_RCC_SPI1_CLK_ENABLE();
 80057f2:	69ab      	ldr	r3, [r5, #24]
  hspi1.Instance = SPI1;
 80057f4:	485b      	ldr	r0, [pc, #364]	; (8005964 <main+0x354>)
  __HAL_RCC_SPI1_CLK_ENABLE();
 80057f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057fa:	61ab      	str	r3, [r5, #24]
 80057fc:	69ab      	ldr	r3, [r5, #24]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80057fe:	e9c0 4402 	strd	r4, r4, [r0, #8]
  __HAL_RCC_SPI1_CLK_ENABLE();
 8005802:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005806:	9306      	str	r3, [sp, #24]
 8005808:	9b06      	ldr	r3, [sp, #24]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800580a:	4b57      	ldr	r3, [pc, #348]	; (8005968 <main+0x358>)
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800580c:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005810:	e9c0 3900 	strd	r3, r9, [r0]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005814:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005818:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800581a:	62c6      	str	r6, [r0, #44]	; 0x2c
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800581c:	e9c0 8706 	strd	r8, r7, [r0, #24]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005820:	f7fd fa08 	bl	8002c34 <HAL_SPI_Init>
  __HAL_RCC_SPI2_CLK_ENABLE();
 8005824:	69eb      	ldr	r3, [r5, #28]
  hspi2.Instance = SPI2;
 8005826:	4851      	ldr	r0, [pc, #324]	; (800596c <main+0x35c>)
  __HAL_RCC_SPI2_CLK_ENABLE();
 8005828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800582c:	61eb      	str	r3, [r5, #28]
 800582e:	69eb      	ldr	r3, [r5, #28]
  hspi2.Init.CRCPolynomial = 10;
 8005830:	e9c0 460a 	strd	r4, r6, [r0, #40]	; 0x28
  __HAL_RCC_SPI2_CLK_ENABLE();
 8005834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005838:	9301      	str	r3, [sp, #4]
 800583a:	9b01      	ldr	r3, [sp, #4]
  hspi2.Instance = SPI2;
 800583c:	4b4c      	ldr	r3, [pc, #304]	; (8005970 <main+0x360>)
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800583e:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005842:	e9c0 3900 	strd	r3, r9, [r0]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005846:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800584a:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800584e:	e9c0 8706 	strd	r8, r7, [r0, #24]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005852:	f7fd f9ef 	bl	8002c34 <HAL_SPI_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005856:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8005858:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800585a:	f043 0301 	orr.w	r3, r3, #1
 800585e:	616b      	str	r3, [r5, #20]
 8005860:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8005862:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800586a:	200d      	movs	r0, #13
  __HAL_RCC_DMA1_CLK_ENABLE();
 800586c:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800586e:	f7fb ff09 	bl	8001684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8005872:	200d      	movs	r0, #13
 8005874:	f7fb ff3a 	bl	80016ec <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8005878:	4622      	mov	r2, r4
 800587a:	4621      	mov	r1, r4
 800587c:	200e      	movs	r0, #14
 800587e:	f7fb ff01 	bl	8001684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005882:	200e      	movs	r0, #14
 8005884:	f7fb ff32 	bl	80016ec <HAL_NVIC_EnableIRQ>
 8005888:	f241 3488 	movw	r4, #5000	; 0x1388
      print_no_newline(" ");
 800588c:	4e39      	ldr	r6, [pc, #228]	; (8005974 <main+0x364>)
 800588e:	4630      	mov	r0, r6
 8005890:	f000 fe80 	bl	8006594 <print_no_newline>
  for (uint32_t w = 0;w<5000;w++)
 8005894:	3c01      	subs	r4, #1
 8005896:	d1fa      	bne.n	800588e <main+0x27e>
  print("");
 8005898:	4837      	ldr	r0, [pc, #220]	; (8005978 <main+0x368>)
 800589a:	f000 fe5b 	bl	8006554 <print>
  print("-------------");
 800589e:	4837      	ldr	r0, [pc, #220]	; (800597c <main+0x36c>)
 80058a0:	f000 fe58 	bl	8006554 <print>
  print("DMX CTRL V1.0");
 80058a4:	4836      	ldr	r0, [pc, #216]	; (8005980 <main+0x370>)
 80058a6:	f000 fe55 	bl	8006554 <print>
  print("-------------");
 80058aa:	4834      	ldr	r0, [pc, #208]	; (800597c <main+0x36c>)
 80058ac:	f000 fe52 	bl	8006554 <print>
  print("");
 80058b0:	4831      	ldr	r0, [pc, #196]	; (8005978 <main+0x368>)
 80058b2:	f000 fe4f 	bl	8006554 <print>
 if(__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == SET)
 80058b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 dmx512_init(get_mode_from_pins(),get_addr_from_pins()*2);  //Address x2 so we can spread out the 8 Jumpers over 512 Addresses
 80058b8:	f7ff fc58 	bl	800516c <get_mode_from_pins>
 80058bc:	4604      	mov	r4, r0
 80058be:	f7ff fc6b 	bl	8005198 <get_addr_from_pins>
 80058c2:	0041      	lsls	r1, r0, #1
 80058c4:	4620      	mov	r0, r4
 80058c6:	f7ff f8d7 	bl	8004a78 <dmx512_init>
 print("DMX512 Config complete");
 80058ca:	482e      	ldr	r0, [pc, #184]	; (8005984 <main+0x374>)
 80058cc:	f000 fe42 	bl	8006554 <print>
 if ((get_mode_from_pins() & 0x02) != 0)
 80058d0:	f7ff fc4c 	bl	800516c <get_mode_from_pins>
 80058d4:	0783      	lsls	r3, r0, #30
 80058d6:	f140 80ef 	bpl.w	8005ab8 <main+0x4a8>
	 USB_Active = 1;
 80058da:	2201      	movs	r2, #1
 80058dc:	4b2a      	ldr	r3, [pc, #168]	; (8005988 <main+0x378>)
 80058de:	701a      	strb	r2, [r3, #0]
	 MX_USB_DEVICE_Init();
 80058e0:	f001 fc90 	bl	8007204 <MX_USB_DEVICE_Init>
	 print("USB Enabled");
 80058e4:	4829      	ldr	r0, [pc, #164]	; (800598c <main+0x37c>)
	 print("USB Disabled");
 80058e6:	f000 fe35 	bl	8006554 <print>
 if(ring_buffer_init(&rx_buff_shell, RX_BUFF_SIZE) != RB_OK)
 80058ea:	2180      	movs	r1, #128	; 0x80
 80058ec:	4828      	ldr	r0, [pc, #160]	; (8005990 <main+0x380>)
 80058ee:	f000 fa35 	bl	8005d5c <ring_buffer_init>
 80058f2:	2800      	cmp	r0, #0
 80058f4:	f000 80e2 	beq.w	8005abc <main+0x4ac>
	 print("Shell Ring Buffer Init FAILED");
 80058f8:	4826      	ldr	r0, [pc, #152]	; (8005994 <main+0x384>)
	 print("Shell Ring Buffer Init Complete");
 80058fa:	f000 fe2b 	bl	8006554 <print>
 if(ring_buffer_init(&rx_buff_dmx, RX_BUFF_SIZE) != RB_OK)
 80058fe:	2180      	movs	r1, #128	; 0x80
 8005900:	4825      	ldr	r0, [pc, #148]	; (8005998 <main+0x388>)
 8005902:	f000 fa2b 	bl	8005d5c <ring_buffer_init>
 8005906:	2800      	cmp	r0, #0
 8005908:	f000 80da 	beq.w	8005ac0 <main+0x4b0>
	 print("Serial DMX Ring Buffer Init FAILED");
 800590c:	4823      	ldr	r0, [pc, #140]	; (800599c <main+0x38c>)
	 print("Serial DMX Ring Buffer Init Complete");
 800590e:	f000 fe21 	bl	8006554 <print>
 dmx512_rec_init();
 8005912:	f7ff f9c9 	bl	8004ca8 <dmx512_rec_init>
 print("DMX512 Init complete");
 8005916:	4822      	ldr	r0, [pc, #136]	; (80059a0 <main+0x390>)
 8005918:	f000 fe1c 	bl	8006554 <print>
  init_timers();
 800591c:	f000 f9d6 	bl	8005ccc <init_timers>
  print("Timer Init complete");
 8005920:	4820      	ldr	r0, [pc, #128]	; (80059a4 <main+0x394>)
 8005922:	f000 fe17 	bl	8006554 <print>
 8005926:	e03f      	b.n	80059a8 <main+0x398>
 8005928:	40021000 	.word	0x40021000
 800592c:	40010c00 	.word	0x40010c00
 8005930:	40011000 	.word	0x40011000
 8005934:	40010800 	.word	0x40010800
 8005938:	40010000 	.word	0x40010000
 800593c:	20000c14 	.word	0x20000c14
 8005940:	40012400 	.word	0x40012400
 8005944:	20000ba8 	.word	0x20000ba8
 8005948:	40012800 	.word	0x40012800
 800594c:	20000c44 	.word	0x20000c44
 8005950:	0003d090 	.word	0x0003d090
 8005954:	40013800 	.word	0x40013800
 8005958:	20000b68 	.word	0x20000b68
 800595c:	40004800 	.word	0x40004800
 8005960:	e000e100 	.word	0xe000e100
 8005964:	20000c84 	.word	0x20000c84
 8005968:	40013000 	.word	0x40013000
 800596c:	20000b10 	.word	0x20000b10
 8005970:	40003800 	.word	0x40003800
 8005974:	0800be76 	.word	0x0800be76
 8005978:	0800b3bf 	.word	0x0800b3bf
 800597c:	0800b402 	.word	0x0800b402
 8005980:	0800ace8 	.word	0x0800ace8
 8005984:	0800acf6 	.word	0x0800acf6
 8005988:	20000422 	.word	0x20000422
 800598c:	0800ad0d 	.word	0x0800ad0d
 8005990:	200009a8 	.word	0x200009a8
 8005994:	0800ad26 	.word	0x0800ad26
 8005998:	20000990 	.word	0x20000990
 800599c:	0800ad64 	.word	0x0800ad64
 80059a0:	0800adac 	.word	0x0800adac
 80059a4:	0800adc1 	.word	0x0800adc1
  init_settings();
 80059a8:	f000 fb0e 	bl	8005fc8 <init_settings>
  print("Default Settings Initialized");
 80059ac:	4862      	ldr	r0, [pc, #392]	; (8005b38 <main+0x528>)
 80059ae:	f000 fdd1 	bl	8006554 <print>
  print("Loading Settings...");
 80059b2:	4862      	ldr	r0, [pc, #392]	; (8005b3c <main+0x52c>)
 80059b4:	f000 fdce 	bl	8006554 <print>
  if (0 == check_button())
 80059b8:	f7ff fc34 	bl	8005224 <check_button>
 80059bc:	2800      	cmp	r0, #0
 80059be:	f040 8081 	bne.w	8005ac4 <main+0x4b4>
	  load_settings();
 80059c2:	f000 fba3 	bl	800610c <load_settings>
	  UART_mode_SERIAL = settings.UART_Mode_UART;
 80059c6:	4b5e      	ldr	r3, [pc, #376]	; (8005b40 <main+0x530>)
 80059c8:	4a5e      	ldr	r2, [pc, #376]	; (8005b44 <main+0x534>)
 80059ca:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	  print("Setting loaded");
 80059ce:	485e      	ldr	r0, [pc, #376]	; (8005b48 <main+0x538>)
	  UART_mode_SERIAL = settings.UART_Mode_UART;
 80059d0:	7011      	strb	r1, [r2, #0]
	  UART_mode_USB = settings.UART_Mode_USB;
 80059d2:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80059d6:	4b5d      	ldr	r3, [pc, #372]	; (8005b4c <main+0x53c>)
 80059d8:	701a      	strb	r2, [r3, #0]
	  print("Defaults restored");
 80059da:	f000 fdbb 	bl	8006554 <print>
  apply_settings();
 80059de:	f000 fb1d 	bl	800601c <apply_settings>
  print("Settings complete");
 80059e2:	485b      	ldr	r0, [pc, #364]	; (8005b50 <main+0x540>)
 80059e4:	f000 fdb6 	bl	8006554 <print>
  if (DMX_MODE2 == get_mode())
 80059e8:	f7ff f828 	bl	8004a3c <get_mode>
 80059ec:	2801      	cmp	r0, #1
 80059ee:	d177      	bne.n	8005ae0 <main+0x4d0>
	  print("FX Installation Start");
 80059f0:	4858      	ldr	r0, [pc, #352]	; (8005b54 <main+0x544>)
     if (WS2812B_init(CH1,settings.strip1_length))
 80059f2:	4c53      	ldr	r4, [pc, #332]	; (8005b40 <main+0x530>)
	  print("FX Installation Start");
 80059f4:	f000 fdae 	bl	8006554 <print>
	  init_fx_list();
 80059f8:	f7ff f9d4 	bl	8004da4 <init_fx_list>
	  install_fx();
 80059fc:	f7ff fa1c 	bl	8004e38 <install_fx>
	  print("FX Installation Finished");
 8005a00:	4855      	ldr	r0, [pc, #340]	; (8005b58 <main+0x548>)
 8005a02:	f000 fda7 	bl	8006554 <print>
     if (WS2812B_init(CH1,settings.strip1_length))
 8005a06:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8005a08:	2000      	movs	r0, #0
 8005a0a:	f002 f9ef 	bl	8007dec <WS2812B_init>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	d05e      	beq.n	8005ad0 <main+0x4c0>
	   print("WS2812B CH1 Init complete");
 8005a12:	4852      	ldr	r0, [pc, #328]	; (8005b5c <main+0x54c>)
 8005a14:	f000 fd9e 	bl	8006554 <print>
	   WS2812B_clear(CH1);
 8005a18:	2000      	movs	r0, #0
 8005a1a:	f002 f9cb 	bl	8007db4 <WS2812B_clear>
	   WS2812B_show(CH1);
 8005a1e:	2000      	movs	r0, #0
 8005a20:	f002 f94e 	bl	8007cc0 <WS2812B_show>
     if (WS2812B_init(CH2,settings.strip1_length))
 8005a24:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8005a26:	2001      	movs	r0, #1
 8005a28:	f002 f9e0 	bl	8007dec <WS2812B_init>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	d053      	beq.n	8005ad8 <main+0x4c8>
	   print("WS2812B CH2 Init complete");
 8005a30:	484b      	ldr	r0, [pc, #300]	; (8005b60 <main+0x550>)
 8005a32:	f000 fd8f 	bl	8006554 <print>
	   WS2812B_clear(CH2);
 8005a36:	2001      	movs	r0, #1
 8005a38:	f002 f9bc 	bl	8007db4 <WS2812B_clear>
	   WS2812B_show(CH2);
 8005a3c:	2001      	movs	r0, #1
 8005a3e:	f002 f93f 	bl	8007cc0 <WS2812B_show>
     print("DMX Mode 2 Active");
 8005a42:	4848      	ldr	r0, [pc, #288]	; (8005b64 <main+0x554>)
	  print("DMX Mode 1 Active");
 8005a44:	f000 fd86 	bl	8006554 <print>
  init_update_lights();
 8005a48:	f7ff fd6e 	bl	8005528 <init_update_lights>
  print("PWM Update Init complete");
 8005a4c:	4846      	ldr	r0, [pc, #280]	; (8005b68 <main+0x558>)
 8005a4e:	f000 fd81 	bl	8006554 <print>
  init_trigger();
 8005a52:	f001 fb29 	bl	80070a8 <init_trigger>
  print("Trigger Init complete");
 8005a56:	4845      	ldr	r0, [pc, #276]	; (8005b6c <main+0x55c>)
 8005a58:	f000 fd7c 	bl	8006554 <print>
  print("Shell Active");
 8005a5c:	4844      	ldr	r0, [pc, #272]	; (8005b70 <main+0x560>)
 8005a5e:	f000 fd79 	bl	8006554 <print>
  print_no_newline("DBG>");
 8005a62:	4844      	ldr	r0, [pc, #272]	; (8005b74 <main+0x564>)
 8005a64:	f000 fd96 	bl	8006594 <print_no_newline>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a6e:	4842      	ldr	r0, [pc, #264]	; (8005b78 <main+0x568>)
 8005a70:	f7fc f9be 	bl	8001df0 <HAL_GPIO_WritePin>
	if (testmode)
 8005a74:	4d41      	ldr	r5, [pc, #260]	; (8005b7c <main+0x56c>)
	shell_process();
 8005a76:	f000 fda7 	bl	80065c8 <shell_process>
	dmx_serial_process();
 8005a7a:	f000 f9f3 	bl	8005e64 <dmx_serial_process>
	if (testmode)
 8005a7e:	782b      	ldrb	r3, [r5, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d03f      	beq.n	8005b04 <main+0x4f4>
		testmode = process_testmode();
 8005a84:	f001 fa76 	bl	8006f74 <process_testmode>
 8005a88:	4604      	mov	r4, r0
 8005a8a:	7028      	strb	r0, [r5, #0]
		if (testmode == 0)
 8005a8c:	bb50      	cbnz	r0, 8005ae4 <main+0x4d4>
			update_pwm_lights(1);
 8005a8e:	2001      	movs	r0, #1
 8005a90:	f7ff fc08 	bl	80052a4 <update_pwm_lights>
			if (DMX_MODE2 == get_mode())
 8005a94:	f7fe ffd2 	bl	8004a3c <get_mode>
 8005a98:	2801      	cmp	r0, #1
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	d1eb      	bne.n	8005a76 <main+0x466>
				WS2812B_clear(CH1);
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f002 f988 	bl	8007db4 <WS2812B_clear>
				WS2812B_show(CH1);
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	f002 f90b 	bl	8007cc0 <WS2812B_show>
				WS2812B_clear(CH2);
 8005aaa:	4630      	mov	r0, r6
 8005aac:	f002 f982 	bl	8007db4 <WS2812B_clear>
				WS2812B_show(CH2);
 8005ab0:	4630      	mov	r0, r6
				WS2812B_show(CH2);
 8005ab2:	f002 f905 	bl	8007cc0 <WS2812B_show>
 8005ab6:	e7de      	b.n	8005a76 <main+0x466>
	 print("USB Disabled");
 8005ab8:	4831      	ldr	r0, [pc, #196]	; (8005b80 <main+0x570>)
 8005aba:	e714      	b.n	80058e6 <main+0x2d6>
	 print("Shell Ring Buffer Init Complete");
 8005abc:	4831      	ldr	r0, [pc, #196]	; (8005b84 <main+0x574>)
 8005abe:	e71c      	b.n	80058fa <main+0x2ea>
	 print("Serial DMX Ring Buffer Init Complete");
 8005ac0:	4831      	ldr	r0, [pc, #196]	; (8005b88 <main+0x578>)
 8005ac2:	e724      	b.n	800590e <main+0x2fe>
	  recalcGamma();
 8005ac4:	f7ff fac2 	bl	800504c <recalcGamma>
	  save_settings();
 8005ac8:	f000 fb32 	bl	8006130 <save_settings>
	  print("Defaults restored");
 8005acc:	482f      	ldr	r0, [pc, #188]	; (8005b8c <main+0x57c>)
 8005ace:	e784      	b.n	80059da <main+0x3ca>
	   print("WS2812B CH1 Init FAILED");
 8005ad0:	482f      	ldr	r0, [pc, #188]	; (8005b90 <main+0x580>)
 8005ad2:	f000 fd3f 	bl	8006554 <print>
 8005ad6:	e7a5      	b.n	8005a24 <main+0x414>
	   print("WS2812B CH2 Init FAILED");
 8005ad8:	482e      	ldr	r0, [pc, #184]	; (8005b94 <main+0x584>)
 8005ada:	f000 fd3b 	bl	8006554 <print>
 8005ade:	e7b0      	b.n	8005a42 <main+0x432>
	  print("DMX Mode 1 Active");
 8005ae0:	482d      	ldr	r0, [pc, #180]	; (8005b98 <main+0x588>)
 8005ae2:	e7af      	b.n	8005a44 <main+0x434>
			if (DMX_MODE2 == get_mode())
 8005ae4:	f7fe ffaa 	bl	8004a3c <get_mode>
 8005ae8:	2801      	cmp	r0, #1
 8005aea:	4604      	mov	r4, r0
 8005aec:	d1c3      	bne.n	8005a76 <main+0x466>
				WS2812B_test(CH1);
 8005aee:	2000      	movs	r0, #0
 8005af0:	f002 fa2e 	bl	8007f50 <WS2812B_test>
				WS2812B_show(CH1);
 8005af4:	2000      	movs	r0, #0
 8005af6:	f002 f8e3 	bl	8007cc0 <WS2812B_show>
				WS2812B_test(CH2);
 8005afa:	4620      	mov	r0, r4
 8005afc:	f002 fa28 	bl	8007f50 <WS2812B_test>
				WS2812B_show(CH2);
 8005b00:	4620      	mov	r0, r4
 8005b02:	e7d6      	b.n	8005ab2 <main+0x4a2>
		if (1 == check_button())
 8005b04:	f7ff fb8e 	bl	8005224 <check_button>
 8005b08:	2801      	cmp	r0, #1
			testmode = 1;
 8005b0a:	bf08      	it	eq
 8005b0c:	7028      	strbeq	r0, [r5, #0]
		process_trigger();
 8005b0e:	f001 faeb 	bl	80070e8 <process_trigger>
		if (DMX_MODE2 == get_mode())
 8005b12:	f7fe ff93 	bl	8004a3c <get_mode>
 8005b16:	2801      	cmp	r0, #1
 8005b18:	4604      	mov	r4, r0
 8005b1a:	d107      	bne.n	8005b2c <main+0x51c>
			run_fx();
 8005b1c:	f7ff fa12 	bl	8004f44 <run_fx>
			WS2812B_show(CH1);
 8005b20:	2000      	movs	r0, #0
 8005b22:	f002 f8cd 	bl	8007cc0 <WS2812B_show>
			WS2812B_show(CH2);
 8005b26:	4620      	mov	r0, r4
 8005b28:	f002 f8ca 	bl	8007cc0 <WS2812B_show>
		update_pwm_lights(0);
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	f7ff fbb9 	bl	80052a4 <update_pwm_lights>
		update_fx();
 8005b32:	f7ff fd0f 	bl	8005554 <update_fx>
 8005b36:	e79e      	b.n	8005a76 <main+0x466>
 8005b38:	0800add5 	.word	0x0800add5
 8005b3c:	0800adf2 	.word	0x0800adf2
 8005b40:	20000ac0 	.word	0x20000ac0
 8005b44:	20000420 	.word	0x20000420
 8005b48:	0800ae06 	.word	0x0800ae06
 8005b4c:	20000421 	.word	0x20000421
 8005b50:	0800ae27 	.word	0x0800ae27
 8005b54:	0800ae39 	.word	0x0800ae39
 8005b58:	0800ae4f 	.word	0x0800ae4f
 8005b5c:	0800ae68 	.word	0x0800ae68
 8005b60:	0800ae9a 	.word	0x0800ae9a
 8005b64:	0800aecc 	.word	0x0800aecc
 8005b68:	0800aef0 	.word	0x0800aef0
 8005b6c:	0800af09 	.word	0x0800af09
 8005b70:	0800af1f 	.word	0x0800af1f
 8005b74:	0800af2c 	.word	0x0800af2c
 8005b78:	40011000 	.word	0x40011000
 8005b7c:	20000423 	.word	0x20000423
 8005b80:	0800ad19 	.word	0x0800ad19
 8005b84:	0800ad44 	.word	0x0800ad44
 8005b88:	0800ad87 	.word	0x0800ad87
 8005b8c:	0800ae15 	.word	0x0800ae15
 8005b90:	0800ae82 	.word	0x0800ae82
 8005b94:	0800aeb4 	.word	0x0800aeb4
 8005b98:	0800aede 	.word	0x0800aede

08005b9c <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005b9c:	4770      	bx	lr
	...

08005ba0 <PWM_Timer_Init>:

	  TIM_MasterConfigTypeDef sMasterConfig;
	  TIM_OC_InitTypeDef sConfigOC;
	  TIM_ClockConfigTypeDef sClockSourceConfig;

	  memset(&sConfigOC, 0, sizeof(sConfigOC));
 8005ba0:	221c      	movs	r2, #28
{
 8005ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba6:	b08e      	sub	sp, #56	; 0x38
 8005ba8:	4606      	mov	r6, r0
	  memset(&sConfigOC, 0, sizeof(sConfigOC));
 8005baa:	2100      	movs	r1, #0
 8005bac:	eb0d 0002 	add.w	r0, sp, r2
 8005bb0:	f002 fa61 	bl	8008076 <memset>
	  memset(&sMasterConfig, 0, sizeof(sMasterConfig));
 8005bb4:	2100      	movs	r1, #0
	  memset(&sClockSourceConfig, 0, sizeof(sClockSourceConfig));
 8005bb6:	2210      	movs	r2, #16
 8005bb8:	a803      	add	r0, sp, #12
	  memset(&sMasterConfig, 0, sizeof(sMasterConfig));
 8005bba:	e9cd 1101 	strd	r1, r1, [sp, #4]
	  memset(&sClockSourceConfig, 0, sizeof(sClockSourceConfig));
 8005bbe:	f002 fa5a 	bl	8008076 <memset>

	  switch(ID)
 8005bc2:	2e01      	cmp	r6, #1
 8005bc4:	4c38      	ldr	r4, [pc, #224]	; (8005ca8 <PWM_Timer_Init+0x108>)
 8005bc6:	d067      	beq.n	8005c98 <PWM_Timer_Init+0xf8>
 8005bc8:	d362      	bcc.n	8005c90 <PWM_Timer_Init+0xf0>
 8005bca:	2e02      	cmp	r6, #2
 8005bcc:	d067      	beq.n	8005c9e <PWM_Timer_Init+0xfe>
	  	  case PWM_CH3:
	  		timerinfo[ID].Instance = TIM1;
		  break;
	  }

	  timerinfo[(uint8_t)ID].Init.Prescaler = 0;
 8005bce:	2300      	movs	r3, #0
	  timerinfo[(uint8_t)ID].Init.CounterMode = TIM_COUNTERMODE_UP;
	  timerinfo[(uint8_t)ID].Init.Period = 1066; //TBD....
 8005bd0:	f240 422a 	movw	r2, #1066	; 0x42a
	  timerinfo[(uint8_t)ID].Init.Prescaler = 0;
 8005bd4:	eb04 1486 	add.w	r4, r4, r6, lsl #6
	  timerinfo[(uint8_t)ID].Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bd8:	e9c4 3301 	strd	r3, r3, [r4, #4]
	  timerinfo[(uint8_t)ID].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bdc:	e9c4 2303 	strd	r2, r3, [r4, #12]
	  timerinfo[(uint8_t)ID].Init.RepetitionCounter = 0;
 8005be0:	6163      	str	r3, [r4, #20]
	  if (HAL_TIM_Base_Init(&timerinfo[(uint8_t)ID]) != HAL_OK)/* to use the Timer to generate a simple time base for TIM1 */
 8005be2:	4620      	mov	r0, r4
 8005be4:	f7fd fa76 	bl	80030d4 <HAL_TIM_Base_Init>
 8005be8:	b110      	cbz	r0, 8005bf0 <PWM_Timer_Init+0x50>
	  {
		  print("Timer Init Error 1");
 8005bea:	4830      	ldr	r0, [pc, #192]	; (8005cac <PWM_Timer_Init+0x10c>)
 8005bec:	f000 fcb2 	bl	8006554 <print>
	  }

	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;//the default clock is the internal clock from the APBx, using this function
 8005bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&timerinfo[(uint8_t)ID], &sClockSourceConfig) != HAL_OK)//Initializes the TIM PWM Time Base according to the specified
 8005bf4:	a903      	add	r1, sp, #12
 8005bf6:	4620      	mov	r0, r4
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;//the default clock is the internal clock from the APBx, using this function
 8005bf8:	9303      	str	r3, [sp, #12]
	  if (HAL_TIM_ConfigClockSource(&timerinfo[(uint8_t)ID], &sClockSourceConfig) != HAL_OK)//Initializes the TIM PWM Time Base according to the specified
 8005bfa:	f7fd fb37 	bl	800326c <HAL_TIM_ConfigClockSource>
 8005bfe:	b110      	cbz	r0, 8005c06 <PWM_Timer_Init+0x66>
	 //parameters in the TIM_HandleTypeDef and create the associated handle.
	   {
		  print("Timer Init Error 2");
 8005c00:	482b      	ldr	r0, [pc, #172]	; (8005cb0 <PWM_Timer_Init+0x110>)
 8005c02:	f000 fca7 	bl	8006554 <print>
	   }


	  if (HAL_TIM_PWM_Init(&timerinfo[(uint8_t)ID]) != HAL_OK)
 8005c06:	4620      	mov	r0, r4
 8005c08:	f7fd fa7e 	bl	8003108 <HAL_TIM_PWM_Init>
 8005c0c:	b110      	cbz	r0, 8005c14 <PWM_Timer_Init+0x74>
	  {
		  print("Timer Init Error 3");
 8005c0e:	4829      	ldr	r0, [pc, #164]	; (8005cb4 <PWM_Timer_Init+0x114>)
 8005c10:	f000 fca0 	bl	8006554 <print>
	  }


	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
	  sConfigOC.Pulse = MAX_PWM/2; /* 50% duty cycle is 538, set to 0 initially*///
 8005c14:	f240 231a 	movw	r3, #538	; 0x21a
 8005c18:	2260      	movs	r2, #96	; 0x60
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005c1a:	2500      	movs	r5, #0
	  sConfigOC.Pulse = MAX_PWM/2; /* 50% duty cycle is 538, set to 0 initially*///
 8005c1c:	e9cd 2307 	strd	r2, r3, [sp, #28]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
	  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005c20:	2304      	movs	r3, #4
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005c22:	e9cd 350b 	strd	r3, r5, [sp, #44]	; 0x2c
 8005c26:	4b24      	ldr	r3, [pc, #144]	; (8005cb8 <PWM_Timer_Init+0x118>)
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005c28:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
 8005c2c:	eb03 1706 	add.w	r7, r3, r6, lsl #4
	  {
		  if (channelinfo[(uint8_t) ID][ii] != 255)
		  {
			  if (HAL_OK != HAL_TIM_PWM_ConfigChannel(&timerinfo[(uint8_t)ID], &sConfigOC, channelinfo[(int8_t)ID][ii]))
			  {
				  print("Timer Init Error 4");
 8005c30:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8005cc4 <PWM_Timer_Init+0x124>
 8005c34:	b276      	sxtb	r6, r6
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005c36:	950d      	str	r5, [sp, #52]	; 0x34
 8005c38:	eb03 1606 	add.w	r6, r3, r6, lsl #4
		  if (channelinfo[(uint8_t) ID][ii] != 255)
 8005c3c:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
 8005c40:	2bff      	cmp	r3, #255	; 0xff
 8005c42:	d009      	beq.n	8005c58 <PWM_Timer_Init+0xb8>
			  if (HAL_OK != HAL_TIM_PWM_ConfigChannel(&timerinfo[(uint8_t)ID], &sConfigOC, channelinfo[(int8_t)ID][ii]))
 8005c44:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
 8005c48:	a907      	add	r1, sp, #28
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f7fd faa2 	bl	8003194 <HAL_TIM_PWM_ConfigChannel>
 8005c50:	b110      	cbz	r0, 8005c58 <PWM_Timer_Init+0xb8>
				  print("Timer Init Error 4");
 8005c52:	4640      	mov	r0, r8
 8005c54:	f000 fc7e 	bl	8006554 <print>
	  for (int ii=0;ii<4;ii++)
 8005c58:	3501      	adds	r5, #1
 8005c5a:	2d04      	cmp	r5, #4
 8005c5c:	d1ee      	bne.n	8005c3c <PWM_Timer_Init+0x9c>

		  }
	  }

	 // HAL_TIM_MspPostInit(&timerinfo[(uint8_t)ID]);//output pin assignment
	  HAL_TIM_Base_Start(&timerinfo[(uint8_t)ID]); //Starts the TIM Base generation
 8005c5e:	4620      	mov	r0, r4
 8005c60:	f7fd f9ed 	bl	800303e <HAL_TIM_Base_Start>

	  for (int ii=0;ii<4;ii++)
 8005c64:	2500      	movs	r5, #0
	  {
		  if (channelinfo[(uint8_t) ID][ii] != 255)
		  {
			  if (HAL_OK != HAL_TIM_PWM_Start(&timerinfo[(uint8_t)ID], channelinfo[(int8_t)ID][ii]))
			  {
				  print("Timer Init Error 5");
 8005c66:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8005cc8 <PWM_Timer_Init+0x128>
		  if (channelinfo[(uint8_t) ID][ii] != 255)
 8005c6a:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
 8005c6e:	2bff      	cmp	r3, #255	; 0xff
 8005c70:	d008      	beq.n	8005c84 <PWM_Timer_Init+0xe4>
			  if (HAL_OK != HAL_TIM_PWM_Start(&timerinfo[(uint8_t)ID], channelinfo[(int8_t)ID][ii]))
 8005c72:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
 8005c76:	4620      	mov	r0, r4
 8005c78:	f7fd fbb6 	bl	80033e8 <HAL_TIM_PWM_Start>
 8005c7c:	b110      	cbz	r0, 8005c84 <PWM_Timer_Init+0xe4>
				  print("Timer Init Error 5");
 8005c7e:	4640      	mov	r0, r8
 8005c80:	f000 fc68 	bl	8006554 <print>
	  for (int ii=0;ii<4;ii++)
 8005c84:	3501      	adds	r5, #1
 8005c86:	2d04      	cmp	r5, #4
 8005c88:	d1ef      	bne.n	8005c6a <PWM_Timer_Init+0xca>
			  }

		  }
	  }
}
 8005c8a:	b00e      	add	sp, #56	; 0x38
 8005c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	  		timerinfo[ID].Instance = TIM2;
 8005c90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c94:	6023      	str	r3, [r4, #0]
		  break;
 8005c96:	e79a      	b.n	8005bce <PWM_Timer_Init+0x2e>
	  		timerinfo[ID].Instance = TIM3;
 8005c98:	4b08      	ldr	r3, [pc, #32]	; (8005cbc <PWM_Timer_Init+0x11c>)
 8005c9a:	6423      	str	r3, [r4, #64]	; 0x40
		  break;
 8005c9c:	e797      	b.n	8005bce <PWM_Timer_Init+0x2e>
	  		timerinfo[ID].Instance = TIM1;
 8005c9e:	4b08      	ldr	r3, [pc, #32]	; (8005cc0 <PWM_Timer_Init+0x120>)
 8005ca0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		  break;
 8005ca4:	e793      	b.n	8005bce <PWM_Timer_Init+0x2e>
 8005ca6:	bf00      	nop
 8005ca8:	20000d64 	.word	0x20000d64
 8005cac:	0800af31 	.word	0x0800af31
 8005cb0:	0800af44 	.word	0x0800af44
 8005cb4:	0800af57 	.word	0x0800af57
 8005cb8:	0800af90 	.word	0x0800af90
 8005cbc:	40000400 	.word	0x40000400
 8005cc0:	40012c00 	.word	0x40012c00
 8005cc4:	0800af6a 	.word	0x0800af6a
 8005cc8:	0800af7d 	.word	0x0800af7d

08005ccc <init_timers>:
{
 8005ccc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 8005cce:	4b14      	ldr	r3, [pc, #80]	; (8005d20 <init_timers+0x54>)
	PWM_Timer_Init(PWM_CH1);
 8005cd0:	2000      	movs	r0, #0
	__HAL_RCC_TIM1_CLK_ENABLE();
 8005cd2:	699a      	ldr	r2, [r3, #24]
 8005cd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cd8:	619a      	str	r2, [r3, #24]
 8005cda:	699a      	ldr	r2, [r3, #24]
 8005cdc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005ce0:	9201      	str	r2, [sp, #4]
 8005ce2:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_TIM2_CLK_ENABLE();
 8005ce4:	69da      	ldr	r2, [r3, #28]
 8005ce6:	f042 0201 	orr.w	r2, r2, #1
 8005cea:	61da      	str	r2, [r3, #28]
 8005cec:	69da      	ldr	r2, [r3, #28]
 8005cee:	f002 0201 	and.w	r2, r2, #1
 8005cf2:	9202      	str	r2, [sp, #8]
 8005cf4:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_TIM3_CLK_ENABLE();
 8005cf6:	69da      	ldr	r2, [r3, #28]
 8005cf8:	f042 0202 	orr.w	r2, r2, #2
 8005cfc:	61da      	str	r2, [r3, #28]
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	9303      	str	r3, [sp, #12]
 8005d06:	9b03      	ldr	r3, [sp, #12]
	PWM_Timer_Init(PWM_CH1);
 8005d08:	f7ff ff4a 	bl	8005ba0 <PWM_Timer_Init>
	PWM_Timer_Init(PWM_CH2);
 8005d0c:	2001      	movs	r0, #1
 8005d0e:	f7ff ff47 	bl	8005ba0 <PWM_Timer_Init>
	PWM_Timer_Init(PWM_CH3);
 8005d12:	2002      	movs	r0, #2
}
 8005d14:	b005      	add	sp, #20
 8005d16:	f85d eb04 	ldr.w	lr, [sp], #4
	PWM_Timer_Init(PWM_CH3);
 8005d1a:	f7ff bf41 	b.w	8005ba0 <PWM_Timer_Init>
 8005d1e:	bf00      	nop
 8005d20:	40021000 	.word	0x40021000

08005d24 <configPWM>:


//Setup PWM
void configPWM(pwmtimerid_t ID,pwmchid_t channel, uint16_t duty)
{
	  if (channelinfo[(uint8_t) ID][channel] != 255)
 8005d24:	4b0b      	ldr	r3, [pc, #44]	; (8005d54 <configPWM+0x30>)
 8005d26:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8005d2a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8005d2e:	29ff      	cmp	r1, #255	; 0xff
 8005d30:	d00e      	beq.n	8005d50 <configPWM+0x2c>
 8005d32:	4b09      	ldr	r3, [pc, #36]	; (8005d58 <configPWM+0x34>)
 8005d34:	0180      	lsls	r0, r0, #6
 8005d36:	581b      	ldr	r3, [r3, r0]
	  {
	  __HAL_TIM_SET_COMPARE(&timerinfo[ID],  channelinfo[(uint8_t)ID][(uint8_t)channel], duty);
 8005d38:	b909      	cbnz	r1, 8005d3e <configPWM+0x1a>
 8005d3a:	635a      	str	r2, [r3, #52]	; 0x34
 8005d3c:	4770      	bx	lr
 8005d3e:	2904      	cmp	r1, #4
 8005d40:	d101      	bne.n	8005d46 <configPWM+0x22>
 8005d42:	639a      	str	r2, [r3, #56]	; 0x38
 8005d44:	4770      	bx	lr
 8005d46:	2908      	cmp	r1, #8
 8005d48:	d101      	bne.n	8005d4e <configPWM+0x2a>
 8005d4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8005d4c:	4770      	bx	lr
 8005d4e:	641a      	str	r2, [r3, #64]	; 0x40
	  }
}
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	0800af90 	.word	0x0800af90
 8005d58:	20000d64 	.word	0x20000d64

08005d5c <ring_buffer_init>:
 * @param *rbd - pointer to the ring buffer descriptor
 * @param size - ring buffer size in number of bytes
 * @return RB_ERROR, RB_OK
 */
rb_status_t ring_buffer_init(rb_att_t *rbd, uint32_t size)
{
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	460d      	mov	r5, r1
  rbd->status = RB_ERROR;
 8005d60:	2101      	movs	r1, #1
{
 8005d62:	4604      	mov	r4, r0
  rbd->status = RB_ERROR;
 8005d64:	7501      	strb	r1, [r0, #20]

  if(rbd != NULL) // rbd must not be pointer to nowhere
  {
    rbd->buff = calloc(size, sizeof(uint8_t)); // allocate memory of "size" bytes, set all values to 0.
 8005d66:	4628      	mov	r0, r5
 8005d68:	f002 f938 	bl	8007fdc <calloc>
 8005d6c:	6020      	str	r0, [r4, #0]
    //rbd->buff = malloc(size * sizeof(uint8_t)); // Use this instead of calloc() if you don't wish to set all values to 0 by default.

    if(rbd->buff != NULL)  // buff must not be pointer to nowhere
 8005d6e:	6823      	ldr	r3, [r4, #0]
 8005d70:	b12b      	cbz	r3, 8005d7e <ring_buffer_init+0x22>
    {
      rbd->n_elem = size;

      // Initialize the ring buffer internal variables
      rbd->head = 0;
 8005d72:	2300      	movs	r3, #0
      rbd->n_elem = size;
 8005d74:	6065      	str	r5, [r4, #4]
      rbd->head = 0;
 8005d76:	60a3      	str	r3, [r4, #8]
      rbd->tail = 0;
 8005d78:	60e3      	str	r3, [r4, #12]
      rbd->count = 0;
 8005d7a:	6123      	str	r3, [r4, #16]
      rbd->status = RB_OK;
 8005d7c:	7523      	strb	r3, [r4, #20]
    }
  }

  return rbd->status;
 8005d7e:	7d20      	ldrb	r0, [r4, #20]
}
 8005d80:	bd38      	pop	{r3, r4, r5, pc}

08005d82 <ring_buffer_get>:
 * @param data - pointer to store the data
 * @param num - number of elements to read
 * @return RB_NOT_ENOUGH_DATA, RB_OK, RB_ERROR
 */
rb_status_t ring_buffer_get(rb_att_t *rbd, uint8_t *data, uint32_t num)
{
 8005d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d84:	460b      	mov	r3, r1
 8005d86:	4615      	mov	r5, r2
  rb_status_t status = RB_ERROR;
  uint32_t num_to_end = 0;

  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 8005d88:	4604      	mov	r4, r0
 8005d8a:	b350      	cbz	r0, 8005de2 <ring_buffer_get+0x60>
{
  uint32_t size = 0;

  if(rbd != NULL)  // rbd must not be a pointer to nowhere
  {
	  size = rbd->count;
 8005d8c:	6902      	ldr	r2, [r0, #16]
	  if(ring_buffer_size(rbd) >= num) //buffer is not empty and there is at least num of data stored
 8005d8e:	4295      	cmp	r5, r2
 8005d90:	d829      	bhi.n	8005de6 <ring_buffer_get+0x64>
		  if(rbd->tail >= rbd->n_elem) // reset ring buffer tail
 8005d92:	68c1      	ldr	r1, [r0, #12]
 8005d94:	6842      	ldr	r2, [r0, #4]
 8005d96:	4291      	cmp	r1, r2
			  rbd->tail = 0;
 8005d98:	bf24      	itt	cs
 8005d9a:	2200      	movcs	r2, #0
 8005d9c:	60c2      	strcs	r2, [r0, #12]
      num_to_end = rbd->n_elem - rbd->tail;
 8005d9e:	6846      	ldr	r6, [r0, #4]
 8005da0:	68c2      	ldr	r2, [r0, #12]
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 8005da2:	6800      	ldr	r0, [r0, #0]
      num_to_end = rbd->n_elem - rbd->tail;
 8005da4:	1ab6      	subs	r6, r6, r2
      if(num >= num_to_end) // is there enough ("num") of data to read before reaching buffer last element
 8005da6:	42b5      	cmp	r5, r6
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 8005da8:	68e1      	ldr	r1, [r4, #12]
      if(num >= num_to_end) // is there enough ("num") of data to read before reaching buffer last element
 8005daa:	d311      	bcc.n	8005dd0 <ring_buffer_get+0x4e>
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 8005dac:	4401      	add	r1, r0
 8005dae:	4632      	mov	r2, r6
 8005db0:	4618      	mov	r0, r3
 8005db2:	f002 f955 	bl	8008060 <memcpy>
        memcpy(data + num_to_end, rbd->buff, (num - num_to_end)); //read from buffer remaining partial data
 8005db6:	1baf      	subs	r7, r5, r6
 8005db8:	6821      	ldr	r1, [r4, #0]
 8005dba:	463a      	mov	r2, r7
 8005dbc:	4430      	add	r0, r6
 8005dbe:	f002 f94f 	bl	8008060 <memcpy>
        rbd->tail = num - num_to_end;  // tail increment
 8005dc2:	60e7      	str	r7, [r4, #12]
      status = RB_OK;
 8005dc4:	2000      	movs	r0, #0
        rbd->count = rbd->count - num; // decrement counter for num of data
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	1b5d      	subs	r5, r3, r5
 8005dca:	6125      	str	r5, [r4, #16]
  rbd->status = status;
 8005dcc:	7520      	strb	r0, [r4, #20]
}
 8005dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        memcpy(data, &(rbd->buff[rbd->tail]), num); //read from buffer
 8005dd0:	4401      	add	r1, r0
 8005dd2:	462a      	mov	r2, r5
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f002 f943 	bl	8008060 <memcpy>
        rbd->tail = rbd->tail + num;  // increment tail
 8005dda:	68e3      	ldr	r3, [r4, #12]
 8005ddc:	442b      	add	r3, r5
 8005dde:	60e3      	str	r3, [r4, #12]
 8005de0:	e7f0      	b.n	8005dc4 <ring_buffer_get+0x42>
  rb_status_t status = RB_ERROR;
 8005de2:	2001      	movs	r0, #1
 8005de4:	e7f2      	b.n	8005dcc <ring_buffer_get+0x4a>
      status = RB_NOT_ENOUGH_DATA;
 8005de6:	2005      	movs	r0, #5
 8005de8:	e7f0      	b.n	8005dcc <ring_buffer_get+0x4a>

08005dea <ring_buffer_free_elements>:
  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 8005dea:	b110      	cbz	r0, 8005df2 <ring_buffer_free_elements+0x8>
   ret_val = rbd->n_elem - rbd->count;
 8005dec:	6843      	ldr	r3, [r0, #4]
 8005dee:	6900      	ldr	r0, [r0, #16]
 8005df0:	1a18      	subs	r0, r3, r0
}
 8005df2:	4770      	bx	lr

08005df4 <ring_buffer_put>:
{
 8005df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005df8:	460f      	mov	r7, r1
 8005dfa:	4615      	mov	r5, r2
  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	b360      	cbz	r0, 8005e5a <ring_buffer_put+0x66>
    if(ring_buffer_free_elements(rbd) >= num)  // is there enough space in buffer for num of data
 8005e00:	f7ff fff3 	bl	8005dea <ring_buffer_free_elements>
 8005e04:	4290      	cmp	r0, r2
 8005e06:	d32a      	bcc.n	8005e5e <ring_buffer_put+0x6a>
    	if(rbd->head >= rbd->n_elem) // reset ring buffer head
 8005e08:	68a2      	ldr	r2, [r4, #8]
 8005e0a:	6863      	ldr	r3, [r4, #4]
 8005e0c:	429a      	cmp	r2, r3
          rbd->head = 0;
 8005e0e:	bf24      	itt	cs
 8005e10:	2300      	movcs	r3, #0
 8005e12:	60a3      	strcs	r3, [r4, #8]
      num_to_end = rbd->n_elem - rbd->head; // that many data can be written into buffer, before reaching buffer last element
 8005e14:	6866      	ldr	r6, [r4, #4]
 8005e16:	68a3      	ldr	r3, [r4, #8]
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8005e18:	6820      	ldr	r0, [r4, #0]
      num_to_end = rbd->n_elem - rbd->head; // that many data can be written into buffer, before reaching buffer last element
 8005e1a:	1af6      	subs	r6, r6, r3
      if(num_to_end < num) // if there is not enough space for "num" of data before reaching buffer last element
 8005e1c:	42b5      	cmp	r5, r6
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8005e1e:	68a3      	ldr	r3, [r4, #8]
      if(num_to_end < num) // if there is not enough space for "num" of data before reaching buffer last element
 8005e20:	d913      	bls.n	8005e4a <ring_buffer_put+0x56>
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8005e22:	4632      	mov	r2, r6
 8005e24:	4418      	add	r0, r3
        memcpy(rbd->buff, (data + num_to_end), (num - num_to_end)); //write to buffer rest of the data, starting with buffer[0]
 8005e26:	eba5 0806 	sub.w	r8, r5, r6
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8005e2a:	f002 f919 	bl	8008060 <memcpy>
        memcpy(rbd->buff, (data + num_to_end), (num - num_to_end)); //write to buffer rest of the data, starting with buffer[0]
 8005e2e:	6820      	ldr	r0, [r4, #0]
 8005e30:	4642      	mov	r2, r8
 8005e32:	19b9      	adds	r1, r7, r6
 8005e34:	f002 f914 	bl	8008060 <memcpy>
        rbd->head = num - num_to_end;  //head
 8005e38:	f8c4 8008 	str.w	r8, [r4, #8]
      status = RB_OK;
 8005e3c:	2000      	movs	r0, #0
        rbd->count = rbd->count + num; // increment counter for num of data
 8005e3e:	6923      	ldr	r3, [r4, #16]
 8005e40:	441d      	add	r5, r3
 8005e42:	6125      	str	r5, [r4, #16]
  rbd->status = status;
 8005e44:	7520      	strb	r0, [r4, #20]
}
 8005e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	memcpy(&(rbd->buff[rbd->head]), data, num); //write to buffer all num of data in one piece
 8005e4a:	4418      	add	r0, r3
 8005e4c:	462a      	mov	r2, r5
 8005e4e:	f002 f907 	bl	8008060 <memcpy>
        rbd->head = rbd->head + num;  // increment head
 8005e52:	68a3      	ldr	r3, [r4, #8]
 8005e54:	442b      	add	r3, r5
 8005e56:	60a3      	str	r3, [r4, #8]
 8005e58:	e7f0      	b.n	8005e3c <ring_buffer_put+0x48>
  rb_status_t status = RB_ERROR;
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	e7f2      	b.n	8005e44 <ring_buffer_put+0x50>
    	status = RB_NOT_ENOUGH_SPACE;
 8005e5e:	2004      	movs	r0, #4
 8005e60:	e7f0      	b.n	8005e44 <ring_buffer_put+0x50>
	...

08005e64 <dmx_serial_process>:
uint8_t escaped = 0;

#define ESC_CHAR 0x5C

void dmx_serial_process(void)
{
 8005e64:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t data;
	uint32_t regsize =  get_reg_length();
 8005e68:	f7fe fdee 	bl	8004a48 <get_reg_length>

	//Both Ports are set to Shell
	if ((UART_mode_SERIAL==0) && (UART_mode_USB==0))
 8005e6c:	4d37      	ldr	r5, [pc, #220]	; (8005f4c <dmx_serial_process+0xe8>)
	uint32_t regsize =  get_reg_length();
 8005e6e:	4606      	mov	r6, r0
	if ((UART_mode_SERIAL==0) && (UART_mode_USB==0))
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b91b      	cbnz	r3, 8005e7c <dmx_serial_process+0x18>
 8005e74:	4b36      	ldr	r3, [pc, #216]	; (8005f50 <dmx_serial_process+0xec>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d045      	beq.n	8005f08 <dmx_serial_process+0xa4>
		return;

	while ((RB_OK == ring_buffer_get(&rx_buff_dmx, &data, 1)) && (reg_count<regsize) && (syncstart == 1))
 8005e7c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8005f60 <dmx_serial_process+0xfc>
 8005e80:	4f34      	ldr	r7, [pc, #208]	; (8005f54 <dmx_serial_process+0xf0>)
 8005e82:	2201      	movs	r2, #1
 8005e84:	f10d 0107 	add.w	r1, sp, #7
 8005e88:	4640      	mov	r0, r8
 8005e8a:	f7ff ff7a 	bl	8005d82 <ring_buffer_get>
 8005e8e:	4c32      	ldr	r4, [pc, #200]	; (8005f58 <dmx_serial_process+0xf4>)
 8005e90:	b990      	cbnz	r0, 8005eb8 <dmx_serial_process+0x54>
 8005e92:	8820      	ldrh	r0, [r4, #0]
 8005e94:	42b0      	cmp	r0, r6
 8005e96:	d20f      	bcs.n	8005eb8 <dmx_serial_process+0x54>
 8005e98:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8005f5c <dmx_serial_process+0xf8>
 8005e9c:	f899 3000 	ldrb.w	r3, [r9]
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d109      	bne.n	8005eb8 <dmx_serial_process+0x54>
	{
		if ((data == ESC_CHAR) && (escaped == 0))
 8005ea4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005ea8:	f897 a000 	ldrb.w	sl, [r7]
 8005eac:	295c      	cmp	r1, #92	; 0x5c
 8005eae:	d11b      	bne.n	8005ee8 <dmx_serial_process+0x84>
 8005eb0:	f1ba 0f00 	cmp.w	sl, #0
 8005eb4:	d12b      	bne.n	8005f0e <dmx_serial_process+0xaa>
					reg_count++;
					break;
				default:			//Everything else we just ignore
					break;
			}
			escaped = 0;
 8005eb6:	703b      	strb	r3, [r7, #0]
			return;
		}
	}

	//If we have exceeded the number of registers or haven't synced yet just pull a byte
	if ((reg_count>=regsize) || (syncstart == 0))
 8005eb8:	8823      	ldrh	r3, [r4, #0]
 8005eba:	42b3      	cmp	r3, r6
 8005ebc:	d202      	bcs.n	8005ec4 <dmx_serial_process+0x60>
 8005ebe:	4b27      	ldr	r3, [pc, #156]	; (8005f5c <dmx_serial_process+0xf8>)
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	bb0b      	cbnz	r3, 8005f08 <dmx_serial_process+0xa4>
	{
		if (RB_OK == ring_buffer_get(&rx_buff_dmx, &data, 1))
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	f10d 0107 	add.w	r1, sp, #7
 8005eca:	4825      	ldr	r0, [pc, #148]	; (8005f60 <dmx_serial_process+0xfc>)
 8005ecc:	f7ff ff59 	bl	8005d82 <ring_buffer_get>
 8005ed0:	b9d0      	cbnz	r0, 8005f08 <dmx_serial_process+0xa4>
		{
			//If it happens to be the escape byte we go into escape mode
			if ((data == ESC_CHAR) && (escaped == 0))
 8005ed2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005ed6:	4a1f      	ldr	r2, [pc, #124]	; (8005f54 <dmx_serial_process+0xf0>)
 8005ed8:	2b5c      	cmp	r3, #92	; 0x5c
 8005eda:	7811      	ldrb	r1, [r2, #0]
 8005edc:	4610      	mov	r0, r2
 8005ede:	d127      	bne.n	8005f30 <dmx_serial_process+0xcc>
 8005ee0:	bb59      	cbnz	r1, 8005f3a <dmx_serial_process+0xd6>
			{
				escaped = 1;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	7013      	strb	r3, [r2, #0]
				return;
 8005ee6:	e00f      	b.n	8005f08 <dmx_serial_process+0xa4>
		if (escaped)
 8005ee8:	f1ba 0f00 	cmp.w	sl, #0
 8005eec:	d015      	beq.n	8005f1a <dmx_serial_process+0xb6>
			switch (data)
 8005eee:	296d      	cmp	r1, #109	; 0x6d
 8005ef0:	d005      	beq.n	8005efe <dmx_serial_process+0x9a>
 8005ef2:	b911      	cbnz	r1, 8005efa <dmx_serial_process+0x96>
					reg_count = 0;
 8005ef4:	8021      	strh	r1, [r4, #0]
					syncstart = 1;
 8005ef6:	f889 3000 	strb.w	r3, [r9]
			escaped = 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	e7db      	b.n	8005eb6 <dmx_serial_process+0x52>
					UART_mode_SERIAL = (int)UART_MODE_SHELL;
 8005efe:	2300      	movs	r3, #0
					syncstart = 0;
 8005f00:	4a16      	ldr	r2, [pc, #88]	; (8005f5c <dmx_serial_process+0xf8>)
					UART_mode_SERIAL = (int)UART_MODE_SHELL;
 8005f02:	602b      	str	r3, [r5, #0]
					syncstart = 0;
 8005f04:	7013      	strb	r3, [r2, #0]
					reg_count = 0;
 8005f06:	8023      	strh	r3, [r4, #0]
		else
		{
			return;
		}
	}
}
 8005f08:	b002      	add	sp, #8
 8005f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					set_reg(reg_count, ESC_CHAR);
 8005f0e:	f7fe fdcb 	bl	8004aa8 <set_reg>
					reg_count++;
 8005f12:	8823      	ldrh	r3, [r4, #0]
 8005f14:	3301      	adds	r3, #1
 8005f16:	8023      	strh	r3, [r4, #0]
					break;
 8005f18:	e7ef      	b.n	8005efa <dmx_serial_process+0x96>
		set_reg(reg_count, data);
 8005f1a:	f7fe fdc5 	bl	8004aa8 <set_reg>
		reg_count++;
 8005f1e:	8823      	ldrh	r3, [r4, #0]
 8005f20:	3301      	adds	r3, #1
 8005f22:	b29b      	uxth	r3, r3
		if (reg_count >=regsize)
 8005f24:	42b3      	cmp	r3, r6
		reg_count++;
 8005f26:	8023      	strh	r3, [r4, #0]
		if (reg_count >=regsize)
 8005f28:	d3ab      	bcc.n	8005e82 <dmx_serial_process+0x1e>
			syncstart = 0;
 8005f2a:	f889 a000 	strb.w	sl, [r9]
			return;
 8005f2e:	e7eb      	b.n	8005f08 <dmx_serial_process+0xa4>
			if (escaped)
 8005f30:	2900      	cmp	r1, #0
 8005f32:	d0e9      	beq.n	8005f08 <dmx_serial_process+0xa4>
				switch (data)
 8005f34:	b123      	cbz	r3, 8005f40 <dmx_serial_process+0xdc>
 8005f36:	2b6d      	cmp	r3, #109	; 0x6d
 8005f38:	d0e1      	beq.n	8005efe <dmx_serial_process+0x9a>
				escaped = 0;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	7003      	strb	r3, [r0, #0]
 8005f3e:	e7e3      	b.n	8005f08 <dmx_serial_process+0xa4>
						syncstart = 1;
 8005f40:	2201      	movs	r2, #1
						reg_count = 0;
 8005f42:	8023      	strh	r3, [r4, #0]
						syncstart = 1;
 8005f44:	4b05      	ldr	r3, [pc, #20]	; (8005f5c <dmx_serial_process+0xf8>)
 8005f46:	701a      	strb	r2, [r3, #0]
						break;
 8005f48:	e7f7      	b.n	8005f3a <dmx_serial_process+0xd6>
 8005f4a:	bf00      	nop
 8005f4c:	20000420 	.word	0x20000420
 8005f50:	20000421 	.word	0x20000421
 8005f54:	20000424 	.word	0x20000424
 8005f58:	20000426 	.word	0x20000426
 8005f5c:	20000428 	.word	0x20000428
 8005f60:	20000990 	.word	0x20000990

08005f64 <tracer_puts>:
	if (UART_mode_SERIAL == 0)
		HAL_UART_Transmit(&huart3, &ch, 1, 5000);
}

void tracer_puts(uint8_t *str,const uint16_t size)
{
 8005f64:	b570      	push	{r4, r5, r6, lr}
	if (USB_Active)
 8005f66:	4b0b      	ldr	r3, [pc, #44]	; (8005f94 <tracer_puts+0x30>)
{
 8005f68:	4604      	mov	r4, r0
	if (USB_Active)
 8005f6a:	781b      	ldrb	r3, [r3, #0]
{
 8005f6c:	460d      	mov	r5, r1
	if (USB_Active)
 8005f6e:	b123      	cbz	r3, 8005f7a <tracer_puts+0x16>
	{
		if (UART_mode_USB == 0)
 8005f70:	4b09      	ldr	r3, [pc, #36]	; (8005f98 <tracer_puts+0x34>)
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	b90b      	cbnz	r3, 8005f7a <tracer_puts+0x16>
			CDC_Transmit_FS(str,size);
 8005f76:	f001 f9a3 	bl	80072c0 <CDC_Transmit_FS>
	}
	if (UART_mode_SERIAL == 0)
 8005f7a:	4b08      	ldr	r3, [pc, #32]	; (8005f9c <tracer_puts+0x38>)
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	b943      	cbnz	r3, 8005f92 <tracer_puts+0x2e>
		HAL_UART_Transmit(&huart3,str,size, 5000);
 8005f80:	462a      	mov	r2, r5
 8005f82:	4621      	mov	r1, r4
}
 8005f84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Transmit(&huart3,str,size, 5000);
 8005f88:	f241 3388 	movw	r3, #5000	; 0x1388
 8005f8c:	4804      	ldr	r0, [pc, #16]	; (8005fa0 <tracer_puts+0x3c>)
 8005f8e:	f7fd bafd 	b.w	800358c <HAL_UART_Transmit>
}
 8005f92:	bd70      	pop	{r4, r5, r6, pc}
 8005f94:	20000422 	.word	0x20000422
 8005f98:	20000421 	.word	0x20000421
 8005f9c:	20000420 	.word	0x20000420
 8005fa0:	20000b68 	.word	0x20000b68

08005fa4 <tracer_getchar>:

#ifdef USE_UART_IRQ
uint8_t tracer_getchar(void)
{
 8005fa4:	b507      	push	{r0, r1, r2, lr}
	uint8_t data;
	if (RB_OK == ring_buffer_get(&rx_buff_shell, &data, 1))
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f10d 0107 	add.w	r1, sp, #7
 8005fac:	4805      	ldr	r0, [pc, #20]	; (8005fc4 <tracer_getchar+0x20>)
 8005fae:	f7ff fee8 	bl	8005d82 <ring_buffer_get>
 8005fb2:	b920      	cbnz	r0, 8005fbe <tracer_getchar+0x1a>
		return data;
 8005fb4:	f89d 0007 	ldrb.w	r0, [sp, #7]
	else
		return 0;
}
 8005fb8:	b003      	add	sp, #12
 8005fba:	f85d fb04 	ldr.w	pc, [sp], #4
		return 0;
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	e7fa      	b.n	8005fb8 <tracer_getchar+0x14>
 8005fc2:	bf00      	nop
 8005fc4:	200009a8 	.word	0x200009a8

08005fc8 <init_settings>:
#define PAGE_SETTING_START 123
#define PAGE_SETTING_COUNT 4


void init_settings(void)
{
 8005fc8:	b510      	push	{r4, lr}
	//Set everything to 0....
	memset(&settings,0,sizeof(settings_s));
 8005fca:	4c13      	ldr	r4, [pc, #76]	; (8006018 <init_settings+0x50>)
 8005fcc:	2238      	movs	r2, #56	; 0x38
 8005fce:	2100      	movs	r1, #0
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f002 f850 	bl	8008076 <memset>

	//Set deviations from 0...
	settings.max_brightness = 255;
 8005fd6:	22ff      	movs	r2, #255	; 0xff
 8005fd8:	f824 2c02 	strh.w	r2, [r4, #-2]

	settings.strip1_length = 9;
 8005fdc:	2209      	movs	r2, #9
 8005fde:	84a2      	strh	r2, [r4, #36]	; 0x24
	settings.strip2_length = 9;
 8005fe0:	84e2      	strh	r2, [r4, #38]	; 0x26

	settings.offset_red = -100;
 8005fe2:	f64f 729c 	movw	r2, #65436	; 0xff9c
 8005fe6:	8722      	strh	r2, [r4, #56]	; 0x38
	settings.gain_red = 100;    //Gain * 100
	settings.gamma_red = 220;   //Gamma * 100
 8005fe8:	22dc      	movs	r2, #220	; 0xdc
	settings.gain_red = 100;    //Gain * 100
 8005fea:	2164      	movs	r1, #100	; 0x64
	settings.offset_green = -80;
 8005fec:	f64f 70b0 	movw	r0, #65456	; 0xffb0
	settings.gamma_red = 220;   //Gamma * 100
 8005ff0:	87a2      	strh	r2, [r4, #60]	; 0x3c
	settings.gain_green =100;    //Gain * 100
	settings.gamma_green = 220;   //Gamma * 100
 8005ff2:	f8a4 2042 	strh.w	r2, [r4, #66]	; 0x42
	settings.offset_blue = -80;
	settings.gain_blue = 100;    //Gain * 100
	settings.gamma_blue = 220;   //Gamma * 100
 8005ff6:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48

	settings.gamma_strip = 220; //Gamma * 100
 8005ffa:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a

	settings.fx_multiplier = 1;
 8005ffe:	2201      	movs	r2, #1
	settings.gain_red = 100;    //Gain * 100
 8006000:	8761      	strh	r1, [r4, #58]	; 0x3a
	settings.offset_green = -80;
 8006002:	87e0      	strh	r0, [r4, #62]	; 0x3e
	settings.gain_green =100;    //Gain * 100
 8006004:	f8a4 1040 	strh.w	r1, [r4, #64]	; 0x40
	settings.offset_blue = -80;
 8006008:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44
	settings.gain_blue = 100;    //Gain * 100
 800600c:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
	settings.fx_multiplier = 1;
 8006010:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
	settings.UART_Mode_UART = (uint8_t)UART_MODE_SHELL;
	settings.UART_Mode_USB = (uint8_t)UART_MODE_SHELL;
}
 8006014:	bd10      	pop	{r4, pc}
 8006016:	bf00      	nop
 8006018:	20000ac2 	.word	0x20000ac2

0800601c <apply_settings>:

void apply_settings(void)
{
 800601c:	b510      	push	{r4, lr}
	//Apply settings to registers
	set_reg(MAX_BRIGHTNESS,settings.max_brightness);
 800601e:	4c3a      	ldr	r4, [pc, #232]	; (8006108 <apply_settings+0xec>)
 8006020:	2000      	movs	r0, #0
 8006022:	7821      	ldrb	r1, [r4, #0]
 8006024:	f7fe fd40 	bl	8004aa8 <set_reg>
	set_reg(CH1_RED,settings.pwm_ch1_r);
 8006028:	78a1      	ldrb	r1, [r4, #2]
 800602a:	2001      	movs	r0, #1
 800602c:	f7fe fd3c 	bl	8004aa8 <set_reg>
	set_reg(CH1_GREEN,settings.pwm_ch1_g);
 8006030:	7921      	ldrb	r1, [r4, #4]
 8006032:	2002      	movs	r0, #2
 8006034:	f7fe fd38 	bl	8004aa8 <set_reg>
	set_reg(CH1_BLUE,settings.pwm_ch1_b);
 8006038:	79a1      	ldrb	r1, [r4, #6]
 800603a:	2003      	movs	r0, #3
 800603c:	f7fe fd34 	bl	8004aa8 <set_reg>
	set_reg(CH2_RED,settings.pwm_ch2_r);
 8006040:	7a21      	ldrb	r1, [r4, #8]
 8006042:	2004      	movs	r0, #4
 8006044:	f7fe fd30 	bl	8004aa8 <set_reg>
	set_reg(CH2_GREEN,settings.pwm_ch2_g);
 8006048:	7aa1      	ldrb	r1, [r4, #10]
 800604a:	2005      	movs	r0, #5
 800604c:	f7fe fd2c 	bl	8004aa8 <set_reg>
	set_reg(CH2_BLUE,settings.pwm_ch2_b);
 8006050:	7b21      	ldrb	r1, [r4, #12]
 8006052:	2006      	movs	r0, #6
 8006054:	f7fe fd28 	bl	8004aa8 <set_reg>
	set_reg(CH3_RED,settings.pwm_ch3_r);
 8006058:	7ba1      	ldrb	r1, [r4, #14]
 800605a:	2007      	movs	r0, #7
 800605c:	f7fe fd24 	bl	8004aa8 <set_reg>
	set_reg(CH3_GREEN,settings.pwm_ch3_g);
 8006060:	7c21      	ldrb	r1, [r4, #16]
 8006062:	2008      	movs	r0, #8
 8006064:	f7fe fd20 	bl	8004aa8 <set_reg>
	set_reg(CH3_BLUE,settings.pwm_ch3_b);
 8006068:	7ca1      	ldrb	r1, [r4, #18]
 800606a:	2009      	movs	r0, #9
 800606c:	f7fe fd1c 	bl	8004aa8 <set_reg>
	set_reg(CH3_WHITE,settings.pwm_ch3_w);
 8006070:	7d21      	ldrb	r1, [r4, #20]
 8006072:	200a      	movs	r0, #10
 8006074:	f7fe fd18 	bl	8004aa8 <set_reg>

	//Deal with LED Strip Registers
	if (DMX_MODE2 == get_mode())
 8006078:	f7fe fce0 	bl	8004a3c <get_mode>
 800607c:	2801      	cmp	r0, #1
 800607e:	d142      	bne.n	8006106 <apply_settings+0xea>
	{
		set_reg(FX_SELECT,settings.fx_select);
 8006080:	7da1      	ldrb	r1, [r4, #22]
 8006082:	200b      	movs	r0, #11
 8006084:	f7fe fd10 	bl	8004aa8 <set_reg>

		set_reg(STRIP1_PATTERN,settings.strip1_pattern);
 8006088:	7de1      	ldrb	r1, [r4, #23]
 800608a:	200c      	movs	r0, #12
 800608c:	f7fe fd0c 	bl	8004aa8 <set_reg>
		set_reg(STRIP1_SPEED,settings.strip1_speed);
 8006090:	7e21      	ldrb	r1, [r4, #24]
 8006092:	200d      	movs	r0, #13
 8006094:	f7fe fd08 	bl	8004aa8 <set_reg>
		set_reg(STRIP1_SIZE,settings.strip1_size);
 8006098:	7e61      	ldrb	r1, [r4, #25]
 800609a:	200e      	movs	r0, #14
 800609c:	f7fe fd04 	bl	8004aa8 <set_reg>
		set_reg(STRIP1_COMPLEXITY,settings.strip1_complexity);
 80060a0:	7ea1      	ldrb	r1, [r4, #26]
 80060a2:	200f      	movs	r0, #15
 80060a4:	f7fe fd00 	bl	8004aa8 <set_reg>
		set_reg(STRIP1_V1,settings.strip1_v1);
 80060a8:	7ee1      	ldrb	r1, [r4, #27]
 80060aa:	2010      	movs	r0, #16
 80060ac:	f7fe fcfc 	bl	8004aa8 <set_reg>
		set_reg(STRIP1_V2,settings.strip1_v2);
 80060b0:	7f21      	ldrb	r1, [r4, #28]
 80060b2:	2011      	movs	r0, #17
 80060b4:	f7fe fcf8 	bl	8004aa8 <set_reg>
		set_reg(STRIP1_V3,settings.strip1_v3);
 80060b8:	7f61      	ldrb	r1, [r4, #29]
 80060ba:	2012      	movs	r0, #18
 80060bc:	f7fe fcf4 	bl	8004aa8 <set_reg>

		set_reg(STRIP2_PATTERN,settings.strip2_pattern);
 80060c0:	7fa1      	ldrb	r1, [r4, #30]
 80060c2:	2013      	movs	r0, #19
 80060c4:	f7fe fcf0 	bl	8004aa8 <set_reg>
		set_reg(STRIP2_SPEED,settings.strip2_speed);
 80060c8:	7fe1      	ldrb	r1, [r4, #31]
 80060ca:	2014      	movs	r0, #20
 80060cc:	f7fe fcec 	bl	8004aa8 <set_reg>
		set_reg(STRIP2_SIZE,settings.strip2_size);
 80060d0:	f894 1020 	ldrb.w	r1, [r4, #32]
 80060d4:	2015      	movs	r0, #21
 80060d6:	f7fe fce7 	bl	8004aa8 <set_reg>
		set_reg(STRIP2_COMPLEXITY,settings.strip2_complexity);
 80060da:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
 80060de:	2016      	movs	r0, #22
 80060e0:	f7fe fce2 	bl	8004aa8 <set_reg>
		set_reg(STRIP2_V1,settings.strip2_v1);
 80060e4:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
 80060e8:	2017      	movs	r0, #23
 80060ea:	f7fe fcdd 	bl	8004aa8 <set_reg>
		set_reg(STRIP2_V2,settings.strip2_v2);
 80060ee:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 80060f2:	2018      	movs	r0, #24
 80060f4:	f7fe fcd8 	bl	8004aa8 <set_reg>
		set_reg(STRIP2_V3,settings.strip2_v3);
 80060f8:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 80060fc:	2019      	movs	r0, #25
	}
}
 80060fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		set_reg(STRIP2_V3,settings.strip2_v3);
 8006102:	f7fe bcd1 	b.w	8004aa8 <set_reg>
}
 8006106:	bd10      	pop	{r4, pc}
 8006108:	20000ac0 	.word	0x20000ac0

0800610c <load_settings>:

void load_settings(void)
{
 800610c:	b508      	push	{r3, lr}
	if (!EE_Reads(0,sizeof(settings_s),(uint32_t*)&settings))
 800610e:	4a06      	ldr	r2, [pc, #24]	; (8006128 <load_settings+0x1c>)
 8006110:	214e      	movs	r1, #78	; 0x4e
 8006112:	2000      	movs	r0, #0
 8006114:	f7fe fe0a 	bl	8004d2c <EE_Reads>
 8006118:	b920      	cbnz	r0, 8006124 <load_settings+0x18>
		print("EEPROM Read Failed");
}
 800611a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		print("EEPROM Read Failed");
 800611e:	4803      	ldr	r0, [pc, #12]	; (800612c <load_settings+0x20>)
 8006120:	f000 ba18 	b.w	8006554 <print>
}
 8006124:	bd08      	pop	{r3, pc}
 8006126:	bf00      	nop
 8006128:	20000ac0 	.word	0x20000ac0
 800612c:	0800afc0 	.word	0x0800afc0

08006130 <save_settings>:

void save_settings(void)
{
 8006130:	b508      	push	{r3, lr}
	if (!EE_Writes(0,sizeof(settings_s),(uint32_t*)&settings))
 8006132:	4a06      	ldr	r2, [pc, #24]	; (800614c <save_settings+0x1c>)
 8006134:	214e      	movs	r1, #78	; 0x4e
 8006136:	2000      	movs	r0, #0
 8006138:	f7fe fe0c 	bl	8004d54 <EE_Writes>
 800613c:	b920      	cbnz	r0, 8006148 <save_settings+0x18>
		print("EEPROM Write Failed");
}
 800613e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		print("EEPROM Write Failed");
 8006142:	4803      	ldr	r0, [pc, #12]	; (8006150 <save_settings+0x20>)
 8006144:	f000 ba06 	b.w	8006554 <print>
}
 8006148:	bd08      	pop	{r3, pc}
 800614a:	bf00      	nop
 800614c:	20000ac0 	.word	0x20000ac0
 8006150:	0800b3a9 	.word	0x0800b3a9

08006154 <print_settings>:

void print_settings(void)
{
 8006154:	b570      	push	{r4, r5, r6, lr}
	print("");
 8006156:	4d90      	ldr	r5, [pc, #576]	; (8006398 <print_settings+0x244>)
	print("Defaults");
	print("-------");
 8006158:	4e90      	ldr	r6, [pc, #576]	; (800639c <print_settings+0x248>)
	print("");
 800615a:	4628      	mov	r0, r5
	print("MAX_BRIGHTN: %d",settings.max_brightness);
 800615c:	4c90      	ldr	r4, [pc, #576]	; (80063a0 <print_settings+0x24c>)
	print("");
 800615e:	f000 f9f9 	bl	8006554 <print>
	print("Defaults");
 8006162:	4890      	ldr	r0, [pc, #576]	; (80063a4 <print_settings+0x250>)
 8006164:	f000 f9f6 	bl	8006554 <print>
	print("-------");
 8006168:	4630      	mov	r0, r6
 800616a:	f000 f9f3 	bl	8006554 <print>
	print("MAX_BRIGHTN: %d",settings.max_brightness);
 800616e:	8821      	ldrh	r1, [r4, #0]
 8006170:	488d      	ldr	r0, [pc, #564]	; (80063a8 <print_settings+0x254>)
 8006172:	f000 f9ef 	bl	8006554 <print>
	print("CH1_RED: %d",settings.pwm_ch1_r);
 8006176:	8861      	ldrh	r1, [r4, #2]
 8006178:	488c      	ldr	r0, [pc, #560]	; (80063ac <print_settings+0x258>)
 800617a:	f000 f9eb 	bl	8006554 <print>
	print("CH1_GREEN: %d",settings.pwm_ch1_g);
 800617e:	88a1      	ldrh	r1, [r4, #4]
 8006180:	488b      	ldr	r0, [pc, #556]	; (80063b0 <print_settings+0x25c>)
 8006182:	f000 f9e7 	bl	8006554 <print>
	print("CH1_BLUE: %d",settings.pwm_ch1_b);
 8006186:	88e1      	ldrh	r1, [r4, #6]
 8006188:	488a      	ldr	r0, [pc, #552]	; (80063b4 <print_settings+0x260>)
 800618a:	f000 f9e3 	bl	8006554 <print>
	print("CH2_RED: %d",settings.pwm_ch2_r);
 800618e:	8921      	ldrh	r1, [r4, #8]
 8006190:	4889      	ldr	r0, [pc, #548]	; (80063b8 <print_settings+0x264>)
 8006192:	f000 f9df 	bl	8006554 <print>
	print("CH2_GREEN: %d",settings.pwm_ch2_g);
 8006196:	8961      	ldrh	r1, [r4, #10]
 8006198:	4888      	ldr	r0, [pc, #544]	; (80063bc <print_settings+0x268>)
 800619a:	f000 f9db 	bl	8006554 <print>
	print("CH2_BLUE: %d",settings.pwm_ch2_b);
 800619e:	89a1      	ldrh	r1, [r4, #12]
 80061a0:	4887      	ldr	r0, [pc, #540]	; (80063c0 <print_settings+0x26c>)
 80061a2:	f000 f9d7 	bl	8006554 <print>
	print("CH3_RED: %d",settings.pwm_ch3_r);
 80061a6:	89e1      	ldrh	r1, [r4, #14]
 80061a8:	4886      	ldr	r0, [pc, #536]	; (80063c4 <print_settings+0x270>)
 80061aa:	f000 f9d3 	bl	8006554 <print>
	print("CH3_GREEN: %d",settings.pwm_ch3_g);
 80061ae:	8a21      	ldrh	r1, [r4, #16]
 80061b0:	4885      	ldr	r0, [pc, #532]	; (80063c8 <print_settings+0x274>)
 80061b2:	f000 f9cf 	bl	8006554 <print>
	print("CH3_BLUE: %d",settings.pwm_ch3_b);
 80061b6:	8a61      	ldrh	r1, [r4, #18]
 80061b8:	4884      	ldr	r0, [pc, #528]	; (80063cc <print_settings+0x278>)
 80061ba:	f000 f9cb 	bl	8006554 <print>
	print("CH3_WHITE: %d",settings.pwm_ch3_w);
 80061be:	8aa1      	ldrh	r1, [r4, #20]
 80061c0:	4883      	ldr	r0, [pc, #524]	; (80063d0 <print_settings+0x27c>)
 80061c2:	f000 f9c7 	bl	8006554 <print>
	print("FX_SELECT: %d",settings.fx_select);
 80061c6:	7da1      	ldrb	r1, [r4, #22]
 80061c8:	4882      	ldr	r0, [pc, #520]	; (80063d4 <print_settings+0x280>)
 80061ca:	f000 f9c3 	bl	8006554 <print>

	print("STRIP1_PATTERN: %d",settings.strip1_pattern);
 80061ce:	7de1      	ldrb	r1, [r4, #23]
 80061d0:	4881      	ldr	r0, [pc, #516]	; (80063d8 <print_settings+0x284>)
 80061d2:	f000 f9bf 	bl	8006554 <print>
	print("STRIP1_SPEED: %d",settings.strip1_speed);
 80061d6:	7e21      	ldrb	r1, [r4, #24]
 80061d8:	4880      	ldr	r0, [pc, #512]	; (80063dc <print_settings+0x288>)
 80061da:	f000 f9bb 	bl	8006554 <print>
	print("STRIP1_SIZE: %d",settings.strip1_size);
 80061de:	7e61      	ldrb	r1, [r4, #25]
 80061e0:	487f      	ldr	r0, [pc, #508]	; (80063e0 <print_settings+0x28c>)
 80061e2:	f000 f9b7 	bl	8006554 <print>
	print("STRIP1_COMPLEX: %d",settings.strip1_complexity);
 80061e6:	7ea1      	ldrb	r1, [r4, #26]
 80061e8:	487e      	ldr	r0, [pc, #504]	; (80063e4 <print_settings+0x290>)
 80061ea:	f000 f9b3 	bl	8006554 <print>
	print("STRIP1_V1: %d",settings.strip1_v1);
 80061ee:	7ee1      	ldrb	r1, [r4, #27]
 80061f0:	487d      	ldr	r0, [pc, #500]	; (80063e8 <print_settings+0x294>)
 80061f2:	f000 f9af 	bl	8006554 <print>
	print("STRIP1_V2: %d",settings.strip1_v2);
 80061f6:	7f21      	ldrb	r1, [r4, #28]
 80061f8:	487c      	ldr	r0, [pc, #496]	; (80063ec <print_settings+0x298>)
 80061fa:	f000 f9ab 	bl	8006554 <print>
	print("STRIP1_V3: %d",settings.strip1_v3);
 80061fe:	7f61      	ldrb	r1, [r4, #29]
 8006200:	487b      	ldr	r0, [pc, #492]	; (80063f0 <print_settings+0x29c>)
 8006202:	f000 f9a7 	bl	8006554 <print>

	print("STRIP2_PATTERN: %d",settings.strip2_pattern);
 8006206:	7fa1      	ldrb	r1, [r4, #30]
 8006208:	487a      	ldr	r0, [pc, #488]	; (80063f4 <print_settings+0x2a0>)
 800620a:	f000 f9a3 	bl	8006554 <print>
	print("STRIP2_SPEED: %d",settings.strip2_speed);
 800620e:	7fe1      	ldrb	r1, [r4, #31]
 8006210:	4879      	ldr	r0, [pc, #484]	; (80063f8 <print_settings+0x2a4>)
 8006212:	f000 f99f 	bl	8006554 <print>
	print("STRIP2_SIZE: %d",settings.strip2_size);
 8006216:	f894 1020 	ldrb.w	r1, [r4, #32]
 800621a:	4878      	ldr	r0, [pc, #480]	; (80063fc <print_settings+0x2a8>)
 800621c:	f000 f99a 	bl	8006554 <print>
	print("STRIP2_COMPLEX: %d",settings.strip2_complexity);
 8006220:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
 8006224:	4876      	ldr	r0, [pc, #472]	; (8006400 <print_settings+0x2ac>)
 8006226:	f000 f995 	bl	8006554 <print>
	print("STRIP2_V1: %d",settings.strip2_v1);
 800622a:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
 800622e:	4875      	ldr	r0, [pc, #468]	; (8006404 <print_settings+0x2b0>)
 8006230:	f000 f990 	bl	8006554 <print>
	print("STRIP2_V2: %d",settings.strip2_v2);
 8006234:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8006238:	4873      	ldr	r0, [pc, #460]	; (8006408 <print_settings+0x2b4>)
 800623a:	f000 f98b 	bl	8006554 <print>
	print("STRIP2_V3: %d",settings.strip2_v3);
 800623e:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 8006242:	4872      	ldr	r0, [pc, #456]	; (800640c <print_settings+0x2b8>)
 8006244:	f000 f986 	bl	8006554 <print>
	print("");
 8006248:	4628      	mov	r0, r5
 800624a:	f000 f983 	bl	8006554 <print>
	print("Settings");
 800624e:	4870      	ldr	r0, [pc, #448]	; (8006410 <print_settings+0x2bc>)
 8006250:	f000 f980 	bl	8006554 <print>
	print("-------");
 8006254:	4630      	mov	r0, r6
 8006256:	f000 f97d 	bl	8006554 <print>
	//FX Multiplier
	print("FX Multiplier: %d",settings.fx_multiplier);
 800625a:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
 800625e:	486d      	ldr	r0, [pc, #436]	; (8006414 <print_settings+0x2c0>)
 8006260:	f000 f978 	bl	8006554 <print>
	//Strips
	print("Strip 1 Length: %d",settings.strip1_length);
 8006264:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8006266:	486c      	ldr	r0, [pc, #432]	; (8006418 <print_settings+0x2c4>)
 8006268:	f000 f974 	bl	8006554 <print>
	print("Strip 2 Length: %d",settings.strip2_length);
 800626c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800626e:	486b      	ldr	r0, [pc, #428]	; (800641c <print_settings+0x2c8>)
 8006270:	f000 f970 	bl	8006554 <print>

	print("UART Mode Serial: %d",settings.UART_Mode_UART);
 8006274:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
 8006278:	4869      	ldr	r0, [pc, #420]	; (8006420 <print_settings+0x2cc>)
 800627a:	f000 f96b 	bl	8006554 <print>
	print("UART Mode USB: %d",settings.UART_Mode_USB);
 800627e:	f894 102b 	ldrb.w	r1, [r4, #43]	; 0x2b
 8006282:	4868      	ldr	r0, [pc, #416]	; (8006424 <print_settings+0x2d0>)
 8006284:	f000 f966 	bl	8006554 <print>
	print("");
 8006288:	4628      	mov	r0, r5
 800628a:	f000 f963 	bl	8006554 <print>
	//Triggers
	print("Triggers");
 800628e:	4866      	ldr	r0, [pc, #408]	; (8006428 <print_settings+0x2d4>)
 8006290:	f000 f960 	bl	8006554 <print>
	print("--------");
 8006294:	4865      	ldr	r0, [pc, #404]	; (800642c <print_settings+0x2d8>)
 8006296:	f000 f95d 	bl	8006554 <print>
	print("Trigger A0 Mode",settings.trigger_mode_A0);
 800629a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 800629e:	4864      	ldr	r0, [pc, #400]	; (8006430 <print_settings+0x2dc>)
 80062a0:	f000 f958 	bl	8006554 <print>
	print("Trigger A0 Reg: %d",settings.trigger_reg_A0);
 80062a4:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
 80062a8:	4862      	ldr	r0, [pc, #392]	; (8006434 <print_settings+0x2e0>)
 80062aa:	f000 f953 	bl	8006554 <print>
	print("Trigger A0 Reg Low->Hi: %d",settings.trigger_reg_lohi_A0);
 80062ae:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e
 80062b2:	4861      	ldr	r0, [pc, #388]	; (8006438 <print_settings+0x2e4>)
 80062b4:	f000 f94e 	bl	8006554 <print>
	print("Trigger A0 Val Low->Hi: %d",settings.trigger_val_lohi_A0);
 80062b8:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 80062bc:	485f      	ldr	r0, [pc, #380]	; (800643c <print_settings+0x2e8>)
 80062be:	f000 f949 	bl	8006554 <print>
	print("Trigger A0 Reg Hi->Low: %d",settings.trigger_reg_hilo_A0);
 80062c2:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80062c6:	485e      	ldr	r0, [pc, #376]	; (8006440 <print_settings+0x2ec>)
 80062c8:	f000 f944 	bl	8006554 <print>
	print("Trigger A0 Val Hi-Low: %d",settings.trigger_val_hilo_A0);
 80062cc:	f894 1031 	ldrb.w	r1, [r4, #49]	; 0x31
 80062d0:	485c      	ldr	r0, [pc, #368]	; (8006444 <print_settings+0x2f0>)
 80062d2:	f000 f93f 	bl	8006554 <print>
	print("Trigger A0 Level: %d",settings.trigger_level_A0);
 80062d6:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
 80062da:	485b      	ldr	r0, [pc, #364]	; (8006448 <print_settings+0x2f4>)
 80062dc:	f000 f93a 	bl	8006554 <print>

	print("Trigger A1 Mode",settings.trigger_mode_A1);
 80062e0:	f894 1033 	ldrb.w	r1, [r4, #51]	; 0x33
 80062e4:	4859      	ldr	r0, [pc, #356]	; (800644c <print_settings+0x2f8>)
 80062e6:	f000 f935 	bl	8006554 <print>
	print("Trigger A1 Reg: %d",settings.trigger_reg_A1);
 80062ea:	f894 1034 	ldrb.w	r1, [r4, #52]	; 0x34
 80062ee:	4858      	ldr	r0, [pc, #352]	; (8006450 <print_settings+0x2fc>)
 80062f0:	f000 f930 	bl	8006554 <print>
	print("Trigger A1 Reg Low->Hi: %d",settings.trigger_reg_lohi_A1);
 80062f4:	f894 1035 	ldrb.w	r1, [r4, #53]	; 0x35
 80062f8:	4856      	ldr	r0, [pc, #344]	; (8006454 <print_settings+0x300>)
 80062fa:	f000 f92b 	bl	8006554 <print>
	print("Trigger A1 Val Low->Hi: %d",settings.trigger_val_lohi_A1);
 80062fe:	f894 1036 	ldrb.w	r1, [r4, #54]	; 0x36
 8006302:	4855      	ldr	r0, [pc, #340]	; (8006458 <print_settings+0x304>)
 8006304:	f000 f926 	bl	8006554 <print>
	print("Trigger A1 Reg Hi->Low: %d",settings.trigger_reg_hilo_A1);
 8006308:	f894 1037 	ldrb.w	r1, [r4, #55]	; 0x37
 800630c:	4853      	ldr	r0, [pc, #332]	; (800645c <print_settings+0x308>)
 800630e:	f000 f921 	bl	8006554 <print>
	print("Trigger A1 Val Hi-Low: %d",settings.trigger_val_hilo_A1);
 8006312:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8006316:	4852      	ldr	r0, [pc, #328]	; (8006460 <print_settings+0x30c>)
 8006318:	f000 f91c 	bl	8006554 <print>
	print("Trigger A1 Level: %d",settings.trigger_level_A1);
 800631c:	f894 1039 	ldrb.w	r1, [r4, #57]	; 0x39
 8006320:	4850      	ldr	r0, [pc, #320]	; (8006464 <print_settings+0x310>)
 8006322:	f000 f917 	bl	8006554 <print>
	print("");
 8006326:	4628      	mov	r0, r5
 8006328:	f000 f914 	bl	8006554 <print>
    //Calibration
	print("Calibration");
 800632c:	484e      	ldr	r0, [pc, #312]	; (8006468 <print_settings+0x314>)
 800632e:	f000 f911 	bl	8006554 <print>
	print("-----------");
 8006332:	484e      	ldr	r0, [pc, #312]	; (800646c <print_settings+0x318>)
 8006334:	f000 f90e 	bl	8006554 <print>
	print("Offset Red: %d",settings.offset_red);
 8006338:	f9b4 103a 	ldrsh.w	r1, [r4, #58]	; 0x3a
 800633c:	484c      	ldr	r0, [pc, #304]	; (8006470 <print_settings+0x31c>)
 800633e:	f000 f909 	bl	8006554 <print>
	print("Gain Red: %d",settings.gain_red);
 8006342:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 8006346:	484b      	ldr	r0, [pc, #300]	; (8006474 <print_settings+0x320>)
 8006348:	f000 f904 	bl	8006554 <print>
	print("Gamma Red: %d",settings.gamma_red);
 800634c:	f9b4 103e 	ldrsh.w	r1, [r4, #62]	; 0x3e
 8006350:	4849      	ldr	r0, [pc, #292]	; (8006478 <print_settings+0x324>)
 8006352:	f000 f8ff 	bl	8006554 <print>
	print("Offset Green: %d",settings.offset_green);
 8006356:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 800635a:	4848      	ldr	r0, [pc, #288]	; (800647c <print_settings+0x328>)
 800635c:	f000 f8fa 	bl	8006554 <print>
	print("Gain Green: %d",settings.gain_green);
 8006360:	f9b4 1042 	ldrsh.w	r1, [r4, #66]	; 0x42
 8006364:	4846      	ldr	r0, [pc, #280]	; (8006480 <print_settings+0x32c>)
 8006366:	f000 f8f5 	bl	8006554 <print>
	print("Gamma Green: %d",settings.gamma_green);
 800636a:	f9b4 1044 	ldrsh.w	r1, [r4, #68]	; 0x44
 800636e:	4845      	ldr	r0, [pc, #276]	; (8006484 <print_settings+0x330>)
 8006370:	f000 f8f0 	bl	8006554 <print>
	print("Offset Blue: %d",settings.offset_blue);
 8006374:	f9b4 1046 	ldrsh.w	r1, [r4, #70]	; 0x46
 8006378:	4843      	ldr	r0, [pc, #268]	; (8006488 <print_settings+0x334>)
 800637a:	f000 f8eb 	bl	8006554 <print>
	print("Gain Blue: %d",settings.gain_blue);
 800637e:	f9b4 1048 	ldrsh.w	r1, [r4, #72]	; 0x48
 8006382:	4842      	ldr	r0, [pc, #264]	; (800648c <print_settings+0x338>)
 8006384:	f000 f8e6 	bl	8006554 <print>
	print("Gamma Blue: %d",settings.gamma_blue);
 8006388:	f9b4 104a 	ldrsh.w	r1, [r4, #74]	; 0x4a
 800638c:	4840      	ldr	r0, [pc, #256]	; (8006490 <print_settings+0x33c>)
}
 800638e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	print("Gamma Blue: %d",settings.gamma_blue);
 8006392:	f000 b8df 	b.w	8006554 <print>
 8006396:	bf00      	nop
 8006398:	0800b3bf 	.word	0x0800b3bf
 800639c:	0800b408 	.word	0x0800b408
 80063a0:	20000ac0 	.word	0x20000ac0
 80063a4:	0800afd3 	.word	0x0800afd3
 80063a8:	0800afdc 	.word	0x0800afdc
 80063ac:	0800afec 	.word	0x0800afec
 80063b0:	0800aff8 	.word	0x0800aff8
 80063b4:	0800b006 	.word	0x0800b006
 80063b8:	0800b013 	.word	0x0800b013
 80063bc:	0800b01f 	.word	0x0800b01f
 80063c0:	0800b02d 	.word	0x0800b02d
 80063c4:	0800b03a 	.word	0x0800b03a
 80063c8:	0800b046 	.word	0x0800b046
 80063cc:	0800b054 	.word	0x0800b054
 80063d0:	0800b061 	.word	0x0800b061
 80063d4:	0800b06f 	.word	0x0800b06f
 80063d8:	0800b07d 	.word	0x0800b07d
 80063dc:	0800b090 	.word	0x0800b090
 80063e0:	0800b0a1 	.word	0x0800b0a1
 80063e4:	0800b0b1 	.word	0x0800b0b1
 80063e8:	0800b0c4 	.word	0x0800b0c4
 80063ec:	0800b0d2 	.word	0x0800b0d2
 80063f0:	0800b0e0 	.word	0x0800b0e0
 80063f4:	0800b0ee 	.word	0x0800b0ee
 80063f8:	0800b101 	.word	0x0800b101
 80063fc:	0800b112 	.word	0x0800b112
 8006400:	0800b122 	.word	0x0800b122
 8006404:	0800b135 	.word	0x0800b135
 8006408:	0800b143 	.word	0x0800b143
 800640c:	0800b151 	.word	0x0800b151
 8006410:	0800b15f 	.word	0x0800b15f
 8006414:	0800b168 	.word	0x0800b168
 8006418:	0800b17a 	.word	0x0800b17a
 800641c:	0800b18d 	.word	0x0800b18d
 8006420:	0800b1a0 	.word	0x0800b1a0
 8006424:	0800b1b5 	.word	0x0800b1b5
 8006428:	0800b1c7 	.word	0x0800b1c7
 800642c:	0800b407 	.word	0x0800b407
 8006430:	0800b1d0 	.word	0x0800b1d0
 8006434:	0800b1e0 	.word	0x0800b1e0
 8006438:	0800b1f3 	.word	0x0800b1f3
 800643c:	0800b20e 	.word	0x0800b20e
 8006440:	0800b229 	.word	0x0800b229
 8006444:	0800b244 	.word	0x0800b244
 8006448:	0800b25e 	.word	0x0800b25e
 800644c:	0800b273 	.word	0x0800b273
 8006450:	0800b283 	.word	0x0800b283
 8006454:	0800b296 	.word	0x0800b296
 8006458:	0800b2b1 	.word	0x0800b2b1
 800645c:	0800b2cc 	.word	0x0800b2cc
 8006460:	0800b2e7 	.word	0x0800b2e7
 8006464:	0800b301 	.word	0x0800b301
 8006468:	0800b316 	.word	0x0800b316
 800646c:	0800b404 	.word	0x0800b404
 8006470:	0800b322 	.word	0x0800b322
 8006474:	0800b331 	.word	0x0800b331
 8006478:	0800b33e 	.word	0x0800b33e
 800647c:	0800b34c 	.word	0x0800b34c
 8006480:	0800b35d 	.word	0x0800b35d
 8006484:	0800b36c 	.word	0x0800b36c
 8006488:	0800b37c 	.word	0x0800b37c
 800648c:	0800b38c 	.word	0x0800b38c
 8006490:	0800b39a 	.word	0x0800b39a

08006494 <cmd_buf_reset>:
    }
}

static void cmd_buf_reset(void)
{
    cmd_buf_idx = 0;
 8006494:	2100      	movs	r1, #0
 8006496:	4b03      	ldr	r3, [pc, #12]	; (80064a4 <cmd_buf_reset+0x10>)
    memset(cmd_buf, 0, sizeof(cmd_buf));
 8006498:	2240      	movs	r2, #64	; 0x40
 800649a:	4803      	ldr	r0, [pc, #12]	; (80064a8 <cmd_buf_reset+0x14>)
    cmd_buf_idx = 0;
 800649c:	6019      	str	r1, [r3, #0]
    memset(cmd_buf, 0, sizeof(cmd_buf));
 800649e:	f001 bdea 	b.w	8008076 <memset>
 80064a2:	bf00      	nop
 80064a4:	2000046c 	.word	0x2000046c
 80064a8:	20000429 	.word	0x20000429

080064ac <send_vt100_key>:
    strncpy(cmd_buf, cmd_hist[cmd_hist_get_idx], sizeof(cmd_buf));
    cmd_buf_idx = strlen(cmd_buf);
}

static void send_vt100_key(vt100_key_t key)
{
 80064ac:	b508      	push	{r3, lr}
    vt100_keycode_t * keycode = vt100_get_keycode(key);
 80064ae:	f001 f907 	bl	80076c0 <vt100_get_keycode>
    if (NULL != keycode)
 80064b2:	b128      	cbz	r0, 80064c0 <send_vt100_key+0x14>
    {
        uart_send( keycode->code, keycode->code_len);
    }
}
 80064b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	tracer_puts(bytes,size);
 80064b8:	7a01      	ldrb	r1, [r0, #8]
 80064ba:	6840      	ldr	r0, [r0, #4]
 80064bc:	f7ff bd52 	b.w	8005f64 <tracer_puts>
}
 80064c0:	bd08      	pop	{r3, pc}
	...

080064c4 <load_command_from_command_history>:
{
 80064c4:	4919      	ldr	r1, [pc, #100]	; (800652c <load_command_from_command_history+0x68>)
 80064c6:	4a1a      	ldr	r2, [pc, #104]	; (8006530 <load_command_from_command_history+0x6c>)
 80064c8:	b510      	push	{r4, lr}
 80064ca:	680b      	ldr	r3, [r1, #0]
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	460c      	mov	r4, r1
    if (0 == dir)
 80064d0:	b9c0      	cbnz	r0, 8006504 <load_command_from_command_history+0x40>
        if (0 == cmd_hist_get_idx)
 80064d2:	b99b      	cbnz	r3, 80064fc <load_command_from_command_history+0x38>
            if (SHELL_CMD_HISTORY_LEN - 1 == cmd_hist_put_idx)
 80064d4:	2a07      	cmp	r2, #7
 80064d6:	d014      	beq.n	8006502 <load_command_from_command_history+0x3e>
            cmd_hist_get_idx = SHELL_CMD_HISTORY_LEN - 1;
 80064d8:	2307      	movs	r3, #7
            cmd_hist_get_idx = 0;
 80064da:	6023      	str	r3, [r4, #0]
    cmd_buf_reset();
 80064dc:	f7ff ffda 	bl	8006494 <cmd_buf_reset>
    strncpy(cmd_buf, cmd_hist[cmd_hist_get_idx], sizeof(cmd_buf));
 80064e0:	4b14      	ldr	r3, [pc, #80]	; (8006534 <load_command_from_command_history+0x70>)
 80064e2:	6821      	ldr	r1, [r4, #0]
 80064e4:	2240      	movs	r2, #64	; 0x40
 80064e6:	eb03 1181 	add.w	r1, r3, r1, lsl #6
 80064ea:	4813      	ldr	r0, [pc, #76]	; (8006538 <load_command_from_command_history+0x74>)
 80064ec:	f001 feb1 	bl	8008252 <strncpy>
    cmd_buf_idx = strlen(cmd_buf);
 80064f0:	4811      	ldr	r0, [pc, #68]	; (8006538 <load_command_from_command_history+0x74>)
 80064f2:	f7f9 fe2d 	bl	8000150 <strlen>
 80064f6:	4b11      	ldr	r3, [pc, #68]	; (800653c <load_command_from_command_history+0x78>)
 80064f8:	6018      	str	r0, [r3, #0]
 80064fa:	e002      	b.n	8006502 <load_command_from_command_history+0x3e>
            if (cmd_hist_get_idx - 1 == cmd_hist_put_idx)
 80064fc:	3b01      	subs	r3, #1
 80064fe:	4293      	cmp	r3, r2
 8006500:	d1eb      	bne.n	80064da <load_command_from_command_history+0x16>
}
 8006502:	bd10      	pop	{r4, pc}
        if (cmd_hist_get_idx == cmd_hist_put_idx)
 8006504:	4293      	cmp	r3, r2
 8006506:	d0fc      	beq.n	8006502 <load_command_from_command_history+0x3e>
        if (SHELL_CMD_HISTORY_LEN - 1 == cmd_hist_get_idx)
 8006508:	2b07      	cmp	r3, #7
 800650a:	d105      	bne.n	8006518 <load_command_from_command_history+0x54>
            if (0 == cmd_hist_put_idx)
 800650c:	b94a      	cbnz	r2, 8006522 <load_command_from_command_history+0x5e>
                cmd_hist_get_idx = 0;
 800650e:	600a      	str	r2, [r1, #0]
}
 8006510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                cmd_buf_reset();
 8006514:	f7ff bfbe 	b.w	8006494 <cmd_buf_reset>
            if (cmd_hist_get_idx + 1 == cmd_hist_put_idx)
 8006518:	1c58      	adds	r0, r3, #1
 800651a:	4290      	cmp	r0, r2
 800651c:	d101      	bne.n	8006522 <load_command_from_command_history+0x5e>
                cmd_hist_get_idx++;
 800651e:	6008      	str	r0, [r1, #0]
 8006520:	e7f6      	b.n	8006510 <load_command_from_command_history+0x4c>
        cmd_hist_get_idx++;
 8006522:	3301      	adds	r3, #1
        if (SHELL_CMD_HISTORY_LEN == cmd_hist_get_idx)
 8006524:	2b08      	cmp	r3, #8
            cmd_hist_get_idx = 0;
 8006526:	bf08      	it	eq
 8006528:	2300      	moveq	r3, #0
 800652a:	e7d6      	b.n	80064da <load_command_from_command_history+0x16>
 800652c:	20000670 	.word	0x20000670
 8006530:	20000674 	.word	0x20000674
 8006534:	20000470 	.word	0x20000470
 8006538:	20000429 	.word	0x20000429
 800653c:	2000046c 	.word	0x2000046c

08006540 <uart_receive_byte>:
{
 8006540:	b510      	push	{r4, lr}
 8006542:	4604      	mov	r4, r0
	unsigned char data = tracer_getchar();
 8006544:	f7ff fd2e 	bl	8005fa4 <tracer_getchar>
		*byte = 0;
 8006548:	7020      	strb	r0, [r4, #0]
	if (data == 0)
 800654a:	b900      	cbnz	r0, 800654e <uart_receive_byte+0xe>
}
 800654c:	bd10      	pop	{r4, pc}
		return 1;
 800654e:	2001      	movs	r0, #1
 8006550:	e7fc      	b.n	800654c <uart_receive_byte+0xc>
	...

08006554 <print>:
{	
 8006554:	b40f      	push	{r0, r1, r2, r3}
 8006556:	b513      	push	{r0, r1, r4, lr}
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8006558:	4c0c      	ldr	r4, [pc, #48]	; (800658c <print+0x38>)
{	
 800655a:	ab04      	add	r3, sp, #16
 800655c:	f853 2b04 	ldr.w	r2, [r3], #4
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8006560:	217c      	movs	r1, #124	; 0x7c
 8006562:	4620      	mov	r0, r4
    va_start(args, fmt);
 8006564:	9301      	str	r3, [sp, #4]
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8006566:	f001 ff9b 	bl	80084a0 <vsniprintf>
    strcat(dbgMsg, "\r\n");
 800656a:	4909      	ldr	r1, [pc, #36]	; (8006590 <print+0x3c>)
 800656c:	4620      	mov	r0, r4
 800656e:	f001 fe4f 	bl	8008210 <strcat>
    len = strlen(dbgMsg);
 8006572:	4620      	mov	r0, r4
 8006574:	f7f9 fdec 	bl	8000150 <strlen>
	tracer_puts(bytes,size);
 8006578:	b281      	uxth	r1, r0
 800657a:	4620      	mov	r0, r4
 800657c:	f7ff fcf2 	bl	8005f64 <tracer_puts>
}
 8006580:	b002      	add	sp, #8
 8006582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006586:	b004      	add	sp, #16
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	20000678 	.word	0x20000678
 8006590:	0800b3bd 	.word	0x0800b3bd

08006594 <print_no_newline>:
{	
 8006594:	b40f      	push	{r0, r1, r2, r3}
 8006596:	b513      	push	{r0, r1, r4, lr}
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8006598:	4c0a      	ldr	r4, [pc, #40]	; (80065c4 <print_no_newline+0x30>)
{	
 800659a:	ab04      	add	r3, sp, #16
 800659c:	f853 2b04 	ldr.w	r2, [r3], #4
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 80065a0:	217c      	movs	r1, #124	; 0x7c
 80065a2:	4620      	mov	r0, r4
    va_start(args, fmt);
 80065a4:	9301      	str	r3, [sp, #4]
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 80065a6:	f001 ff7b 	bl	80084a0 <vsniprintf>
    (void) uart_send((uint8_t *)dbgMsg, (uint16_t) strlen(dbgMsg));		
 80065aa:	4620      	mov	r0, r4
 80065ac:	f7f9 fdd0 	bl	8000150 <strlen>
	tracer_puts(bytes,size);
 80065b0:	b281      	uxth	r1, r0
 80065b2:	4620      	mov	r0, r4
 80065b4:	f7ff fcd6 	bl	8005f64 <tracer_puts>
}
 80065b8:	b002      	add	sp, #8
 80065ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065be:	b004      	add	sp, #16
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	20000678 	.word	0x20000678

080065c8 <shell_process>:
    
    cmd_buf_reset();
}

void shell_process(void)
{
 80065c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char byte;
	const char prompt[] = "DBG>";
 80065cc:	4b75      	ldr	r3, [pc, #468]	; (80067a4 <shell_process+0x1dc>)
{
 80065ce:	b08f      	sub	sp, #60	; 0x3c
	const char prompt[] = "DBG>";
 80065d0:	6818      	ldr	r0, [r3, #0]
 80065d2:	791b      	ldrb	r3, [r3, #4]
 80065d4:	9003      	str	r0, [sp, #12]
 80065d6:	f88d 3010 	strb.w	r3, [sp, #16]
	
	//Both Ports are set to Serial DMX
	if (UART_mode_SERIAL && UART_mode_USB)
 80065da:	4b73      	ldr	r3, [pc, #460]	; (80067a8 <shell_process+0x1e0>)
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	b113      	cbz	r3, 80065e6 <shell_process+0x1e>
 80065e0:	4b72      	ldr	r3, [pc, #456]	; (80067ac <shell_process+0x1e4>)
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	b9e3      	cbnz	r3, 8006620 <shell_process+0x58>
            print_no_newline(cmd_buf);
        }
        else if (VT100_KEY_CURSOR_DOWN == key)
        {
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 80065e6:	4c72      	ldr	r4, [pc, #456]	; (80067b0 <shell_process+0x1e8>)
            print(shell_cmd_list[i].cmd);
 80065e8:	4e72      	ldr	r6, [pc, #456]	; (80067b4 <shell_process+0x1ec>)
 80065ea:	e013      	b.n	8006614 <shell_process+0x4c>
        vt100_key_t key = vt100_process_byte(byte);
 80065ec:	f89d 000b 	ldrb.w	r0, [sp, #11]
 80065f0:	f001 f824 	bl	800763c <vt100_process_byte>
        if (VT100_KEY_PRINTABLE == key)
 80065f4:	2801      	cmp	r0, #1
 80065f6:	d116      	bne.n	8006626 <shell_process+0x5e>
    if ((unsigned int)cmd_buf_idx < sizeof(cmd_buf))
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	2b3f      	cmp	r3, #63	; 0x3f
 80065fc:	d805      	bhi.n	800660a <shell_process+0x42>
        cmd_buf[cmd_buf_idx++] = c;
 80065fe:	1c5a      	adds	r2, r3, #1
            cmd_buf_add_char(byte);
 8006600:	f89d 100b 	ldrb.w	r1, [sp, #11]
        cmd_buf[cmd_buf_idx++] = c;
 8006604:	6022      	str	r2, [r4, #0]
 8006606:	4a6c      	ldr	r2, [pc, #432]	; (80067b8 <shell_process+0x1f0>)
 8006608:	54d1      	strb	r1, [r2, r3]
	tracer_puts(bytes,size);
 800660a:	2101      	movs	r1, #1
 800660c:	f10d 000b 	add.w	r0, sp, #11
 8006610:	f7ff fca8 	bl	8005f64 <tracer_puts>
	while (1 == uart_receive_byte((uint8_t*)&byte))
 8006614:	f10d 000b 	add.w	r0, sp, #11
 8006618:	f7ff ff92 	bl	8006540 <uart_receive_byte>
 800661c:	2801      	cmp	r0, #1
 800661e:	d0e5      	beq.n	80065ec <shell_process+0x24>
            }
            load_command_from_command_history(1);
            print_no_newline(cmd_buf);
        }
	}
}
 8006620:	b00f      	add	sp, #60	; 0x3c
 8006622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if (VT100_KEY_ENTER == key)
 8006626:	2808      	cmp	r0, #8
 8006628:	d17e      	bne.n	8006728 <shell_process+0x160>
			print("");
 800662a:	4864      	ldr	r0, [pc, #400]	; (80067bc <shell_process+0x1f4>)
 800662c:	f7ff ff92 	bl	8006554 <print>
	if (0 != strlen(cmd_buf))
 8006630:	4961      	ldr	r1, [pc, #388]	; (80067b8 <shell_process+0x1f0>)
 8006632:	780b      	ldrb	r3, [r1, #0]
 8006634:	b183      	cbz	r3, 8006658 <shell_process+0x90>
    strncpy(cmd_hist[cmd_hist_put_idx], cmd_buf, sizeof(cmd_buf));
 8006636:	4f62      	ldr	r7, [pc, #392]	; (80067c0 <shell_process+0x1f8>)
 8006638:	4862      	ldr	r0, [pc, #392]	; (80067c4 <shell_process+0x1fc>)
 800663a:	683d      	ldr	r5, [r7, #0]
 800663c:	2240      	movs	r2, #64	; 0x40
 800663e:	eb00 1085 	add.w	r0, r0, r5, lsl #6
    cmd_hist_put_idx++;
 8006642:	3501      	adds	r5, #1
    strncpy(cmd_hist[cmd_hist_put_idx], cmd_buf, sizeof(cmd_buf));
 8006644:	f001 fe05 	bl	8008252 <strncpy>
    if (cmd_hist_put_idx >= SHELL_CMD_HISTORY_LEN)
 8006648:	2d07      	cmp	r5, #7
        cmd_hist_put_idx = 0;
 800664a:	bfca      	itet	gt
 800664c:	2300      	movgt	r3, #0
    cmd_hist_put_idx++;
 800664e:	603d      	strle	r5, [r7, #0]
        cmd_hist_put_idx = 0;
 8006650:	603b      	strgt	r3, [r7, #0]
    cmd_hist_get_idx = cmd_hist_put_idx;
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	4b5c      	ldr	r3, [pc, #368]	; (80067c8 <shell_process+0x200>)
 8006656:	601a      	str	r2, [r3, #0]
	tokens[arg_num] = strtok(buffer, " ");
 8006658:	495c      	ldr	r1, [pc, #368]	; (80067cc <shell_process+0x204>)
 800665a:	4857      	ldr	r0, [pc, #348]	; (80067b8 <shell_process+0x1f0>)
 800665c:	f001 fe0e 	bl	800827c <strtok>
	int arg_num = 0;
 8006660:	2500      	movs	r5, #0
	tokens[arg_num] = strtok(buffer, " ");
 8006662:	f10d 0838 	add.w	r8, sp, #56	; 0x38
		tokens[++arg_num] = strtok(NULL, " ");
 8006666:	4f59      	ldr	r7, [pc, #356]	; (80067cc <shell_process+0x204>)
	tokens[arg_num] = strtok(buffer, " ");
 8006668:	f848 0d24 	str.w	r0, [r8, #-36]!
	while(NULL != tokens[arg_num] && arg_num < (MAX_ARGUMENT_NUM-1))
 800666c:	f858 3025 	ldr.w	r3, [r8, r5, lsl #2]
 8006670:	b10b      	cbz	r3, 8006676 <shell_process+0xae>
 8006672:	2d07      	cmp	r5, #7
 8006674:	d12c      	bne.n	80066d0 <shell_process+0x108>
    if (0 == strncmp(argv[0], "help", SHELL_CMD_BUF_LEN))
 8006676:	2240      	movs	r2, #64	; 0x40
 8006678:	4955      	ldr	r1, [pc, #340]	; (80067d0 <shell_process+0x208>)
 800667a:	9805      	ldr	r0, [sp, #20]
 800667c:	f001 fdd7 	bl	800822e <strncmp>
 8006680:	4607      	mov	r7, r0
 8006682:	b368      	cbz	r0, 80066e0 <shell_process+0x118>
    if (0 == strncmp(argv[0], "cls", SHELL_CMD_BUF_LEN))
 8006684:	2240      	movs	r2, #64	; 0x40
 8006686:	4953      	ldr	r1, [pc, #332]	; (80067d4 <shell_process+0x20c>)
 8006688:	9805      	ldr	r0, [sp, #20]
 800668a:	f001 fdd0 	bl	800822e <strncmp>
 800668e:	2800      	cmp	r0, #0
 8006690:	d038      	beq.n	8006704 <shell_process+0x13c>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 8006692:	f04f 0900 	mov.w	r9, #0
 8006696:	f04f 0b0c 	mov.w	fp, #12
 800669a:	4b4f      	ldr	r3, [pc, #316]	; (80067d8 <shell_process+0x210>)
 800669c:	681f      	ldr	r7, [r3, #0]
 800669e:	45b9      	cmp	r9, r7
 80066a0:	da36      	bge.n	8006710 <shell_process+0x148>
 80066a2:	fb0b f309 	mul.w	r3, fp, r9
            if(0 == strncmp(argv[0], shell_cmd_list[i].cmd, SHELL_CMD_BUF_LEN))
 80066a6:	2240      	movs	r2, #64	; 0x40
 80066a8:	5999      	ldr	r1, [r3, r6]
 80066aa:	9805      	ldr	r0, [sp, #20]
 80066ac:	eb03 0a06 	add.w	sl, r3, r6
 80066b0:	f001 fdbd 	bl	800822e <strncmp>
 80066b4:	b948      	cbnz	r0, 80066ca <shell_process+0x102>
                if(0 == shell_cmd_list[i].handler(argc, argv))
 80066b6:	f8da 3008 	ldr.w	r3, [sl, #8]
 80066ba:	4641      	mov	r1, r8
 80066bc:	1e68      	subs	r0, r5, #1
 80066be:	4798      	blx	r3
 80066c0:	b918      	cbnz	r0, 80066ca <shell_process+0x102>
                    print(shell_cmd_list[i].desc);
 80066c2:	f8da 0004 	ldr.w	r0, [sl, #4]
 80066c6:	f7ff ff45 	bl	8006554 <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 80066ca:	f109 0901 	add.w	r9, r9, #1
 80066ce:	e7e6      	b.n	800669e <shell_process+0xd6>
		tokens[++arg_num] = strtok(NULL, " ");
 80066d0:	4639      	mov	r1, r7
 80066d2:	2000      	movs	r0, #0
 80066d4:	f001 fdd2 	bl	800827c <strtok>
 80066d8:	3501      	adds	r5, #1
 80066da:	f848 0025 	str.w	r0, [r8, r5, lsl #2]
 80066de:	e7c5      	b.n	800666c <shell_process+0xa4>
            print(shell_cmd_list[i].cmd);
 80066e0:	f04f 0a0c 	mov.w	sl, #12
        print("");
 80066e4:	4835      	ldr	r0, [pc, #212]	; (80067bc <shell_process+0x1f4>)
 80066e6:	f7ff ff35 	bl	8006554 <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 80066ea:	4b3b      	ldr	r3, [pc, #236]	; (80067d8 <shell_process+0x210>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	9301      	str	r3, [sp, #4]
 80066f0:	9b01      	ldr	r3, [sp, #4]
 80066f2:	429f      	cmp	r7, r3
 80066f4:	dac6      	bge.n	8006684 <shell_process+0xbc>
            print(shell_cmd_list[i].cmd);
 80066f6:	fb0a f307 	mul.w	r3, sl, r7
 80066fa:	5998      	ldr	r0, [r3, r6]
 80066fc:	f7ff ff2a 	bl	8006554 <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 8006700:	3701      	adds	r7, #1
 8006702:	e7f5      	b.n	80066f0 <shell_process+0x128>
        send_vt100_key(VT100_KEY_CLEAR_SCREEN);
 8006704:	200d      	movs	r0, #13
 8006706:	f7ff fed1 	bl	80064ac <send_vt100_key>
        send_vt100_key(VT100_KEY_MOVE_CURSOR_HOME);
 800670a:	200e      	movs	r0, #14
 800670c:	f7ff fece 	bl	80064ac <send_vt100_key>
    cmd_buf_reset();
 8006710:	f7ff fec0 	bl	8006494 <cmd_buf_reset>
	tracer_puts(bytes,size);
 8006714:	f10d 000b 	add.w	r0, sp, #11
 8006718:	2101      	movs	r1, #1
 800671a:	f7ff fc23 	bl	8005f64 <tracer_puts>
			print_no_newline("\n%s", prompt);
 800671e:	a903      	add	r1, sp, #12
 8006720:	482e      	ldr	r0, [pc, #184]	; (80067dc <shell_process+0x214>)
 8006722:	f7ff ff37 	bl	8006594 <print_no_newline>
 8006726:	e775      	b.n	8006614 <shell_process+0x4c>
        else if (VT100_KEY_INVALID == key)
 8006728:	2800      	cmp	r0, #0
 800672a:	f43f af73 	beq.w	8006614 <shell_process+0x4c>
        else if (VT100_KEY_BACKSPACE == key)
 800672e:	2807      	cmp	r0, #7
 8006730:	d10e      	bne.n	8006750 <shell_process+0x188>
    if (cmd_buf_idx > 0)
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	dd04      	ble.n	8006742 <shell_process+0x17a>
        cmd_buf[--cmd_buf_idx] = 0;
 8006738:	2100      	movs	r1, #0
 800673a:	4a1f      	ldr	r2, [pc, #124]	; (80067b8 <shell_process+0x1f0>)
 800673c:	3b01      	subs	r3, #1
 800673e:	6023      	str	r3, [r4, #0]
 8006740:	54d1      	strb	r1, [r2, r3]
            send_vt100_key(VT100_KEY_BACKSPACE);
 8006742:	2007      	movs	r0, #7
 8006744:	f7ff feb2 	bl	80064ac <send_vt100_key>
            send_vt100_key(VT100_KEY_CLEAR_EOL);
 8006748:	200a      	movs	r0, #10
 800674a:	f7ff feaf 	bl	80064ac <send_vt100_key>
 800674e:	e761      	b.n	8006614 <shell_process+0x4c>
        else if (VT100_KEY_CURSOR_UP == key)
 8006750:	2802      	cmp	r0, #2
 8006752:	d116      	bne.n	8006782 <shell_process+0x1ba>
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
 8006754:	200b      	movs	r0, #11
 8006756:	f7ff fea9 	bl	80064ac <send_vt100_key>
            for (unsigned int ii = 0; ii < cmd_buf_idx + sizeof(prompt) - 1; ++ii)
 800675a:	2500      	movs	r5, #0
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	3304      	adds	r3, #4
 8006760:	42ab      	cmp	r3, r5
 8006762:	d809      	bhi.n	8006778 <shell_process+0x1b0>
			print_no_newline(prompt);
 8006764:	a803      	add	r0, sp, #12
 8006766:	f7ff ff15 	bl	8006594 <print_no_newline>
            load_command_from_command_history(0);
 800676a:	2000      	movs	r0, #0
            load_command_from_command_history(1);
 800676c:	f7ff feaa 	bl	80064c4 <load_command_from_command_history>
            print_no_newline(cmd_buf);
 8006770:	4811      	ldr	r0, [pc, #68]	; (80067b8 <shell_process+0x1f0>)
 8006772:	f7ff ff0f 	bl	8006594 <print_no_newline>
 8006776:	e74d      	b.n	8006614 <shell_process+0x4c>
                send_vt100_key(VT100_KEY_MOVE_CURSOR_LEFT);
 8006778:	200c      	movs	r0, #12
 800677a:	f7ff fe97 	bl	80064ac <send_vt100_key>
            for (unsigned int ii = 0; ii < cmd_buf_idx + sizeof(prompt) - 1; ++ii)
 800677e:	3501      	adds	r5, #1
 8006780:	e7ec      	b.n	800675c <shell_process+0x194>
        else if (VT100_KEY_CURSOR_DOWN == key)
 8006782:	2803      	cmp	r0, #3
 8006784:	f47f af46 	bne.w	8006614 <shell_process+0x4c>
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
 8006788:	200b      	movs	r0, #11
 800678a:	f7ff fe8f 	bl	80064ac <send_vt100_key>
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 800678e:	2500      	movs	r5, #0
 8006790:	6823      	ldr	r3, [r4, #0]
 8006792:	42ab      	cmp	r3, r5
 8006794:	dc01      	bgt.n	800679a <shell_process+0x1d2>
            load_command_from_command_history(1);
 8006796:	2001      	movs	r0, #1
 8006798:	e7e8      	b.n	800676c <shell_process+0x1a4>
                send_vt100_key(VT100_KEY_MOVE_CURSOR_LEFT);
 800679a:	200c      	movs	r0, #12
 800679c:	f7ff fe86 	bl	80064ac <send_vt100_key>
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 80067a0:	3501      	adds	r5, #1
 80067a2:	e7f5      	b.n	8006790 <shell_process+0x1c8>
 80067a4:	0800af2c 	.word	0x0800af2c
 80067a8:	20000420 	.word	0x20000420
 80067ac:	20000421 	.word	0x20000421
 80067b0:	2000046c 	.word	0x2000046c
 80067b4:	0800b468 	.word	0x0800b468
 80067b8:	20000429 	.word	0x20000429
 80067bc:	0800b3bf 	.word	0x0800b3bf
 80067c0:	20000674 	.word	0x20000674
 80067c4:	20000470 	.word	0x20000470
 80067c8:	20000670 	.word	0x20000670
 80067cc:	0800be76 	.word	0x0800be76
 80067d0:	0800b3c0 	.word	0x0800b3c0
 80067d4:	0800b3c5 	.word	0x0800b3c5
 80067d8:	0800b3d0 	.word	0x0800b3d0
 80067dc:	0800b3c9 	.word	0x0800b3c9

080067e0 <shell_cmd_dumpadc>:
}


//dumpconfig
static int shell_cmd_dumpadc(int argc, char ** argv)
{
 80067e0:	b508      	push	{r3, lr}
	print_adc_data();
 80067e2:	f000 fcd9 	bl	8007198 <print_adc_data>
	return 1;
}
 80067e6:	2001      	movs	r0, #1
 80067e8:	bd08      	pop	{r3, pc}
	...

080067ec <shell_cmd_storedefaultregs>:
	return 1;
}


static int shell_cmd_storedefaultregs(int argc, char ** argv)
{
 80067ec:	b510      	push	{r4, lr}
	//Store the current register values to default settings
	settings.max_brightness = get_reg(MAX_BRIGHTNESS);
 80067ee:	2000      	movs	r0, #0
 80067f0:	f7fe f968 	bl	8004ac4 <get_reg>
 80067f4:	4c38      	ldr	r4, [pc, #224]	; (80068d8 <shell_cmd_storedefaultregs+0xec>)
 80067f6:	8020      	strh	r0, [r4, #0]
	settings.pwm_ch1_r = get_reg(CH1_RED);
 80067f8:	2001      	movs	r0, #1
 80067fa:	f7fe f963 	bl	8004ac4 <get_reg>
 80067fe:	8060      	strh	r0, [r4, #2]
	settings.pwm_ch1_g = get_reg(CH1_GREEN);
 8006800:	2002      	movs	r0, #2
 8006802:	f7fe f95f 	bl	8004ac4 <get_reg>
 8006806:	80a0      	strh	r0, [r4, #4]
	settings.pwm_ch1_b = get_reg(CH1_BLUE);
 8006808:	2003      	movs	r0, #3
 800680a:	f7fe f95b 	bl	8004ac4 <get_reg>
 800680e:	80e0      	strh	r0, [r4, #6]
	settings.pwm_ch2_r = get_reg(CH2_RED);
 8006810:	2004      	movs	r0, #4
 8006812:	f7fe f957 	bl	8004ac4 <get_reg>
 8006816:	8120      	strh	r0, [r4, #8]
	settings.pwm_ch2_g = get_reg(CH2_GREEN);
 8006818:	2005      	movs	r0, #5
 800681a:	f7fe f953 	bl	8004ac4 <get_reg>
 800681e:	8160      	strh	r0, [r4, #10]
	settings.pwm_ch2_b = get_reg(CH2_BLUE);
 8006820:	2006      	movs	r0, #6
 8006822:	f7fe f94f 	bl	8004ac4 <get_reg>
 8006826:	81a0      	strh	r0, [r4, #12]
	settings.pwm_ch3_r = get_reg(CH3_RED);
 8006828:	2007      	movs	r0, #7
 800682a:	f7fe f94b 	bl	8004ac4 <get_reg>
 800682e:	81e0      	strh	r0, [r4, #14]
	settings.pwm_ch3_g = get_reg(CH3_GREEN);
 8006830:	2008      	movs	r0, #8
 8006832:	f7fe f947 	bl	8004ac4 <get_reg>
 8006836:	8220      	strh	r0, [r4, #16]
	settings.pwm_ch3_b = get_reg(CH3_BLUE);
 8006838:	2009      	movs	r0, #9
 800683a:	f7fe f943 	bl	8004ac4 <get_reg>
 800683e:	8260      	strh	r0, [r4, #18]
	settings.pwm_ch3_w = get_reg(CH3_WHITE);
 8006840:	200a      	movs	r0, #10
 8006842:	f7fe f93f 	bl	8004ac4 <get_reg>
 8006846:	82a0      	strh	r0, [r4, #20]

	//Deal with LED Strip Registers
	if (DMX_MODE2 == get_mode())
 8006848:	f7fe f8f8 	bl	8004a3c <get_mode>
 800684c:	2801      	cmp	r0, #1
 800684e:	d140      	bne.n	80068d2 <shell_cmd_storedefaultregs+0xe6>
	{
		settings.fx_select = get_reg(FX_SELECT);
 8006850:	200b      	movs	r0, #11
 8006852:	f7fe f937 	bl	8004ac4 <get_reg>
 8006856:	75a0      	strb	r0, [r4, #22]
		settings.strip1_pattern = get_reg(STRIP1_PATTERN);
 8006858:	200c      	movs	r0, #12
 800685a:	f7fe f933 	bl	8004ac4 <get_reg>
 800685e:	75e0      	strb	r0, [r4, #23]
		settings.strip1_speed = get_reg(STRIP1_SPEED);
 8006860:	200d      	movs	r0, #13
 8006862:	f7fe f92f 	bl	8004ac4 <get_reg>
 8006866:	7620      	strb	r0, [r4, #24]
		settings.strip1_size = get_reg(STRIP1_SIZE);
 8006868:	200e      	movs	r0, #14
 800686a:	f7fe f92b 	bl	8004ac4 <get_reg>
 800686e:	7660      	strb	r0, [r4, #25]
		settings.strip1_complexity = get_reg(STRIP1_COMPLEXITY);
 8006870:	200f      	movs	r0, #15
 8006872:	f7fe f927 	bl	8004ac4 <get_reg>
 8006876:	76a0      	strb	r0, [r4, #26]
		settings.strip1_v1 = get_reg(STRIP1_V1);
 8006878:	2010      	movs	r0, #16
 800687a:	f7fe f923 	bl	8004ac4 <get_reg>
 800687e:	76e0      	strb	r0, [r4, #27]
		settings.strip1_v2 = get_reg(STRIP1_V2);
 8006880:	2011      	movs	r0, #17
 8006882:	f7fe f91f 	bl	8004ac4 <get_reg>
 8006886:	7720      	strb	r0, [r4, #28]
		settings.strip1_v3 = get_reg(STRIP1_V3);
 8006888:	2012      	movs	r0, #18
 800688a:	f7fe f91b 	bl	8004ac4 <get_reg>
 800688e:	7760      	strb	r0, [r4, #29]
		settings.strip2_pattern = get_reg(STRIP2_PATTERN);
 8006890:	2013      	movs	r0, #19
 8006892:	f7fe f917 	bl	8004ac4 <get_reg>
 8006896:	77a0      	strb	r0, [r4, #30]
		settings.strip2_speed = get_reg(STRIP2_SPEED);
 8006898:	2014      	movs	r0, #20
 800689a:	f7fe f913 	bl	8004ac4 <get_reg>
 800689e:	77e0      	strb	r0, [r4, #31]
		settings.strip2_size = get_reg(STRIP2_SIZE);
 80068a0:	2015      	movs	r0, #21
 80068a2:	f7fe f90f 	bl	8004ac4 <get_reg>
 80068a6:	f884 0020 	strb.w	r0, [r4, #32]
		settings.strip2_complexity = get_reg(STRIP2_COMPLEXITY);
 80068aa:	2016      	movs	r0, #22
 80068ac:	f7fe f90a 	bl	8004ac4 <get_reg>
 80068b0:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
		settings.strip2_v1 = get_reg(STRIP2_V1);
 80068b4:	2017      	movs	r0, #23
 80068b6:	f7fe f905 	bl	8004ac4 <get_reg>
 80068ba:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
		settings.strip2_v2 = get_reg(STRIP2_V2);
 80068be:	2018      	movs	r0, #24
 80068c0:	f7fe f900 	bl	8004ac4 <get_reg>
 80068c4:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
		settings.strip2_v3 = get_reg(STRIP2_V3);
 80068c8:	2019      	movs	r0, #25
 80068ca:	f7fe f8fb 	bl	8004ac4 <get_reg>
 80068ce:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
	}
	return 1;
}
 80068d2:	2001      	movs	r0, #1
 80068d4:	bd10      	pop	{r4, pc}
 80068d6:	bf00      	nop
 80068d8:	20000ac0 	.word	0x20000ac0

080068dc <shell_cmd_getmode>:
{
 80068dc:	b508      	push	{r3, lr}
	switch (get_mode())
 80068de:	f7fe f8ad 	bl	8004a3c <get_mode>
 80068e2:	b118      	cbz	r0, 80068ec <shell_cmd_getmode+0x10>
 80068e4:	2801      	cmp	r0, #1
 80068e6:	d005      	beq.n	80068f4 <shell_cmd_getmode+0x18>
}
 80068e8:	2001      	movs	r0, #1
 80068ea:	bd08      	pop	{r3, pc}
		print("Mode 1 (PWM)");
 80068ec:	4802      	ldr	r0, [pc, #8]	; (80068f8 <shell_cmd_getmode+0x1c>)
		print("Mode 2 (PWM + Strip)");
 80068ee:	f7ff fe31 	bl	8006554 <print>
		break;
 80068f2:	e7f9      	b.n	80068e8 <shell_cmd_getmode+0xc>
		print("Mode 2 (PWM + Strip)");
 80068f4:	4801      	ldr	r0, [pc, #4]	; (80068fc <shell_cmd_getmode+0x20>)
 80068f6:	e7fa      	b.n	80068ee <shell_cmd_getmode+0x12>
 80068f8:	0800b445 	.word	0x0800b445
 80068fc:	0800b452 	.word	0x0800b452

08006900 <shell_cmd_savesettings>:
{
 8006900:	b508      	push	{r3, lr}
		save_settings();
 8006902:	f7ff fc15 	bl	8006130 <save_settings>
}
 8006906:	2001      	movs	r0, #1
 8006908:	bd08      	pop	{r3, pc}

0800690a <shell_cmd_dumpsettings>:
{
 800690a:	b508      	push	{r3, lr}
		print_settings();
 800690c:	f7ff fc22 	bl	8006154 <print_settings>
}
 8006910:	2001      	movs	r0, #1
 8006912:	bd08      	pop	{r3, pc}

08006914 <shell_cmd_getaddr>:
{
 8006914:	b508      	push	{r3, lr}
		print("DMX512 Address: %d",get_addr());
 8006916:	f7fe f88b 	bl	8004a30 <get_addr>
 800691a:	4601      	mov	r1, r0
 800691c:	4802      	ldr	r0, [pc, #8]	; (8006928 <shell_cmd_getaddr+0x14>)
 800691e:	f7ff fe19 	bl	8006554 <print>
}
 8006922:	2001      	movs	r0, #1
 8006924:	bd08      	pop	{r3, pc}
 8006926:	bf00      	nop
 8006928:	0800b432 	.word	0x0800b432

0800692c <shell_cmd_dumpregs>:
{
 800692c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		print("DMX512 Address: %d",get_addr());
 800692e:	f7fe f87f 	bl	8004a30 <get_addr>
 8006932:	4601      	mov	r1, r0
 8006934:	4816      	ldr	r0, [pc, #88]	; (8006990 <shell_cmd_dumpregs+0x64>)
 8006936:	f7ff fe0d 	bl	8006554 <print>
		print("DMX512 Blocklength: %d",get_reg_length());
 800693a:	f7fe f885 	bl	8004a48 <get_reg_length>
 800693e:	4601      	mov	r1, r0
 8006940:	4814      	ldr	r0, [pc, #80]	; (8006994 <shell_cmd_dumpregs+0x68>)
 8006942:	f7ff fe07 	bl	8006554 <print>
		print("Mode: %d",(uint8_t)get_mode());
 8006946:	f7fe f879 	bl	8004a3c <get_mode>
 800694a:	4601      	mov	r1, r0
 800694c:	4812      	ldr	r0, [pc, #72]	; (8006998 <shell_cmd_dumpregs+0x6c>)
 800694e:	f7ff fe01 	bl	8006554 <print>
		print("---------------------------");
 8006952:	4812      	ldr	r0, [pc, #72]	; (800699c <shell_cmd_dumpregs+0x70>)
 8006954:	f7ff fdfe 	bl	8006554 <print>
		for(int ii=0;ii< get_reg_length();ii++)
 8006958:	2400      	movs	r4, #0
			print("Reg: %d\t Addr:%d  \t (%s)\t Val: %d",ii,get_addr()+ii,get_reg_name(ii),get_reg(ii));
 800695a:	4d11      	ldr	r5, [pc, #68]	; (80069a0 <shell_cmd_dumpregs+0x74>)
		for(int ii=0;ii< get_reg_length();ii++)
 800695c:	f7fe f874 	bl	8004a48 <get_reg_length>
 8006960:	42a0      	cmp	r0, r4
 8006962:	d802      	bhi.n	800696a <shell_cmd_dumpregs+0x3e>
}
 8006964:	2001      	movs	r0, #1
 8006966:	b003      	add	sp, #12
 8006968:	bdf0      	pop	{r4, r5, r6, r7, pc}
			print("Reg: %d\t Addr:%d  \t (%s)\t Val: %d",ii,get_addr()+ii,get_reg_name(ii),get_reg(ii));
 800696a:	f7fe f861 	bl	8004a30 <get_addr>
 800696e:	1906      	adds	r6, r0, r4
 8006970:	4620      	mov	r0, r4
 8006972:	f7fe f8b7 	bl	8004ae4 <get_reg_name>
 8006976:	4607      	mov	r7, r0
 8006978:	4620      	mov	r0, r4
 800697a:	f7fe f8a3 	bl	8004ac4 <get_reg>
 800697e:	4621      	mov	r1, r4
 8006980:	9000      	str	r0, [sp, #0]
 8006982:	463b      	mov	r3, r7
 8006984:	4632      	mov	r2, r6
 8006986:	4628      	mov	r0, r5
 8006988:	f7ff fde4 	bl	8006554 <print>
		for(int ii=0;ii< get_reg_length();ii++)
 800698c:	3401      	adds	r4, #1
 800698e:	e7e5      	b.n	800695c <shell_cmd_dumpregs+0x30>
 8006990:	0800b432 	.word	0x0800b432
 8006994:	0800b3d4 	.word	0x0800b3d4
 8006998:	0800b3eb 	.word	0x0800b3eb
 800699c:	0800b3f4 	.word	0x0800b3f4
 80069a0:	0800b410 	.word	0x0800b410

080069a4 <shell_cmd_switchuartmode>:


//Switch UART Mode
static int shell_cmd_switchuartmode(int argc, char ** argv)
{
	if (argc == 2)
 80069a4:	2802      	cmp	r0, #2
{
 80069a6:	b508      	push	{r3, lr}
	if (argc == 2)
 80069a8:	d10d      	bne.n	80069c6 <shell_cmd_switchuartmode+0x22>
	{
		switch (atoi(argv[1]))
 80069aa:	6848      	ldr	r0, [r1, #4]
 80069ac:	f001 fb11 	bl	8007fd2 <atoi>
 80069b0:	b118      	cbz	r0, 80069ba <shell_cmd_switchuartmode+0x16>
 80069b2:	2801      	cmp	r0, #1
 80069b4:	d005      	beq.n	80069c2 <shell_cmd_switchuartmode+0x1e>
 80069b6:	2001      	movs	r0, #1
 80069b8:	e002      	b.n	80069c0 <shell_cmd_switchuartmode+0x1c>
		{
		case 0:
			UART_mode_SERIAL = (uint8_t)UART_MODE_DMX;
 80069ba:	2001      	movs	r0, #1
 80069bc:	4b03      	ldr	r3, [pc, #12]	; (80069cc <shell_cmd_switchuartmode+0x28>)
			break;
		case 1:
			UART_mode_USB = (uint8_t)UART_MODE_DMX;
 80069be:	6018      	str	r0, [r3, #0]
	else
	{
		return 0;
	}
	return 1;
}
 80069c0:	bd08      	pop	{r3, pc}
			UART_mode_USB = (uint8_t)UART_MODE_DMX;
 80069c2:	4b03      	ldr	r3, [pc, #12]	; (80069d0 <shell_cmd_switchuartmode+0x2c>)
 80069c4:	e7fb      	b.n	80069be <shell_cmd_switchuartmode+0x1a>
		return 0;
 80069c6:	2000      	movs	r0, #0
 80069c8:	e7fa      	b.n	80069c0 <shell_cmd_switchuartmode+0x1c>
 80069ca:	bf00      	nop
 80069cc:	20000420 	.word	0x20000420
 80069d0:	20000421 	.word	0x20000421

080069d4 <shell_cmd_setuartmode>:
	if (argc == 2)
 80069d4:	2802      	cmp	r0, #2
{
 80069d6:	b538      	push	{r3, r4, r5, lr}
 80069d8:	460d      	mov	r5, r1
	if (argc == 2)
 80069da:	d117      	bne.n	8006a0c <shell_cmd_setuartmode+0x38>
		switch (atoi(argv[1]))
 80069dc:	6848      	ldr	r0, [r1, #4]
 80069de:	f001 faf8 	bl	8007fd2 <atoi>
 80069e2:	4604      	mov	r4, r0
 80069e4:	b118      	cbz	r0, 80069ee <shell_cmd_setuartmode+0x1a>
 80069e6:	2801      	cmp	r0, #1
 80069e8:	d008      	beq.n	80069fc <shell_cmd_setuartmode+0x28>
	return 1;
 80069ea:	2401      	movs	r4, #1
 80069ec:	e00c      	b.n	8006a08 <shell_cmd_setuartmode+0x34>
			settings.UART_Mode_UART = atoi(argv[2]);
 80069ee:	68a8      	ldr	r0, [r5, #8]
 80069f0:	f001 faef 	bl	8007fd2 <atoi>
 80069f4:	4b06      	ldr	r3, [pc, #24]	; (8006a10 <shell_cmd_setuartmode+0x3c>)
 80069f6:	f883 002a 	strb.w	r0, [r3, #42]	; 0x2a
 80069fa:	e7f6      	b.n	80069ea <shell_cmd_setuartmode+0x16>
			settings.UART_Mode_USB = atoi(argv[2]);
 80069fc:	68a8      	ldr	r0, [r5, #8]
 80069fe:	f001 fae8 	bl	8007fd2 <atoi>
 8006a02:	4b03      	ldr	r3, [pc, #12]	; (8006a10 <shell_cmd_setuartmode+0x3c>)
 8006a04:	f883 002b 	strb.w	r0, [r3, #43]	; 0x2b
}
 8006a08:	4620      	mov	r0, r4
 8006a0a:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8006a0c:	2400      	movs	r4, #0
 8006a0e:	e7fb      	b.n	8006a08 <shell_cmd_setuartmode+0x34>
 8006a10:	20000ac0 	.word	0x20000ac0

08006a14 <shell_cmd_setstriplength>:
	if (argc == 2)
 8006a14:	2802      	cmp	r0, #2
{
 8006a16:	b538      	push	{r3, r4, r5, lr}
 8006a18:	460d      	mov	r5, r1
	if (argc == 2)
 8006a1a:	d115      	bne.n	8006a48 <shell_cmd_setstriplength+0x34>
		switch (atoi(argv[1]))
 8006a1c:	6848      	ldr	r0, [r1, #4]
 8006a1e:	f001 fad8 	bl	8007fd2 <atoi>
 8006a22:	4604      	mov	r4, r0
 8006a24:	b118      	cbz	r0, 8006a2e <shell_cmd_setstriplength+0x1a>
 8006a26:	2801      	cmp	r0, #1
 8006a28:	d007      	beq.n	8006a3a <shell_cmd_setstriplength+0x26>
	return 1;
 8006a2a:	2401      	movs	r4, #1
 8006a2c:	e00a      	b.n	8006a44 <shell_cmd_setstriplength+0x30>
			settings.strip1_length = atoi(argv[2]);
 8006a2e:	68a8      	ldr	r0, [r5, #8]
 8006a30:	f001 facf 	bl	8007fd2 <atoi>
 8006a34:	4b05      	ldr	r3, [pc, #20]	; (8006a4c <shell_cmd_setstriplength+0x38>)
 8006a36:	84d8      	strh	r0, [r3, #38]	; 0x26
 8006a38:	e7f7      	b.n	8006a2a <shell_cmd_setstriplength+0x16>
			settings.strip2_length = atoi(argv[2]);
 8006a3a:	68a8      	ldr	r0, [r5, #8]
 8006a3c:	f001 fac9 	bl	8007fd2 <atoi>
 8006a40:	4b02      	ldr	r3, [pc, #8]	; (8006a4c <shell_cmd_setstriplength+0x38>)
 8006a42:	8518      	strh	r0, [r3, #40]	; 0x28
}
 8006a44:	4620      	mov	r0, r4
 8006a46:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8006a48:	2400      	movs	r4, #0
 8006a4a:	e7fb      	b.n	8006a44 <shell_cmd_setstriplength+0x30>
 8006a4c:	20000ac0 	.word	0x20000ac0

08006a50 <shell_cmd_settriggerctrl>:
	if (argc == 5)
 8006a50:	2805      	cmp	r0, #5
{
 8006a52:	b570      	push	{r4, r5, r6, lr}
 8006a54:	460c      	mov	r4, r1
	if (argc == 5)
 8006a56:	d135      	bne.n	8006ac4 <shell_cmd_settriggerctrl+0x74>
		switch (atoi(argv[1]))
 8006a58:	6848      	ldr	r0, [r1, #4]
 8006a5a:	f001 faba 	bl	8007fd2 <atoi>
 8006a5e:	4605      	mov	r5, r0
 8006a60:	b118      	cbz	r0, 8006a6a <shell_cmd_settriggerctrl+0x1a>
 8006a62:	2801      	cmp	r0, #1
 8006a64:	d017      	beq.n	8006a96 <shell_cmd_settriggerctrl+0x46>
	return 1;
 8006a66:	2501      	movs	r5, #1
 8006a68:	e02a      	b.n	8006ac0 <shell_cmd_settriggerctrl+0x70>
			settings.trigger_reg_hilo_A0 = atoi(argv[2]);
 8006a6a:	68a0      	ldr	r0, [r4, #8]
 8006a6c:	f001 fab1 	bl	8007fd2 <atoi>
 8006a70:	4d15      	ldr	r5, [pc, #84]	; (8006ac8 <shell_cmd_settriggerctrl+0x78>)
 8006a72:	f885 0030 	strb.w	r0, [r5, #48]	; 0x30
			settings.trigger_val_hilo_A0 = atoi(argv[3]);
 8006a76:	68e0      	ldr	r0, [r4, #12]
 8006a78:	f001 faab 	bl	8007fd2 <atoi>
 8006a7c:	f885 0031 	strb.w	r0, [r5, #49]	; 0x31
			settings.trigger_reg_lohi_A0 = atoi(argv[4]);
 8006a80:	6920      	ldr	r0, [r4, #16]
 8006a82:	f001 faa6 	bl	8007fd2 <atoi>
 8006a86:	f885 002e 	strb.w	r0, [r5, #46]	; 0x2e
			settings.trigger_val_lohi_A0 = atoi(argv[5]);
 8006a8a:	6960      	ldr	r0, [r4, #20]
 8006a8c:	f001 faa1 	bl	8007fd2 <atoi>
 8006a90:	f885 002f 	strb.w	r0, [r5, #47]	; 0x2f
 8006a94:	e7e7      	b.n	8006a66 <shell_cmd_settriggerctrl+0x16>
			settings.trigger_reg_hilo_A1 = atoi(argv[2]);
 8006a96:	68a0      	ldr	r0, [r4, #8]
 8006a98:	f001 fa9b 	bl	8007fd2 <atoi>
 8006a9c:	4e0a      	ldr	r6, [pc, #40]	; (8006ac8 <shell_cmd_settriggerctrl+0x78>)
 8006a9e:	f886 0037 	strb.w	r0, [r6, #55]	; 0x37
			settings.trigger_val_hilo_A1 = atoi(argv[3]);
 8006aa2:	68e0      	ldr	r0, [r4, #12]
 8006aa4:	f001 fa95 	bl	8007fd2 <atoi>
 8006aa8:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
			settings.trigger_reg_lohi_A1 = atoi(argv[4]);
 8006aac:	6920      	ldr	r0, [r4, #16]
 8006aae:	f001 fa90 	bl	8007fd2 <atoi>
 8006ab2:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
			settings.trigger_val_lohi_A1 = atoi(argv[5]);
 8006ab6:	6960      	ldr	r0, [r4, #20]
 8006ab8:	f001 fa8b 	bl	8007fd2 <atoi>
 8006abc:	f886 0036 	strb.w	r0, [r6, #54]	; 0x36
}
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 8006ac4:	2500      	movs	r5, #0
 8006ac6:	e7fb      	b.n	8006ac0 <shell_cmd_settriggerctrl+0x70>
 8006ac8:	20000ac0 	.word	0x20000ac0

08006acc <shell_cmd_settriggerconfig>:
	if (argc == 4)
 8006acc:	2804      	cmp	r0, #4
{
 8006ace:	b570      	push	{r4, r5, r6, lr}
 8006ad0:	460c      	mov	r4, r1
	if (argc == 4)
 8006ad2:	d12b      	bne.n	8006b2c <shell_cmd_settriggerconfig+0x60>
		switch (atoi(argv[1]))
 8006ad4:	6848      	ldr	r0, [r1, #4]
 8006ad6:	f001 fa7c 	bl	8007fd2 <atoi>
 8006ada:	4605      	mov	r5, r0
 8006adc:	b118      	cbz	r0, 8006ae6 <shell_cmd_settriggerconfig+0x1a>
 8006ade:	2801      	cmp	r0, #1
 8006ae0:	d012      	beq.n	8006b08 <shell_cmd_settriggerconfig+0x3c>
	return 1;
 8006ae2:	2501      	movs	r5, #1
 8006ae4:	e020      	b.n	8006b28 <shell_cmd_settriggerconfig+0x5c>
			settings.trigger_mode_A0 = atoi(argv[2]);
 8006ae6:	68a0      	ldr	r0, [r4, #8]
 8006ae8:	f001 fa73 	bl	8007fd2 <atoi>
 8006aec:	4d10      	ldr	r5, [pc, #64]	; (8006b30 <shell_cmd_settriggerconfig+0x64>)
 8006aee:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
			settings.trigger_reg_A0 = atoi(argv[3]);
 8006af2:	68e0      	ldr	r0, [r4, #12]
 8006af4:	f001 fa6d 	bl	8007fd2 <atoi>
 8006af8:	f885 002d 	strb.w	r0, [r5, #45]	; 0x2d
			settings.trigger_level_A0 = atoi(argv[4]);
 8006afc:	6920      	ldr	r0, [r4, #16]
 8006afe:	f001 fa68 	bl	8007fd2 <atoi>
 8006b02:	f885 0032 	strb.w	r0, [r5, #50]	; 0x32
 8006b06:	e7ec      	b.n	8006ae2 <shell_cmd_settriggerconfig+0x16>
			settings.trigger_mode_A1 = atoi(argv[2]);
 8006b08:	68a0      	ldr	r0, [r4, #8]
 8006b0a:	f001 fa62 	bl	8007fd2 <atoi>
 8006b0e:	4e08      	ldr	r6, [pc, #32]	; (8006b30 <shell_cmd_settriggerconfig+0x64>)
 8006b10:	f886 0033 	strb.w	r0, [r6, #51]	; 0x33
			settings.trigger_reg_A1 = atoi(argv[3]);
 8006b14:	68e0      	ldr	r0, [r4, #12]
 8006b16:	f001 fa5c 	bl	8007fd2 <atoi>
 8006b1a:	f886 0034 	strb.w	r0, [r6, #52]	; 0x34
			settings.trigger_level_A1 = atoi(argv[4]);
 8006b1e:	6920      	ldr	r0, [r4, #16]
 8006b20:	f001 fa57 	bl	8007fd2 <atoi>
 8006b24:	f886 0039 	strb.w	r0, [r6, #57]	; 0x39
}
 8006b28:	4628      	mov	r0, r5
 8006b2a:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 8006b2c:	2500      	movs	r5, #0
 8006b2e:	e7fb      	b.n	8006b28 <shell_cmd_settriggerconfig+0x5c>
 8006b30:	20000ac0 	.word	0x20000ac0

08006b34 <shell_cmd_setoffset>:
	if (argc == 2)
 8006b34:	2802      	cmp	r0, #2
{
 8006b36:	b538      	push	{r3, r4, r5, lr}
 8006b38:	460c      	mov	r4, r1
	if (argc == 2)
 8006b3a:	d118      	bne.n	8006b6e <shell_cmd_setoffset+0x3a>
		switch (atoi(argv[1]))
 8006b3c:	6848      	ldr	r0, [r1, #4]
 8006b3e:	f001 fa48 	bl	8007fd2 <atoi>
 8006b42:	4d0c      	ldr	r5, [pc, #48]	; (8006b74 <shell_cmd_setoffset+0x40>)
 8006b44:	b138      	cbz	r0, 8006b56 <shell_cmd_setoffset+0x22>
 8006b46:	2802      	cmp	r0, #2
 8006b48:	d00b      	beq.n	8006b62 <shell_cmd_setoffset+0x2e>
			settings.offset_green = atoi(argv[2]);
 8006b4a:	68a0      	ldr	r0, [r4, #8]
 8006b4c:	f001 fa41 	bl	8007fd2 <atoi>
 8006b50:	f8a5 0040 	strh.w	r0, [r5, #64]	; 0x40
 8006b54:	e003      	b.n	8006b5e <shell_cmd_setoffset+0x2a>
			settings.offset_red = atoi(argv[2]);
 8006b56:	68a0      	ldr	r0, [r4, #8]
 8006b58:	f001 fa3b 	bl	8007fd2 <atoi>
 8006b5c:	8768      	strh	r0, [r5, #58]	; 0x3a
	return 1;
 8006b5e:	2001      	movs	r0, #1
}
 8006b60:	bd38      	pop	{r3, r4, r5, pc}
			settings.offset_blue = atoi(argv[2]);
 8006b62:	68a0      	ldr	r0, [r4, #8]
 8006b64:	f001 fa35 	bl	8007fd2 <atoi>
 8006b68:	f8a5 0046 	strh.w	r0, [r5, #70]	; 0x46
 8006b6c:	e7f7      	b.n	8006b5e <shell_cmd_setoffset+0x2a>
		return 0;
 8006b6e:	2000      	movs	r0, #0
 8006b70:	e7f6      	b.n	8006b60 <shell_cmd_setoffset+0x2c>
 8006b72:	bf00      	nop
 8006b74:	20000ac0 	.word	0x20000ac0

08006b78 <shell_cmd_setgain>:
	if (argc == 2)
 8006b78:	2802      	cmp	r0, #2
{
 8006b7a:	b538      	push	{r3, r4, r5, lr}
 8006b7c:	460c      	mov	r4, r1
	if (argc == 2)
 8006b7e:	d118      	bne.n	8006bb2 <shell_cmd_setgain+0x3a>
		switch (atoi(argv[1]))
 8006b80:	6848      	ldr	r0, [r1, #4]
 8006b82:	f001 fa26 	bl	8007fd2 <atoi>
 8006b86:	4d0c      	ldr	r5, [pc, #48]	; (8006bb8 <shell_cmd_setgain+0x40>)
 8006b88:	b138      	cbz	r0, 8006b9a <shell_cmd_setgain+0x22>
 8006b8a:	2802      	cmp	r0, #2
 8006b8c:	d00b      	beq.n	8006ba6 <shell_cmd_setgain+0x2e>
			settings.gain_green = atoi(argv[2]);
 8006b8e:	68a0      	ldr	r0, [r4, #8]
 8006b90:	f001 fa1f 	bl	8007fd2 <atoi>
 8006b94:	f8a5 0042 	strh.w	r0, [r5, #66]	; 0x42
 8006b98:	e003      	b.n	8006ba2 <shell_cmd_setgain+0x2a>
			settings.gain_red = atoi(argv[2]);
 8006b9a:	68a0      	ldr	r0, [r4, #8]
 8006b9c:	f001 fa19 	bl	8007fd2 <atoi>
 8006ba0:	87a8      	strh	r0, [r5, #60]	; 0x3c
	return 1;
 8006ba2:	2001      	movs	r0, #1
}
 8006ba4:	bd38      	pop	{r3, r4, r5, pc}
			settings.gain_blue = atoi(argv[2]);
 8006ba6:	68a0      	ldr	r0, [r4, #8]
 8006ba8:	f001 fa13 	bl	8007fd2 <atoi>
 8006bac:	f8a5 0048 	strh.w	r0, [r5, #72]	; 0x48
 8006bb0:	e7f7      	b.n	8006ba2 <shell_cmd_setgain+0x2a>
		return 0;
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	e7f6      	b.n	8006ba4 <shell_cmd_setgain+0x2c>
 8006bb6:	bf00      	nop
 8006bb8:	20000ac0 	.word	0x20000ac0

08006bbc <shell_cmd_setfxmultiplier>:
{
 8006bbc:	b510      	push	{r4, lr}
	uint8_t val = atoi(argv[1]);
 8006bbe:	6848      	ldr	r0, [r1, #4]
 8006bc0:	f001 fa07 	bl	8007fd2 <atoi>
 8006bc4:	b2c0      	uxtb	r0, r0
	if ((val == 4) || (val == 2) || (val == 1))
 8006bc6:	2804      	cmp	r0, #4
 8006bc8:	4c07      	ldr	r4, [pc, #28]	; (8006be8 <shell_cmd_setfxmultiplier+0x2c>)
 8006bca:	d002      	beq.n	8006bd2 <shell_cmd_setfxmultiplier+0x16>
 8006bcc:	1e43      	subs	r3, r0, #1
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d803      	bhi.n	8006bda <shell_cmd_setfxmultiplier+0x1e>
		settings.fx_multiplier = val;
 8006bd2:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
}
 8006bd6:	2001      	movs	r0, #1
 8006bd8:	bd10      	pop	{r4, pc}
		print("Invalid Multiplier");
 8006bda:	4804      	ldr	r0, [pc, #16]	; (8006bec <shell_cmd_setfxmultiplier+0x30>)
 8006bdc:	f7ff fcba 	bl	8006554 <print>
		settings.fx_multiplier = 4;
 8006be0:	2304      	movs	r3, #4
 8006be2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
 8006be6:	e7f6      	b.n	8006bd6 <shell_cmd_setfxmultiplier+0x1a>
 8006be8:	20000ac0 	.word	0x20000ac0
 8006bec:	0800b558 	.word	0x0800b558

08006bf0 <shell_cmd_test>:
	if (argc == 1)
 8006bf0:	2801      	cmp	r0, #1
{
 8006bf2:	b510      	push	{r4, lr}
 8006bf4:	4604      	mov	r4, r0
	if (argc == 1)
 8006bf6:	d105      	bne.n	8006c04 <shell_cmd_test+0x14>
		print("Loopback Data: %s",argv[1]);
 8006bf8:	6849      	ldr	r1, [r1, #4]
 8006bfa:	4803      	ldr	r0, [pc, #12]	; (8006c08 <shell_cmd_test+0x18>)
 8006bfc:	f7ff fcaa 	bl	8006554 <print>
}
 8006c00:	4620      	mov	r0, r4
 8006c02:	bd10      	pop	{r4, pc}
	return 0;
 8006c04:	2400      	movs	r4, #0
 8006c06:	e7fb      	b.n	8006c00 <shell_cmd_test+0x10>
 8006c08:	0800b587 	.word	0x0800b587

08006c0c <shell_cmd_setreg>:
	if (argc == 2)
 8006c0c:	2802      	cmp	r0, #2
{
 8006c0e:	b538      	push	{r3, r4, r5, lr}
 8006c10:	460c      	mov	r4, r1
	if (argc == 2)
 8006c12:	d10c      	bne.n	8006c2e <shell_cmd_setreg+0x22>
		set_reg(atoi(argv[1]),atoi(argv[2]));
 8006c14:	6848      	ldr	r0, [r1, #4]
 8006c16:	f001 f9dc 	bl	8007fd2 <atoi>
 8006c1a:	4605      	mov	r5, r0
 8006c1c:	68a0      	ldr	r0, [r4, #8]
 8006c1e:	f001 f9d8 	bl	8007fd2 <atoi>
 8006c22:	b2c1      	uxtb	r1, r0
 8006c24:	4628      	mov	r0, r5
 8006c26:	f7fd ff3f 	bl	8004aa8 <set_reg>
 8006c2a:	2001      	movs	r0, #1
}
 8006c2c:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8006c2e:	2000      	movs	r0, #0
 8006c30:	e7fc      	b.n	8006c2c <shell_cmd_setreg+0x20>

08006c32 <shell_cmd_setbrightness>:
	if (argc == 1)
 8006c32:	2801      	cmp	r0, #1
{
 8006c34:	b510      	push	{r4, lr}
 8006c36:	4604      	mov	r4, r0
	if (argc == 1)
 8006c38:	d108      	bne.n	8006c4c <shell_cmd_setbrightness+0x1a>
		set_reg(MAX_BRIGHTNESS,(uint8_t) atoi(argv[1]));
 8006c3a:	6848      	ldr	r0, [r1, #4]
 8006c3c:	f001 f9c9 	bl	8007fd2 <atoi>
 8006c40:	b2c1      	uxtb	r1, r0
 8006c42:	2000      	movs	r0, #0
 8006c44:	f7fd ff30 	bl	8004aa8 <set_reg>
}
 8006c48:	4620      	mov	r0, r4
 8006c4a:	bd10      	pop	{r4, pc}
		return 0;
 8006c4c:	2400      	movs	r4, #0
 8006c4e:	e7fb      	b.n	8006c48 <shell_cmd_setbrightness+0x16>

08006c50 <shell_cmd_setgamma>:
	if (argc == 2)
 8006c50:	2802      	cmp	r0, #2
{
 8006c52:	b538      	push	{r3, r4, r5, lr}
 8006c54:	460c      	mov	r4, r1
	if (argc == 2)
 8006c56:	d126      	bne.n	8006ca6 <shell_cmd_setgamma+0x56>
		switch (atoi(argv[1]))
 8006c58:	6848      	ldr	r0, [r1, #4]
 8006c5a:	f001 f9ba 	bl	8007fd2 <atoi>
 8006c5e:	2802      	cmp	r0, #2
 8006c60:	4d12      	ldr	r5, [pc, #72]	; (8006cac <shell_cmd_setgamma+0x5c>)
 8006c62:	d014      	beq.n	8006c8e <shell_cmd_setgamma+0x3e>
 8006c64:	2803      	cmp	r0, #3
 8006c66:	d018      	beq.n	8006c9a <shell_cmd_setgamma+0x4a>
 8006c68:	b958      	cbnz	r0, 8006c82 <shell_cmd_setgamma+0x32>
			settings.gamma_red = atoi(argv[2]);
 8006c6a:	68a0      	ldr	r0, [r4, #8]
 8006c6c:	f001 f9b1 	bl	8007fd2 <atoi>
 8006c70:	87e8      	strh	r0, [r5, #62]	; 0x3e
		if (false == recalcGamma())
 8006c72:	f7fe f9eb 	bl	800504c <recalcGamma>
 8006c76:	b910      	cbnz	r0, 8006c7e <shell_cmd_setgamma+0x2e>
			print("Gamma Table Creation Failed");
 8006c78:	480d      	ldr	r0, [pc, #52]	; (8006cb0 <shell_cmd_setgamma+0x60>)
 8006c7a:	f7ff fc6b 	bl	8006554 <print>
		if (false == recalcGamma())
 8006c7e:	2001      	movs	r0, #1
 8006c80:	e012      	b.n	8006ca8 <shell_cmd_setgamma+0x58>
			settings.gamma_green = atoi(argv[2]);
 8006c82:	68a0      	ldr	r0, [r4, #8]
 8006c84:	f001 f9a5 	bl	8007fd2 <atoi>
 8006c88:	f8a5 0044 	strh.w	r0, [r5, #68]	; 0x44
 8006c8c:	e7f1      	b.n	8006c72 <shell_cmd_setgamma+0x22>
			settings.gamma_blue = atoi(argv[2]);
 8006c8e:	68a0      	ldr	r0, [r4, #8]
 8006c90:	f001 f99f 	bl	8007fd2 <atoi>
 8006c94:	f8a5 004a 	strh.w	r0, [r5, #74]	; 0x4a
 8006c98:	e7eb      	b.n	8006c72 <shell_cmd_setgamma+0x22>
			settings.gamma_strip = atoi(argv[2]);
 8006c9a:	68a0      	ldr	r0, [r4, #8]
 8006c9c:	f001 f999 	bl	8007fd2 <atoi>
 8006ca0:	f8a5 004c 	strh.w	r0, [r5, #76]	; 0x4c
 8006ca4:	e7e5      	b.n	8006c72 <shell_cmd_setgamma+0x22>
		return 0;
 8006ca6:	2000      	movs	r0, #0
}
 8006ca8:	bd38      	pop	{r3, r4, r5, pc}
 8006caa:	bf00      	nop
 8006cac:	20000ac0 	.word	0x20000ac0
 8006cb0:	0800b56b 	.word	0x0800b56b

08006cb4 <shell_cmd_setpwm>:
	if (argc == 3)
 8006cb4:	2803      	cmp	r0, #3
{
 8006cb6:	b570      	push	{r4, r5, r6, lr}
 8006cb8:	460c      	mov	r4, r1
	if (argc == 3)
 8006cba:	d111      	bne.n	8006ce0 <shell_cmd_setpwm+0x2c>
		configPWM((pwmtimerid_t)atoi(argv[1]),(pwmchid_t)atoi(argv[2]), (uint16_t)atoi(argv[3]));
 8006cbc:	6848      	ldr	r0, [r1, #4]
 8006cbe:	f001 f988 	bl	8007fd2 <atoi>
 8006cc2:	4605      	mov	r5, r0
 8006cc4:	68a0      	ldr	r0, [r4, #8]
 8006cc6:	f001 f984 	bl	8007fd2 <atoi>
 8006cca:	4606      	mov	r6, r0
 8006ccc:	68e0      	ldr	r0, [r4, #12]
 8006cce:	f001 f980 	bl	8007fd2 <atoi>
 8006cd2:	b2f1      	uxtb	r1, r6
 8006cd4:	b282      	uxth	r2, r0
 8006cd6:	b2e8      	uxtb	r0, r5
 8006cd8:	f7ff f824 	bl	8005d24 <configPWM>
 8006cdc:	2001      	movs	r0, #1
}
 8006cde:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	e7fc      	b.n	8006cde <shell_cmd_setpwm+0x2a>

08006ce4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006ce4:	4b0e      	ldr	r3, [pc, #56]	; (8006d20 <HAL_MspInit+0x3c>)
{
 8006ce6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8006ce8:	699a      	ldr	r2, [r3, #24]
 8006cea:	f042 0201 	orr.w	r2, r2, #1
 8006cee:	619a      	str	r2, [r3, #24]
 8006cf0:	699a      	ldr	r2, [r3, #24]
 8006cf2:	f002 0201 	and.w	r2, r2, #1
 8006cf6:	9200      	str	r2, [sp, #0]
 8006cf8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006cfa:	69da      	ldr	r2, [r3, #28]
 8006cfc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006d00:	61da      	str	r2, [r3, #28]
 8006d02:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006d04:	4a07      	ldr	r2, [pc, #28]	; (8006d24 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8006d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d0a:	9301      	str	r3, [sp, #4]
 8006d0c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006d0e:	6853      	ldr	r3, [r2, #4]
 8006d10:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8006d14:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006d18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006d1a:	b002      	add	sp, #8
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	40021000 	.word	0x40021000
 8006d24:	40010000 	.word	0x40010000

08006d28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006d28:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d2a:	2410      	movs	r4, #16
{
 8006d2c:	4605      	mov	r5, r0
 8006d2e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d30:	4622      	mov	r2, r4
 8006d32:	2100      	movs	r1, #0
 8006d34:	eb0d 0004 	add.w	r0, sp, r4
 8006d38:	f001 f99d 	bl	8008076 <memset>
  if(hadc->Instance==ADC1)
 8006d3c:	682b      	ldr	r3, [r5, #0]
 8006d3e:	4a1e      	ldr	r2, [pc, #120]	; (8006db8 <HAL_ADC_MspInit+0x90>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d11d      	bne.n	8006d80 <HAL_ADC_MspInit+0x58>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006d44:	4b1d      	ldr	r3, [pc, #116]	; (8006dbc <HAL_ADC_MspInit+0x94>)
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = ANALOG_0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(ANALOG_0_GPIO_Port, &GPIO_InitStruct);
 8006d46:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006d4a:	699a      	ldr	r2, [r3, #24]
 8006d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d50:	619a      	str	r2, [r3, #24]
 8006d52:	699a      	ldr	r2, [r3, #24]
 8006d54:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8006d58:	9200      	str	r2, [sp, #0]
 8006d5a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d5c:	699a      	ldr	r2, [r3, #24]
 8006d5e:	f042 0204 	orr.w	r2, r2, #4
 8006d62:	619a      	str	r2, [r3, #24]
 8006d64:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d66:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d68:	f003 0304 	and.w	r3, r3, #4
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d70:	2303      	movs	r3, #3
 8006d72:	e9cd 2304 	strd	r2, r3, [sp, #16]
    /**ADC2 GPIO Configuration    
    PA4     ------> ADC2_IN4 
    */
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8006d76:	4812      	ldr	r0, [pc, #72]	; (8006dc0 <HAL_ADC_MspInit+0x98>)
 8006d78:	f7fa ff54 	bl	8001c24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006d7c:	b009      	add	sp, #36	; 0x24
 8006d7e:	bd30      	pop	{r4, r5, pc}
  else if(hadc->Instance==ADC2)
 8006d80:	4a10      	ldr	r2, [pc, #64]	; (8006dc4 <HAL_ADC_MspInit+0x9c>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d1fa      	bne.n	8006d7c <HAL_ADC_MspInit+0x54>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006d86:	4b0d      	ldr	r3, [pc, #52]	; (8006dbc <HAL_ADC_MspInit+0x94>)
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8006d88:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006d8a:	699a      	ldr	r2, [r3, #24]
 8006d8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d90:	619a      	str	r2, [r3, #24]
 8006d92:	699a      	ldr	r2, [r3, #24]
 8006d94:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8006d98:	9202      	str	r2, [sp, #8]
 8006d9a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d9c:	699a      	ldr	r2, [r3, #24]
 8006d9e:	f042 0204 	orr.w	r2, r2, #4
 8006da2:	619a      	str	r2, [r3, #24]
 8006da4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 8006da6:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006da8:	f003 0304 	and.w	r3, r3, #4
 8006dac:	9303      	str	r3, [sp, #12]
 8006dae:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006db0:	2303      	movs	r3, #3
 8006db2:	9305      	str	r3, [sp, #20]
 8006db4:	e7df      	b.n	8006d76 <HAL_ADC_MspInit+0x4e>
 8006db6:	bf00      	nop
 8006db8:	40012400 	.word	0x40012400
 8006dbc:	40021000 	.word	0x40021000
 8006dc0:	40010800 	.word	0x40010800
 8006dc4:	40012800 	.word	0x40012800

08006dc8 <HAL_UART_MspInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dc8:	2210      	movs	r2, #16
{
 8006dca:	b510      	push	{r4, lr}
 8006dcc:	4604      	mov	r4, r0
 8006dce:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dd0:	eb0d 0002 	add.w	r0, sp, r2
 8006dd4:	2100      	movs	r1, #0
 8006dd6:	f001 f94e 	bl	8008076 <memset>
  if(huart->Instance==USART1)
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	4a2a      	ldr	r2, [pc, #168]	; (8006e88 <HAL_UART_MspInit+0xc0>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d125      	bne.n	8006e2e <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006de2:	4b2a      	ldr	r3, [pc, #168]	; (8006e8c <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = RS485_RXTX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006de4:	2040      	movs	r0, #64	; 0x40
    __HAL_RCC_USART1_CLK_ENABLE();
 8006de6:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 8006de8:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 8006dea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006dee:	619a      	str	r2, [r3, #24]
 8006df0:	699a      	ldr	r2, [r3, #24]
 8006df2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006df6:	9200      	str	r2, [sp, #0]
 8006df8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dfa:	699a      	ldr	r2, [r3, #24]
 8006dfc:	f042 0208 	orr.w	r2, r2, #8
 8006e00:	619a      	str	r2, [r3, #24]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	f003 0308 	and.w	r3, r3, #8
 8006e08:	9301      	str	r3, [sp, #4]
 8006e0a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e0c:	2312      	movs	r3, #18
 8006e0e:	e9cd 0304 	strd	r0, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006e12:	2303      	movs	r3, #3
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 8006e14:	481e      	ldr	r0, [pc, #120]	; (8006e90 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006e16:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 8006e18:	f7fa ff04 	bl	8001c24 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8006e1c:	4a1d      	ldr	r2, [pc, #116]	; (8006e94 <HAL_UART_MspInit+0xcc>)
 8006e1e:	6853      	ldr	r3, [r2, #4]
 8006e20:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006e24:	f043 0304 	orr.w	r3, r3, #4
 8006e28:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006e2a:	b008      	add	sp, #32
 8006e2c:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 8006e2e:	4a1a      	ldr	r2, [pc, #104]	; (8006e98 <HAL_UART_MspInit+0xd0>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d1fa      	bne.n	8006e2a <HAL_UART_MspInit+0x62>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006e34:	4b15      	ldr	r3, [pc, #84]	; (8006e8c <HAL_UART_MspInit+0xc4>)
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 8006e36:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8006e38:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 8006e3a:	4815      	ldr	r0, [pc, #84]	; (8006e90 <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006e3c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006e40:	61da      	str	r2, [r3, #28]
 8006e42:	69da      	ldr	r2, [r3, #28]
 8006e44:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006e48:	9202      	str	r2, [sp, #8]
 8006e4a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e4c:	699a      	ldr	r2, [r3, #24]
 8006e4e:	f042 0208 	orr.w	r2, r2, #8
 8006e52:	619a      	str	r2, [r3, #24]
 8006e54:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e56:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e5a:	f003 0308 	and.w	r3, r3, #8
 8006e5e:	9303      	str	r3, [sp, #12]
 8006e60:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e62:	2302      	movs	r3, #2
 8006e64:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006e68:	2303      	movs	r3, #3
 8006e6a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 8006e6c:	f7fa feda 	bl	8001c24 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e70:	2300      	movs	r3, #0
 8006e72:	f44f 6100 	mov.w	r1, #2048	; 0x800
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 8006e76:	4806      	ldr	r0, [pc, #24]	; (8006e90 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e78:	e9cd 1304 	strd	r1, r3, [sp, #16]
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 8006e7c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e7e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 8006e80:	f7fa fed0 	bl	8001c24 <HAL_GPIO_Init>
}
 8006e84:	e7d1      	b.n	8006e2a <HAL_UART_MspInit+0x62>
 8006e86:	bf00      	nop
 8006e88:	40013800 	.word	0x40013800
 8006e8c:	40021000 	.word	0x40021000
 8006e90:	40010c00 	.word	0x40010c00
 8006e94:	40010000 	.word	0x40010000
 8006e98:	40004800 	.word	0x40004800

08006e9c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006e9c:	4770      	bx	lr

08006e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006e9e:	e7fe      	b.n	8006e9e <HardFault_Handler>

08006ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ea0:	e7fe      	b.n	8006ea0 <MemManage_Handler>

08006ea2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006ea2:	e7fe      	b.n	8006ea2 <BusFault_Handler>

08006ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006ea4:	e7fe      	b.n	8006ea4 <UsageFault_Handler>

08006ea6 <SVC_Handler>:
 8006ea6:	4770      	bx	lr

08006ea8 <DebugMon_Handler>:
 8006ea8:	4770      	bx	lr

08006eaa <PendSV_Handler>:
 8006eaa:	4770      	bx	lr

08006eac <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006eac:	f7fa b98c 	b.w	80011c8 <HAL_IncTick>

08006eb0 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8006eb0:	4801      	ldr	r0, [pc, #4]	; (8006eb8 <DMA1_Channel3_IRQHandler+0x8>)
 8006eb2:	f7fa bcf5 	b.w	80018a0 <HAL_DMA_IRQHandler>
 8006eb6:	bf00      	nop
 8006eb8:	20000d20 	.word	0x20000d20

08006ebc <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006ebc:	4801      	ldr	r0, [pc, #4]	; (8006ec4 <DMA1_Channel4_IRQHandler+0x8>)
 8006ebe:	f7fa bcef 	b.w	80018a0 <HAL_DMA_IRQHandler>
 8006ec2:	bf00      	nop
 8006ec4:	20000cdc 	.word	0x20000cdc

08006ec8 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006ec8:	4801      	ldr	r0, [pc, #4]	; (8006ed0 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8006eca:	f7fb b8c7 	b.w	800205c <HAL_PCD_IRQHandler>
 8006ece:	bf00      	nop
 8006ed0:	200014f0 	.word	0x200014f0

08006ed4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8006ed4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006ed6:	4b0a      	ldr	r3, [pc, #40]	; (8006f00 <_sbrk+0x2c>)
{
 8006ed8:	4602      	mov	r2, r0
	if (heap_end == 0)
 8006eda:	6819      	ldr	r1, [r3, #0]
 8006edc:	b909      	cbnz	r1, 8006ee2 <_sbrk+0xe>
		heap_end = &end;
 8006ede:	4909      	ldr	r1, [pc, #36]	; (8006f04 <_sbrk+0x30>)
 8006ee0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8006ee2:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8006ee4:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8006ee6:	4402      	add	r2, r0
 8006ee8:	428a      	cmp	r2, r1
 8006eea:	d906      	bls.n	8006efa <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006eec:	f001 f87e 	bl	8007fec <__errno>
 8006ef0:	230c      	movs	r3, #12
 8006ef2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8006ef8:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8006efa:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8006efc:	e7fc      	b.n	8006ef8 <_sbrk+0x24>
 8006efe:	bf00      	nop
 8006f00:	200006f8 	.word	0x200006f8
 8006f04:	20001964 	.word	0x20001964

08006f08 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006f08:	4b0f      	ldr	r3, [pc, #60]	; (8006f48 <SystemInit+0x40>)
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	f042 0201 	orr.w	r2, r2, #1
 8006f10:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8006f12:	6859      	ldr	r1, [r3, #4]
 8006f14:	4a0d      	ldr	r2, [pc, #52]	; (8006f4c <SystemInit+0x44>)
 8006f16:	400a      	ands	r2, r1
 8006f18:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8006f20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006f24:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f2c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8006f34:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8006f36:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006f3a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006f3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006f40:	4b03      	ldr	r3, [pc, #12]	; (8006f50 <SystemInit+0x48>)
 8006f42:	609a      	str	r2, [r3, #8]
#endif 
}
 8006f44:	4770      	bx	lr
 8006f46:	bf00      	nop
 8006f48:	40021000 	.word	0x40021000
 8006f4c:	f8ff0000 	.word	0xf8ff0000
 8006f50:	e000ed00 	.word	0xe000ed00

08006f54 <lights_off>:
							 {PWM_CH3,CH_RED},{PWM_CH3,CH_GREEN},{PWM_CH3,CH_BLUE},{PWM_CH3,CH_WHITE}};



void lights_off(void)
{
 8006f54:	b538      	push	{r3, r4, r5, lr}
 8006f56:	2400      	movs	r4, #0
	for (uint8_t ii=0;ii<STATE_CNT;ii++)
		configPWM(states[ii].id,states[ii].ch, 0);
 8006f58:	4d05      	ldr	r5, [pc, #20]	; (8006f70 <lights_off+0x1c>)
 8006f5a:	192b      	adds	r3, r5, r4
 8006f5c:	5d28      	ldrb	r0, [r5, r4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	7859      	ldrb	r1, [r3, #1]
 8006f62:	3402      	adds	r4, #2
 8006f64:	f7fe fede 	bl	8005d24 <configPWM>
	for (uint8_t ii=0;ii<STATE_CNT;ii++)
 8006f68:	2c14      	cmp	r4, #20
 8006f6a:	d1f6      	bne.n	8006f5a <lights_off+0x6>
}
 8006f6c:	bd38      	pop	{r3, r4, r5, pc}
 8006f6e:	bf00      	nop
 8006f70:	20000189 	.word	0x20000189

08006f74 <process_testmode>:

uint8_t process_testmode(void)
{
 8006f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static uint8_t last_button_state = 1;
	static uint16_t cnt = 0;
	static uint8_t done = 0;
	uint8_t button_state = 1;

	if (done)
 8006f78:	4a21      	ldr	r2, [pc, #132]	; (8007000 <process_testmode+0x8c>)
 8006f7a:	4b22      	ldr	r3, [pc, #136]	; (8007004 <process_testmode+0x90>)
 8006f7c:	7811      	ldrb	r1, [r2, #0]
 8006f7e:	881c      	ldrh	r4, [r3, #0]
 8006f80:	461d      	mov	r5, r3
 8006f82:	4616      	mov	r6, r2
 8006f84:	b141      	cbz	r1, 8006f98 <process_testmode+0x24>
	{
		if (cnt == 0)
 8006f86:	b91c      	cbnz	r4, 8006f90 <process_testmode+0x1c>
		{
			done = 0;
			return 0;
 8006f88:	4620      	mov	r0, r4
			done = 0;
 8006f8a:	7014      	strb	r4, [r2, #0]
			done = 1;
		}
		last_button_state = button_state;
	}
	return 1;
}
 8006f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cnt--;
 8006f90:	3c01      	subs	r4, #1
 8006f92:	801c      	strh	r4, [r3, #0]
	return 1;
 8006f94:	2001      	movs	r0, #1
 8006f96:	e7f9      	b.n	8006f8c <process_testmode+0x18>
		if (cnt == 0)
 8006f98:	b9bc      	cbnz	r4, 8006fca <process_testmode+0x56>
			cnt = STEP_CNT;
 8006f9a:	f44f 7316 	mov.w	r3, #600	; 0x258
			configPWM(states[state].id,states[state].ch, MAX_PWM);
 8006f9e:	4f1a      	ldr	r7, [pc, #104]	; (8007008 <process_testmode+0x94>)
			cnt = STEP_CNT;
 8006fa0:	802b      	strh	r3, [r5, #0]
			lights_off();
 8006fa2:	f7ff ffd7 	bl	8006f54 <lights_off>
			configPWM(states[state].id,states[state].ch, MAX_PWM);
 8006fa6:	4b19      	ldr	r3, [pc, #100]	; (800700c <process_testmode+0x98>)
 8006fa8:	7838      	ldrb	r0, [r7, #0]
 8006faa:	f240 4234 	movw	r2, #1076	; 0x434
 8006fae:	eb03 0140 	add.w	r1, r3, r0, lsl #1
 8006fb2:	7849      	ldrb	r1, [r1, #1]
 8006fb4:	f813 0010 	ldrb.w	r0, [r3, r0, lsl #1]
 8006fb8:	f7fe feb4 	bl	8005d24 <configPWM>
			state++;
 8006fbc:	783b      	ldrb	r3, [r7, #0]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	b2db      	uxtb	r3, r3
			if (state == STATE_CNT)
 8006fc2:	2b0a      	cmp	r3, #10
			state++;
 8006fc4:	bf14      	ite	ne
 8006fc6:	703b      	strbne	r3, [r7, #0]
				state = 0;
 8006fc8:	703c      	strbeq	r4, [r7, #0]
		cnt--;
 8006fca:	882b      	ldrh	r3, [r5, #0]
		if ((last_button_state == 0) && (button_state == 1))
 8006fcc:	4c10      	ldr	r4, [pc, #64]	; (8007010 <process_testmode+0x9c>)
		cnt--;
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	802b      	strh	r3, [r5, #0]
		button_state = check_button();
 8006fd2:	f7fe f927 	bl	8005224 <check_button>
		if ((last_button_state == 0) && (button_state == 1))
 8006fd6:	f894 8000 	ldrb.w	r8, [r4]
		button_state = check_button();
 8006fda:	4607      	mov	r7, r0
		if ((last_button_state == 0) && (button_state == 1))
 8006fdc:	f1b8 0f00 	cmp.w	r8, #0
 8006fe0:	d10b      	bne.n	8006ffa <process_testmode+0x86>
 8006fe2:	2801      	cmp	r0, #1
 8006fe4:	d109      	bne.n	8006ffa <process_testmode+0x86>
			last_button_state = 1;
 8006fe6:	7020      	strb	r0, [r4, #0]
			lights_off();
 8006fe8:	f7ff ffb4 	bl	8006f54 <lights_off>
			cnt = STEP_CNT;
 8006fec:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006ff0:	802b      	strh	r3, [r5, #0]
			state = 0;
 8006ff2:	4b05      	ldr	r3, [pc, #20]	; (8007008 <process_testmode+0x94>)
			done = 1;
 8006ff4:	7037      	strb	r7, [r6, #0]
			state = 0;
 8006ff6:	f883 8000 	strb.w	r8, [r3]
		last_button_state = button_state;
 8006ffa:	7027      	strb	r7, [r4, #0]
 8006ffc:	e7ca      	b.n	8006f94 <process_testmode+0x20>
 8006ffe:	bf00      	nop
 8007000:	200006fe 	.word	0x200006fe
 8007004:	200006fc 	.word	0x200006fc
 8007008:	200006ff 	.word	0x200006ff
 800700c:	20000189 	.word	0x20000189
 8007010:	20000188 	.word	0x20000188

08007014 <ADC1_2_IRQHandler>:
ADC_HandleTypeDef* currentADCHandler = &hadc1;

void ADC1_2_IRQHandler()
{
	//need to figure out where IRQ comes from here....
	HAL_ADC_IRQHandler(currentADCHandler);
 8007014:	4b01      	ldr	r3, [pc, #4]	; (800701c <ADC1_2_IRQHandler+0x8>)
 8007016:	6818      	ldr	r0, [r3, #0]
 8007018:	f7fa b8ec 	b.w	80011f4 <HAL_ADC_IRQHandler>
 800701c:	200001a0 	.word	0x200001a0

08007020 <HAL_ADC_ConvCpltCallback>:
    //HAL_ADC_IRQHandler(&hadc1);
    //HAL_ADC_IRQHandler(&hadc2);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t adc = 0;
	uint32_t sum = 0;
	uint32_t adcval = 0;

	if (hadc->Instance == ADC2)
 8007022:	6804      	ldr	r4, [r0, #0]
 8007024:	4b1a      	ldr	r3, [pc, #104]	; (8007090 <HAL_ADC_ConvCpltCallback+0x70>)
{
 8007026:	4605      	mov	r5, r0
	if (hadc->Instance == ADC2)
 8007028:	1ae3      	subs	r3, r4, r3
 800702a:	425c      	negs	r4, r3
 800702c:	415c      	adcs	r4, r3
	{
		adc = 1;
	}

	adcval = HAL_ADC_GetValue(hadc);
 800702e:	f7fa f8dd 	bl	80011ec <HAL_ADC_GetValue>
	adcval = adcval / 16; //Convert to 8-bit...
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 8007032:	4a18      	ldr	r2, [pc, #96]	; (8007094 <HAL_ADC_ConvCpltCallback+0x74>)
 8007034:	0121      	lsls	r1, r4, #4
 8007036:	1857      	adds	r7, r2, r1
 8007038:	7bbb      	ldrb	r3, [r7, #14]
 800703a:	00e4      	lsls	r4, r4, #3
 800703c:	18e6      	adds	r6, r4, r3
	adcdata[adc].bufcnt++;
 800703e:	3301      	adds	r3, #1
 8007040:	b2db      	uxtb	r3, r3
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 8007042:	eb02 0646 	add.w	r6, r2, r6, lsl #1
	adcval = adcval / 16; //Convert to 8-bit...
 8007046:	0900      	lsrs	r0, r0, #4

	//Calculate average over x samples to reduce noise
	if (ADC_BUF_SIZE == adcdata[adc].bufcnt)
 8007048:	2b05      	cmp	r3, #5
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 800704a:	80b0      	strh	r0, [r6, #4]
	adcdata[adc].bufcnt++;
 800704c:	73bb      	strb	r3, [r7, #14]
	if (ADC_BUF_SIZE == adcdata[adc].bufcnt)
 800704e:	d111      	bne.n	8007074 <HAL_ADC_ConvCpltCallback+0x54>
	uint32_t sum = 0;
 8007050:	2000      	movs	r0, #0
 8007052:	3406      	adds	r4, #6
 8007054:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8007058:	3402      	adds	r4, #2
	{
		do
		{
			adcdata[adc].bufcnt--;
 800705a:	3b01      	subs	r3, #1
			sum = sum + adcdata[adc].buf[adcdata[adc].bufcnt];
 800705c:	f834 6d02 	ldrh.w	r6, [r4, #-2]!
		}
		while(adcdata[adc].bufcnt > 0);
 8007060:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
			sum = sum + adcdata[adc].buf[adcdata[adc].bufcnt];
 8007064:	4430      	add	r0, r6
		while(adcdata[adc].bufcnt > 0);
 8007066:	d1f8      	bne.n	800705a <HAL_ADC_ConvCpltCallback+0x3a>
 8007068:	1854      	adds	r4, r2, r1
 800706a:	73a3      	strb	r3, [r4, #14]
		adcdata[adc].adc_val = (uint16_t)(sum / ADC_BUF_SIZE);
 800706c:	2305      	movs	r3, #5
 800706e:	fbb0 f0f3 	udiv	r0, r0, r3
 8007072:	5250      	strh	r0, [r2, r1]
	}

	//swap ADC
	if (hadc->Instance == ADC1)
 8007074:	682a      	ldr	r2, [r5, #0]
 8007076:	4b08      	ldr	r3, [pc, #32]	; (8007098 <HAL_ADC_ConvCpltCallback+0x78>)
 8007078:	429a      	cmp	r2, r3
		currentADCHandler = &hadc2;
 800707a:	bf08      	it	eq
 800707c:	4a07      	ldreq	r2, [pc, #28]	; (800709c <HAL_ADC_ConvCpltCallback+0x7c>)
 800707e:	4b08      	ldr	r3, [pc, #32]	; (80070a0 <HAL_ADC_ConvCpltCallback+0x80>)
	else
		currentADCHandler = &hadc1;
 8007080:	bf18      	it	ne
 8007082:	4a08      	ldrne	r2, [pc, #32]	; (80070a4 <HAL_ADC_ConvCpltCallback+0x84>)
 8007084:	601a      	str	r2, [r3, #0]
	//Start ADC Again
    HAL_ADC_Start_IT(currentADCHandler);
 8007086:	6818      	ldr	r0, [r3, #0]
}
 8007088:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADC_Start_IT(currentADCHandler);
 800708c:	f7fa b9de 	b.w	800144c <HAL_ADC_Start_IT>
 8007090:	40012800 	.word	0x40012800
 8007094:	20000e24 	.word	0x20000e24
 8007098:	40012400 	.word	0x40012400
 800709c:	20000ba8 	.word	0x20000ba8
 80070a0:	200001a0 	.word	0x200001a0
 80070a4:	20000c14 	.word	0x20000c14

080070a8 <init_trigger>:


void init_trigger(void)
{
 80070a8:	b510      	push	{r4, lr}
	//Clear data
	for (uint8_t ii=0;ii<2;ii++)
		memset(&adcdata[ii], 0, sizeof(adcdata_s));
 80070aa:	2410      	movs	r4, #16
 80070ac:	4b0c      	ldr	r3, [pc, #48]	; (80070e0 <init_trigger+0x38>)
 80070ae:	4622      	mov	r2, r4
 80070b0:	4618      	mov	r0, r3
 80070b2:	2100      	movs	r1, #0
 80070b4:	f000 ffdf 	bl	8008076 <memset>
 80070b8:	4622      	mov	r2, r4
 80070ba:	2100      	movs	r1, #0
 80070bc:	4420      	add	r0, r4
 80070be:	f000 ffda 	bl	8008076 <memset>

	//Eanble IRQ's
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80070c2:	2200      	movs	r2, #0
 80070c4:	2012      	movs	r0, #18
 80070c6:	4611      	mov	r1, r2
 80070c8:	f7fa fadc 	bl	8001684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80070cc:	2012      	movs	r0, #18
 80070ce:	f7fa fb0d 	bl	80016ec <HAL_NVIC_EnableIRQ>

	//Setup IRQ's
	HAL_ADC_Start_IT(currentADCHandler);
}
 80070d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_Start_IT(currentADCHandler);
 80070d6:	4b03      	ldr	r3, [pc, #12]	; (80070e4 <init_trigger+0x3c>)
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	f7fa b9b7 	b.w	800144c <HAL_ADC_Start_IT>
 80070de:	bf00      	nop
 80070e0:	20000e24 	.word	0x20000e24
 80070e4:	200001a0 	.word	0x200001a0

080070e8 <process_trigger>:

void process_trigger(void)
{
 80070e8:	b538      	push	{r3, r4, r5, lr}
	//check if ADC Value has changed
	if ((settings.trigger_mode_A0 != TRIGGERMODE_NONE) && (adcdata[0].adc_val != adcdata[0].last_adc_val))
 80070ea:	4c29      	ldr	r4, [pc, #164]	; (8007190 <process_trigger+0xa8>)
 80070ec:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 80070f0:	b150      	cbz	r0, 8007108 <process_trigger+0x20>
 80070f2:	4d28      	ldr	r5, [pc, #160]	; (8007194 <process_trigger+0xac>)
 80070f4:	8829      	ldrh	r1, [r5, #0]
 80070f6:	886a      	ldrh	r2, [r5, #2]
 80070f8:	4291      	cmp	r1, r2
 80070fa:	d005      	beq.n	8007108 <process_trigger+0x20>
	{
		//Based on Settings manipulate Registers
		switch(settings.trigger_mode_A0)
 80070fc:	2801      	cmp	r0, #1
 80070fe:	d012      	beq.n	8007126 <process_trigger+0x3e>
 8007100:	2802      	cmp	r0, #2
 8007102:	d016      	beq.n	8007132 <process_trigger+0x4a>
				}

				break;
		}
		//Store Last Value
		adcdata[0].last_adc_val = adcdata[0].adc_val;
 8007104:	882b      	ldrh	r3, [r5, #0]
 8007106:	806b      	strh	r3, [r5, #2]
	}

	//check if ADC Value has changed
	if ((settings.trigger_mode_A1 != TRIGGERMODE_NONE) && (adcdata[1].adc_val != adcdata[1].last_adc_val))
 8007108:	f894 0033 	ldrb.w	r0, [r4, #51]	; 0x33
 800710c:	b150      	cbz	r0, 8007124 <process_trigger+0x3c>
 800710e:	4d21      	ldr	r5, [pc, #132]	; (8007194 <process_trigger+0xac>)
 8007110:	8a29      	ldrh	r1, [r5, #16]
 8007112:	8a6a      	ldrh	r2, [r5, #18]
 8007114:	4291      	cmp	r1, r2
 8007116:	d005      	beq.n	8007124 <process_trigger+0x3c>
	{
		//Based on Settings manipulate Registers
		switch(settings.trigger_mode_A1)
 8007118:	2801      	cmp	r0, #1
 800711a:	d01e      	beq.n	800715a <process_trigger+0x72>
 800711c:	2802      	cmp	r0, #2
 800711e:	d022      	beq.n	8007166 <process_trigger+0x7e>
				}

				break;
		}
		//Store Last Value
		adcdata[1].last_adc_val = adcdata[1].adc_val;
 8007120:	8a2b      	ldrh	r3, [r5, #16]
 8007122:	826b      	strh	r3, [r5, #18]
	}
}
 8007124:	bd38      	pop	{r3, r4, r5, pc}
				set_reg(settings.trigger_reg_A0, adcdata[0].adc_val);
 8007126:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 800712a:	b2c9      	uxtb	r1, r1
					set_reg(settings.trigger_reg_hilo_A0, settings.trigger_val_hilo_A0);
 800712c:	f7fd fcbc 	bl	8004aa8 <set_reg>
 8007130:	e7e8      	b.n	8007104 <process_trigger+0x1c>
				if ((adcdata[0].adc_val > settings.trigger_level_A0) && (adcdata[0].last_adc_val < settings.trigger_level_A0))
 8007132:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8007136:	4299      	cmp	r1, r3
 8007138:	d906      	bls.n	8007148 <process_trigger+0x60>
 800713a:	429a      	cmp	r2, r3
 800713c:	d204      	bcs.n	8007148 <process_trigger+0x60>
					set_reg(settings.trigger_reg_lohi_A0, settings.trigger_val_lohi_A0);
 800713e:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
 8007142:	f894 002e 	ldrb.w	r0, [r4, #46]	; 0x2e
 8007146:	e7f1      	b.n	800712c <process_trigger+0x44>
				else if ((adcdata[0].adc_val <settings. trigger_level_A0) && (adcdata[0].last_adc_val > settings.trigger_level_A0))
 8007148:	4299      	cmp	r1, r3
 800714a:	d2db      	bcs.n	8007104 <process_trigger+0x1c>
 800714c:	429a      	cmp	r2, r3
 800714e:	d9d9      	bls.n	8007104 <process_trigger+0x1c>
					set_reg(settings.trigger_reg_hilo_A0, settings.trigger_val_hilo_A0);
 8007150:	f894 1031 	ldrb.w	r1, [r4, #49]	; 0x31
 8007154:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 8007158:	e7e8      	b.n	800712c <process_trigger+0x44>
				set_reg(settings.trigger_reg_A1, adcdata[1].adc_val);
 800715a:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800715e:	b2c9      	uxtb	r1, r1
					set_reg(settings.trigger_reg_hilo_A1, settings.trigger_val_hilo_A1);
 8007160:	f7fd fca2 	bl	8004aa8 <set_reg>
 8007164:	e7dc      	b.n	8007120 <process_trigger+0x38>
				if ((adcdata[1].adc_val > settings.trigger_level_A1) && (adcdata[1].last_adc_val < settings.trigger_level_A1))
 8007166:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800716a:	4299      	cmp	r1, r3
 800716c:	d906      	bls.n	800717c <process_trigger+0x94>
 800716e:	429a      	cmp	r2, r3
 8007170:	d204      	bcs.n	800717c <process_trigger+0x94>
					set_reg(settings.trigger_reg_lohi_A1, settings.trigger_val_lohi_A1);
 8007172:	f894 1036 	ldrb.w	r1, [r4, #54]	; 0x36
 8007176:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 800717a:	e7f1      	b.n	8007160 <process_trigger+0x78>
				else if ((adcdata[1].adc_val < settings.trigger_level_A1) && (adcdata[1].last_adc_val > settings.trigger_level_A1))
 800717c:	4299      	cmp	r1, r3
 800717e:	d2cf      	bcs.n	8007120 <process_trigger+0x38>
 8007180:	429a      	cmp	r2, r3
 8007182:	d9cd      	bls.n	8007120 <process_trigger+0x38>
					set_reg(settings.trigger_reg_hilo_A1, settings.trigger_val_hilo_A1);
 8007184:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8007188:	f894 0037 	ldrb.w	r0, [r4, #55]	; 0x37
 800718c:	e7e8      	b.n	8007160 <process_trigger+0x78>
 800718e:	bf00      	nop
 8007190:	20000ac0 	.word	0x20000ac0
 8007194:	20000e24 	.word	0x20000e24

08007198 <print_adc_data>:
		return 0;
}

void print_adc_data(void)
{
	for (int ii=0;ii<2;ii++)
 8007198:	2300      	movs	r3, #0
{
 800719a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800719e:	4c12      	ldr	r4, [pc, #72]	; (80071e8 <print_adc_data+0x50>)
	{
		print("ADC %d",ii+1);
 80071a0:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8007200 <print_adc_data+0x68>
		print("-------");
 80071a4:	4f11      	ldr	r7, [pc, #68]	; (80071ec <print_adc_data+0x54>)
		print("ADC VAL: %d",adcdata[ii].adc_val);
 80071a6:	4e12      	ldr	r6, [pc, #72]	; (80071f0 <print_adc_data+0x58>)
		print("ADC %d",ii+1);
 80071a8:	1c5d      	adds	r5, r3, #1
 80071aa:	4629      	mov	r1, r5
 80071ac:	4640      	mov	r0, r8
 80071ae:	f7ff f9d1 	bl	8006554 <print>
		print("-------");
 80071b2:	4638      	mov	r0, r7
 80071b4:	f7ff f9ce 	bl	8006554 <print>
		print("ADC VAL: %d",adcdata[ii].adc_val);
 80071b8:	8821      	ldrh	r1, [r4, #0]
 80071ba:	4630      	mov	r0, r6
 80071bc:	f7ff f9ca 	bl	8006554 <print>
		print("ADC LAST VAL: %d",adcdata[ii].last_adc_val);
 80071c0:	8861      	ldrh	r1, [r4, #2]
 80071c2:	480c      	ldr	r0, [pc, #48]	; (80071f4 <print_adc_data+0x5c>)
 80071c4:	f7ff f9c6 	bl	8006554 <print>
		print("ADC BUFCNT: %d",adcdata[ii].bufcnt);
 80071c8:	7ba1      	ldrb	r1, [r4, #14]
 80071ca:	480b      	ldr	r0, [pc, #44]	; (80071f8 <print_adc_data+0x60>)
 80071cc:	f7ff f9c2 	bl	8006554 <print>
		print("");
 80071d0:	480a      	ldr	r0, [pc, #40]	; (80071fc <print_adc_data+0x64>)
 80071d2:	f7ff f9bf 	bl	8006554 <print>
	for (int ii=0;ii<2;ii++)
 80071d6:	2d02      	cmp	r5, #2
 80071d8:	f104 0410 	add.w	r4, r4, #16
 80071dc:	f04f 0301 	mov.w	r3, #1
 80071e0:	d1e2      	bne.n	80071a8 <print_adc_data+0x10>
	}

}
 80071e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071e6:	bf00      	nop
 80071e8:	20000e24 	.word	0x20000e24
 80071ec:	0800b408 	.word	0x0800b408
 80071f0:	0800b991 	.word	0x0800b991
 80071f4:	0800b99d 	.word	0x0800b99d
 80071f8:	0800b9ae 	.word	0x0800b9ae
 80071fc:	0800b3bf 	.word	0x0800b3bf
 8007200:	0800b98a 	.word	0x0800b98a

08007204 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007204:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007206:	2200      	movs	r2, #0
 8007208:	490e      	ldr	r1, [pc, #56]	; (8007244 <MX_USB_DEVICE_Init+0x40>)
 800720a:	480f      	ldr	r0, [pc, #60]	; (8007248 <MX_USB_DEVICE_Init+0x44>)
 800720c:	f7fd f876 	bl	80042fc <USBD_Init>
 8007210:	b108      	cbz	r0, 8007216 <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8007212:	f7fe fcc3 	bl	8005b9c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007216:	490d      	ldr	r1, [pc, #52]	; (800724c <MX_USB_DEVICE_Init+0x48>)
 8007218:	480b      	ldr	r0, [pc, #44]	; (8007248 <MX_USB_DEVICE_Init+0x44>)
 800721a:	f7fd f884 	bl	8004326 <USBD_RegisterClass>
 800721e:	b108      	cbz	r0, 8007224 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8007220:	f7fe fcbc 	bl	8005b9c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007224:	490a      	ldr	r1, [pc, #40]	; (8007250 <MX_USB_DEVICE_Init+0x4c>)
 8007226:	4808      	ldr	r0, [pc, #32]	; (8007248 <MX_USB_DEVICE_Init+0x44>)
 8007228:	f7fd f827 	bl	800427a <USBD_CDC_RegisterInterface>
 800722c:	b108      	cbz	r0, 8007232 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800722e:	f7fe fcb5 	bl	8005b9c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007232:	4805      	ldr	r0, [pc, #20]	; (8007248 <MX_USB_DEVICE_Init+0x44>)
 8007234:	f7fd f87e 	bl	8004334 <USBD_Start>
 8007238:	b118      	cbz	r0, 8007242 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800723a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800723e:	f7fe bcad 	b.w	8005b9c <Error_Handler>
}
 8007242:	bd08      	pop	{r3, pc}
 8007244:	200001b4 	.word	0x200001b4
 8007248:	20000e44 	.word	0x20000e44
 800724c:	20000008 	.word	0x20000008
 8007250:	200001a4 	.word	0x200001a4

08007254 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8007254:	2000      	movs	r0, #0
 8007256:	4770      	bx	lr

08007258 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8007258:	2000      	movs	r0, #0
 800725a:	4770      	bx	lr

0800725c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800725c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  //Loopback Test
  //CDC_Transmit_FS(Buf, *Len); // ADD THIS LINE to echo back all incoming data
  //Send Data to ring buffer
  if (UART_mode_USB)
 800725e:	4b0a      	ldr	r3, [pc, #40]	; (8007288 <CDC_Receive_FS+0x2c>)
 8007260:	680a      	ldr	r2, [r1, #0]
 8007262:	781b      	ldrb	r3, [r3, #0]
{
 8007264:	4604      	mov	r4, r0
	  ring_buffer_put(&rx_buff_dmx, Buf, *Len);
 8007266:	4601      	mov	r1, r0
  if (UART_mode_USB)
 8007268:	b15b      	cbz	r3, 8007282 <CDC_Receive_FS+0x26>
	  ring_buffer_put(&rx_buff_dmx, Buf, *Len);
 800726a:	4808      	ldr	r0, [pc, #32]	; (800728c <CDC_Receive_FS+0x30>)
  else
	  ring_buffer_put(&rx_buff_shell, Buf, *Len);
 800726c:	f7fe fdc2 	bl	8005df4 <ring_buffer_put>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007270:	4621      	mov	r1, r4
 8007272:	4807      	ldr	r0, [pc, #28]	; (8007290 <CDC_Receive_FS+0x34>)
 8007274:	f7fd f810 	bl	8004298 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007278:	4805      	ldr	r0, [pc, #20]	; (8007290 <CDC_Receive_FS+0x34>)
 800727a:	f7fd f82c 	bl	80042d6 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 800727e:	2000      	movs	r0, #0
 8007280:	bd10      	pop	{r4, pc}
	  ring_buffer_put(&rx_buff_shell, Buf, *Len);
 8007282:	4804      	ldr	r0, [pc, #16]	; (8007294 <CDC_Receive_FS+0x38>)
 8007284:	e7f2      	b.n	800726c <CDC_Receive_FS+0x10>
 8007286:	bf00      	nop
 8007288:	20000421 	.word	0x20000421
 800728c:	20000990 	.word	0x20000990
 8007290:	20000e44 	.word	0x20000e44
 8007294:	200009a8 	.word	0x200009a8

08007298 <CDC_Init_FS>:
{
 8007298:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800729a:	4c06      	ldr	r4, [pc, #24]	; (80072b4 <CDC_Init_FS+0x1c>)
 800729c:	2200      	movs	r2, #0
 800729e:	4906      	ldr	r1, [pc, #24]	; (80072b8 <CDC_Init_FS+0x20>)
 80072a0:	4620      	mov	r0, r4
 80072a2:	f7fc fff1 	bl	8004288 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80072a6:	4905      	ldr	r1, [pc, #20]	; (80072bc <CDC_Init_FS+0x24>)
 80072a8:	4620      	mov	r0, r4
 80072aa:	f7fc fff5 	bl	8004298 <USBD_CDC_SetRxBuffer>
}
 80072ae:	2000      	movs	r0, #0
 80072b0:	bd10      	pop	{r4, pc}
 80072b2:	bf00      	nop
 80072b4:	20000e44 	.word	0x20000e44
 80072b8:	200012fc 	.word	0x200012fc
 80072bc:	20001108 	.word	0x20001108

080072c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80072c0:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80072c2:	4c09      	ldr	r4, [pc, #36]	; (80072e8 <CDC_Transmit_FS+0x28>)
{
 80072c4:	460a      	mov	r2, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80072c6:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  if (hcdc->TxState != 0){
 80072ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80072ce:	b943      	cbnz	r3, 80072e2 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80072d0:	4601      	mov	r1, r0
 80072d2:	4620      	mov	r0, r4
 80072d4:	f7fc ffd8 	bl	8004288 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80072d8:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 80072da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80072de:	f7fc bfe1 	b.w	80042a4 <USBD_CDC_TransmitPacket>
}
 80072e2:	2001      	movs	r0, #1
 80072e4:	bd10      	pop	{r4, pc}
 80072e6:	bf00      	nop
 80072e8:	20000e44 	.word	0x20000e44

080072ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80072ec:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 80072ee:	4b0e      	ldr	r3, [pc, #56]	; (8007328 <HAL_PCD_MspInit+0x3c>)
 80072f0:	6802      	ldr	r2, [r0, #0]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d115      	bne.n	8007322 <HAL_PCD_MspInit+0x36>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80072f6:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 80072fa:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80072fc:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 80072fe:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007302:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007304:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8007306:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007308:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 800730a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800730e:	9301      	str	r3, [sp, #4]
 8007310:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007312:	f7fa f9b7 	bl	8001684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007316:	2014      	movs	r0, #20
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007318:	b003      	add	sp, #12
 800731a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800731e:	f7fa b9e5 	b.w	80016ec <HAL_NVIC_EnableIRQ>
}
 8007322:	b003      	add	sp, #12
 8007324:	f85d fb04 	ldr.w	pc, [sp], #4
 8007328:	40005c00 	.word	0x40005c00

0800732c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800732c:	f500 710c 	add.w	r1, r0, #560	; 0x230
 8007330:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007334:	f7fd b815 	b.w	8004362 <USBD_LL_SetupStage>

08007338 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007338:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800733c:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8007340:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007344:	f7fd b83a 	b.w	80043bc <USBD_LL_DataOutStage>

08007348 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007348:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800734c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800734e:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007352:	f7fd b86d 	b.w	8004430 <USBD_LL_DataInStage>

08007356 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007356:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 800735a:	f7fd b901 	b.w	8004560 <USBD_LL_SOF>

0800735e <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800735e:	6883      	ldr	r3, [r0, #8]
{ 
 8007360:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007362:	2b02      	cmp	r3, #2
{ 
 8007364:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007366:	d001      	beq.n	800736c <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8007368:	f7fe fc18 	bl	8005b9c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800736c:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
 8007370:	2101      	movs	r1, #1
 8007372:	f7fd f8df 	bl	8004534 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007376:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
}
 800737a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800737e:	f7fd b8b2 	b.w	80044e6 <USBD_LL_Reset>
	...

08007384 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007384:	b510      	push	{r4, lr}
 8007386:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007388:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 800738c:	f7fd f8d5 	bl	800453a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007390:	69a3      	ldr	r3, [r4, #24]
 8007392:	b123      	cbz	r3, 800739e <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007394:	4a02      	ldr	r2, [pc, #8]	; (80073a0 <HAL_PCD_SuspendCallback+0x1c>)
 8007396:	6913      	ldr	r3, [r2, #16]
 8007398:	f043 0306 	orr.w	r3, r3, #6
 800739c:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800739e:	bd10      	pop	{r4, pc}
 80073a0:	e000ed00 	.word	0xe000ed00

080073a4 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80073a4:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 80073a8:	f7fd b8d0 	b.w	800454c <USBD_LL_Resume>

080073ac <USBD_LL_Init>:
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80073ac:	2308      	movs	r3, #8
{
 80073ae:	b510      	push	{r4, lr}
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80073b0:	4a1d      	ldr	r2, [pc, #116]	; (8007428 <USBD_LL_Init+0x7c>)
{
 80073b2:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 80073b4:	481d      	ldr	r0, [pc, #116]	; (800742c <USBD_LL_Init+0x80>)
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80073b6:	e9c0 2300 	strd	r2, r3, [r0]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80073ba:	2302      	movs	r3, #2
 80073bc:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80073be:	2300      	movs	r3, #0
  pdev->pData = &hpcd_USB_FS;
 80073c0:	f8c4 02c0 	str.w	r0, [r4, #704]	; 0x2c0
  hpcd_USB_FS.pData = pdev;
 80073c4:	f8c0 4268 	str.w	r4, [r0, #616]	; 0x268
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80073c8:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80073cc:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80073ce:	f7fa fd14 	bl	8001dfa <HAL_PCD_Init>
 80073d2:	b108      	cbz	r0, 80073d8 <USBD_LL_Init+0x2c>
  {
    Error_Handler( );
 80073d4:	f7fe fbe2 	bl	8005b9c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80073d8:	2200      	movs	r2, #0
 80073da:	2318      	movs	r3, #24
 80073dc:	4611      	mov	r1, r2
 80073de:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80073e2:	f7fb f8b8 	bl	8002556 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80073e6:	2358      	movs	r3, #88	; 0x58
 80073e8:	2200      	movs	r2, #0
 80073ea:	2180      	movs	r1, #128	; 0x80
 80073ec:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80073f0:	f7fb f8b1 	bl	8002556 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80073f4:	23c0      	movs	r3, #192	; 0xc0
 80073f6:	2200      	movs	r2, #0
 80073f8:	2181      	movs	r1, #129	; 0x81
 80073fa:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80073fe:	f7fb f8aa 	bl	8002556 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007402:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007406:	2200      	movs	r2, #0
 8007408:	2101      	movs	r1, #1
 800740a:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 800740e:	f7fb f8a2 	bl	8002556 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007412:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007416:	2200      	movs	r2, #0
 8007418:	2182      	movs	r1, #130	; 0x82
 800741a:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 800741e:	f7fb f89a 	bl	8002556 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
}
 8007422:	2000      	movs	r0, #0
 8007424:	bd10      	pop	{r4, pc}
 8007426:	bf00      	nop
 8007428:	40005c00 	.word	0x40005c00
 800742c:	200014f0 	.word	0x200014f0

08007430 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007430:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8007432:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007436:	f7fa fd55 	bl	8001ee4 <HAL_PCD_Start>
 800743a:	2803      	cmp	r0, #3
 800743c:	bf96      	itet	ls
 800743e:	4b02      	ldrls	r3, [pc, #8]	; (8007448 <USBD_LL_Start+0x18>)
 8007440:	2002      	movhi	r0, #2
 8007442:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8007444:	bd08      	pop	{r3, pc}
 8007446:	bf00      	nop
 8007448:	0800b9bd 	.word	0x0800b9bd

0800744c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800744c:	b510      	push	{r4, lr}
 800744e:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007450:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007454:	4613      	mov	r3, r2
 8007456:	4622      	mov	r2, r4
 8007458:	f7fa fd6f 	bl	8001f3a <HAL_PCD_EP_Open>
 800745c:	2803      	cmp	r0, #3
 800745e:	bf96      	itet	ls
 8007460:	4b01      	ldrls	r3, [pc, #4]	; (8007468 <USBD_LL_OpenEP+0x1c>)
 8007462:	2002      	movhi	r0, #2
 8007464:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;
}
 8007466:	bd10      	pop	{r4, pc}
 8007468:	0800b9bd 	.word	0x0800b9bd

0800746c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800746c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800746e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007472:	f7fa fd95 	bl	8001fa0 <HAL_PCD_EP_Close>
 8007476:	2803      	cmp	r0, #3
 8007478:	bf96      	itet	ls
 800747a:	4b02      	ldrls	r3, [pc, #8]	; (8007484 <USBD_LL_CloseEP+0x18>)
 800747c:	2002      	movhi	r0, #2
 800747e:	5c18      	ldrbls	r0, [r3, r0]
      
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;  
}
 8007480:	bd08      	pop	{r3, pc}
 8007482:	bf00      	nop
 8007484:	0800b9bd 	.word	0x0800b9bd

08007488 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007488:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800748a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800748e:	f7fa fffb 	bl	8002488 <HAL_PCD_EP_SetStall>
 8007492:	2803      	cmp	r0, #3
 8007494:	bf96      	itet	ls
 8007496:	4b02      	ldrls	r3, [pc, #8]	; (80074a0 <USBD_LL_StallEP+0x18>)
 8007498:	2002      	movhi	r0, #2
 800749a:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 800749c:	bd08      	pop	{r3, pc}
 800749e:	bf00      	nop
 80074a0:	0800b9bd 	.word	0x0800b9bd

080074a4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80074a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80074a6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80074aa:	f7fb f821 	bl	80024f0 <HAL_PCD_EP_ClrStall>
 80074ae:	2803      	cmp	r0, #3
 80074b0:	bf96      	itet	ls
 80074b2:	4b02      	ldrls	r3, [pc, #8]	; (80074bc <USBD_LL_ClearStallEP+0x18>)
 80074b4:	2002      	movhi	r0, #2
 80074b6:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status; 
}
 80074b8:	bd08      	pop	{r3, pc}
 80074ba:	bf00      	nop
 80074bc:	0800b9bd 	.word	0x0800b9bd

080074c0 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 80074c0:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80074c2:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80074c6:	bf45      	ittet	mi
 80074c8:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 80074cc:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80074d0:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80074d4:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80074d8:	bf58      	it	pl
 80074da:	f893 012a 	ldrbpl.w	r0, [r3, #298]	; 0x12a
  }
}
 80074de:	4770      	bx	lr

080074e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80074e0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80074e2:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80074e6:	f7fa fd14 	bl	8001f12 <HAL_PCD_SetAddress>
 80074ea:	2803      	cmp	r0, #3
 80074ec:	bf96      	itet	ls
 80074ee:	4b02      	ldrls	r3, [pc, #8]	; (80074f8 <USBD_LL_SetUSBAddress+0x18>)
 80074f0:	2002      	movhi	r0, #2
 80074f2:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 80074f4:	bd08      	pop	{r3, pc}
 80074f6:	bf00      	nop
 80074f8:	0800b9bd 	.word	0x0800b9bd

080074fc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80074fc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80074fe:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007502:	f7fa fd95 	bl	8002030 <HAL_PCD_EP_Transmit>
 8007506:	2803      	cmp	r0, #3
 8007508:	bf96      	itet	ls
 800750a:	4b02      	ldrls	r3, [pc, #8]	; (8007514 <USBD_LL_Transmit+0x18>)
 800750c:	2002      	movhi	r0, #2
 800750e:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;    
}
 8007510:	bd08      	pop	{r3, pc}
 8007512:	bf00      	nop
 8007514:	0800b9bd 	.word	0x0800b9bd

08007518 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007518:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800751a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800751e:	f7fa fd68 	bl	8001ff2 <HAL_PCD_EP_Receive>
 8007522:	2803      	cmp	r0, #3
 8007524:	bf96      	itet	ls
 8007526:	4b02      	ldrls	r3, [pc, #8]	; (8007530 <USBD_LL_PrepareReceive+0x18>)
 8007528:	2002      	movhi	r0, #2
 800752a:	5c18      	ldrbls	r0, [r3, r0]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  	
  return usb_status; 
}
 800752c:	bd08      	pop	{r3, pc}
 800752e:	bf00      	nop
 8007530:	0800b9bd 	.word	0x0800b9bd

08007534 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007534:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007538:	f7fa bd73 	b.w	8002022 <HAL_PCD_EP_GetRxCount>

0800753c <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 800753c:	4800      	ldr	r0, [pc, #0]	; (8007540 <USBD_static_malloc+0x4>)
 800753e:	4770      	bx	lr
 8007540:	20000700 	.word	0x20000700

08007544 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 8007544:	4770      	bx	lr

08007546 <HAL_PCDEx_SetConnectionState>:
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007546:	4770      	bx	lr

08007548 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007548:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800754a:	4801      	ldr	r0, [pc, #4]	; (8007550 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800754c:	800b      	strh	r3, [r1, #0]
}
 800754e:	4770      	bx	lr
 8007550:	200001d0 	.word	0x200001d0

08007554 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007554:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8007556:	4801      	ldr	r0, [pc, #4]	; (800755c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8007558:	800b      	strh	r3, [r1, #0]
}
 800755a:	4770      	bx	lr
 800755c:	200001e4 	.word	0x200001e4

08007560 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007560:	2300      	movs	r3, #0
 8007562:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8007564:	461e      	mov	r6, r3
    if (((value >> 28)) < 0xA)
 8007566:	0f05      	lsrs	r5, r0, #28
 8007568:	b2ec      	uxtb	r4, r5
 800756a:	2d09      	cmp	r5, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800756c:	bf94      	ite	ls
 800756e:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007570:	3437      	addhi	r4, #55	; 0x37
 8007572:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8007576:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 800757a:	3301      	adds	r3, #1
 800757c:	7066      	strb	r6, [r4, #1]
  for (idx = 0; idx < len; idx++)
 800757e:	b2dc      	uxtb	r4, r3
 8007580:	42a2      	cmp	r2, r4
    value = value << 4;
 8007582:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8007586:	d8ee      	bhi.n	8007566 <IntToUnicode+0x6>
  }
}
 8007588:	bd70      	pop	{r4, r5, r6, pc}
	...

0800758c <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800758c:	231a      	movs	r3, #26
{
 800758e:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8007590:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007592:	4b09      	ldr	r3, [pc, #36]	; (80075b8 <USBD_FS_SerialStrDescriptor+0x2c>)
 8007594:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007596:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8007598:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800759a:	18c0      	adds	r0, r0, r3
 800759c:	d00a      	beq.n	80075b4 <USBD_FS_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800759e:	4b07      	ldr	r3, [pc, #28]	; (80075bc <USBD_FS_SerialStrDescriptor+0x30>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80075a0:	2208      	movs	r2, #8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80075a2:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80075a4:	4906      	ldr	r1, [pc, #24]	; (80075c0 <USBD_FS_SerialStrDescriptor+0x34>)
 80075a6:	f7ff ffdb 	bl	8007560 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80075aa:	2204      	movs	r2, #4
 80075ac:	4905      	ldr	r1, [pc, #20]	; (80075c4 <USBD_FS_SerialStrDescriptor+0x38>)
 80075ae:	4620      	mov	r0, r4
 80075b0:	f7ff ffd6 	bl	8007560 <IntToUnicode>
}
 80075b4:	4804      	ldr	r0, [pc, #16]	; (80075c8 <USBD_FS_SerialStrDescriptor+0x3c>)
 80075b6:	bd10      	pop	{r4, pc}
 80075b8:	1ffff7e8 	.word	0x1ffff7e8
 80075bc:	1ffff7ec 	.word	0x1ffff7ec
 80075c0:	200001ea 	.word	0x200001ea
 80075c4:	200001fa 	.word	0x200001fa
 80075c8:	200001e8 	.word	0x200001e8

080075cc <USBD_FS_ManufacturerStrDescriptor>:
{
 80075cc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80075ce:	4c04      	ldr	r4, [pc, #16]	; (80075e0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80075d0:	460a      	mov	r2, r1
 80075d2:	4804      	ldr	r0, [pc, #16]	; (80075e4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80075d4:	4621      	mov	r1, r4
 80075d6:	f7fd f9cc 	bl	8004972 <USBD_GetString>
}
 80075da:	4620      	mov	r0, r4
 80075dc:	bd10      	pop	{r4, pc}
 80075de:	bf00      	nop
 80075e0:	2000175c 	.word	0x2000175c
 80075e4:	0800b9da 	.word	0x0800b9da

080075e8 <USBD_FS_ProductStrDescriptor>:
{
 80075e8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80075ea:	4c04      	ldr	r4, [pc, #16]	; (80075fc <USBD_FS_ProductStrDescriptor+0x14>)
 80075ec:	460a      	mov	r2, r1
 80075ee:	4804      	ldr	r0, [pc, #16]	; (8007600 <USBD_FS_ProductStrDescriptor+0x18>)
 80075f0:	4621      	mov	r1, r4
 80075f2:	f7fd f9be 	bl	8004972 <USBD_GetString>
}
 80075f6:	4620      	mov	r0, r4
 80075f8:	bd10      	pop	{r4, pc}
 80075fa:	bf00      	nop
 80075fc:	2000175c 	.word	0x2000175c
 8007600:	0800b9ed 	.word	0x0800b9ed

08007604 <USBD_FS_ConfigStrDescriptor>:
{
 8007604:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007606:	4c04      	ldr	r4, [pc, #16]	; (8007618 <USBD_FS_ConfigStrDescriptor+0x14>)
 8007608:	460a      	mov	r2, r1
 800760a:	4804      	ldr	r0, [pc, #16]	; (800761c <USBD_FS_ConfigStrDescriptor+0x18>)
 800760c:	4621      	mov	r1, r4
 800760e:	f7fd f9b0 	bl	8004972 <USBD_GetString>
}
 8007612:	4620      	mov	r0, r4
 8007614:	bd10      	pop	{r4, pc}
 8007616:	bf00      	nop
 8007618:	2000175c 	.word	0x2000175c
 800761c:	0800b9c1 	.word	0x0800b9c1

08007620 <USBD_FS_InterfaceStrDescriptor>:
{
 8007620:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007622:	4c04      	ldr	r4, [pc, #16]	; (8007634 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8007624:	460a      	mov	r2, r1
 8007626:	4804      	ldr	r0, [pc, #16]	; (8007638 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8007628:	4621      	mov	r1, r4
 800762a:	f7fd f9a2 	bl	8004972 <USBD_GetString>
}
 800762e:	4620      	mov	r0, r4
 8007630:	bd10      	pop	{r4, pc}
 8007632:	bf00      	nop
 8007634:	2000175c 	.word	0x2000175c
 8007638:	0800b9cc 	.word	0x0800b9cc

0800763c <vt100_process_byte>:
    
    return VT100_KEY_INVALID;
}

vt100_key_t vt100_process_byte(uint8_t byte)
{
 800763c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    static uint8_t cbuf[8] = {0};
    static uint8_t cbuf_idx = 0;
    
    if (0 == cbuf_idx && true == is_printable(byte))
 8007640:	4d1c      	ldr	r5, [pc, #112]	; (80076b4 <vt100_process_byte+0x78>)
 8007642:	782b      	ldrb	r3, [r5, #0]
 8007644:	b91b      	cbnz	r3, 800764e <vt100_process_byte+0x12>
 8007646:	f1a0 0220 	sub.w	r2, r0, #32
 800764a:	2a5e      	cmp	r2, #94	; 0x5e
 800764c:	d92e      	bls.n	80076ac <vt100_process_byte+0x70>
    {
        return VT100_KEY_PRINTABLE;
    }
    else if (0x0D == byte) /* Enter */
 800764e:	280d      	cmp	r0, #13
 8007650:	d02e      	beq.n	80076b0 <vt100_process_byte+0x74>
        return VT100_KEY_ENTER;
    }
    else
    {
        vt100_key_t key = VT100_KEY_INVALID;
        cbuf[cbuf_idx++] = byte;
 8007652:	4c19      	ldr	r4, [pc, #100]	; (80076b8 <vt100_process_byte+0x7c>)
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8007654:	2700      	movs	r7, #0
 8007656:	f04f 0a0c 	mov.w	sl, #12
            (0 == strncmp((const char*)vt100_keycodes[ii].code, (const char*)buf, len)))
 800765a:	46a3      	mov	fp, r4
        cbuf[cbuf_idx++] = byte;
 800765c:	1c5e      	adds	r6, r3, #1
 800765e:	b2f6      	uxtb	r6, r6
 8007660:	f8df 9058 	ldr.w	r9, [pc, #88]	; 80076bc <vt100_process_byte+0x80>
 8007664:	702e      	strb	r6, [r5, #0]
 8007666:	54e0      	strb	r0, [r4, r3]
 8007668:	fb0a 9807 	mla	r8, sl, r7, r9
        if ((len == vt100_keycodes[ii].code_len) &&
 800766c:	f898 3008 	ldrb.w	r3, [r8, #8]
 8007670:	42b3      	cmp	r3, r6
 8007672:	d112      	bne.n	800769a <vt100_process_byte+0x5e>
            (0 == strncmp((const char*)vt100_keycodes[ii].code, (const char*)buf, len)))
 8007674:	4632      	mov	r2, r6
 8007676:	4659      	mov	r1, fp
 8007678:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800767c:	f000 fdd7 	bl	800822e <strncmp>
        if ((len == vt100_keycodes[ii].code_len) &&
 8007680:	4603      	mov	r3, r0
 8007682:	b950      	cbnz	r0, 800769a <vt100_process_byte+0x5e>
            return vt100_keycodes[ii].key;
 8007684:	f898 0000 	ldrb.w	r0, [r8]
        key = find_key(cbuf, cbuf_idx);
        if (VT100_KEY_INVALID != key)
 8007688:	b958      	cbnz	r0, 80076a2 <vt100_process_byte+0x66>
            memset(cbuf, 0, sizeof(cbuf));
            return key;
        }
        else
        {
            if (cbuf_idx >= sizeof(cbuf))
 800768a:	2e07      	cmp	r6, #7
 800768c:	f04f 0000 	mov.w	r0, #0
 8007690:	d90a      	bls.n	80076a8 <vt100_process_byte+0x6c>
            {
                cbuf_idx = 0;
 8007692:	7028      	strb	r0, [r5, #0]
                memset(cbuf, 0, sizeof(cbuf));
 8007694:	6020      	str	r0, [r4, #0]
 8007696:	6060      	str	r0, [r4, #4]
 8007698:	e006      	b.n	80076a8 <vt100_process_byte+0x6c>
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 800769a:	3701      	adds	r7, #1
 800769c:	2f0f      	cmp	r7, #15
 800769e:	d1e3      	bne.n	8007668 <vt100_process_byte+0x2c>
 80076a0:	e7f3      	b.n	800768a <vt100_process_byte+0x4e>
            cbuf_idx = 0;
 80076a2:	702b      	strb	r3, [r5, #0]
            memset(cbuf, 0, sizeof(cbuf));
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	6063      	str	r3, [r4, #4]
            }
        }
    }

    return VT100_KEY_INVALID;
}
 80076a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return VT100_KEY_PRINTABLE;
 80076ac:	2001      	movs	r0, #1
 80076ae:	e7fb      	b.n	80076a8 <vt100_process_byte+0x6c>
        return VT100_KEY_ENTER;
 80076b0:	2008      	movs	r0, #8
 80076b2:	e7f9      	b.n	80076a8 <vt100_process_byte+0x6c>
 80076b4:	20000928 	.word	0x20000928
 80076b8:	20000920 	.word	0x20000920
 80076bc:	0800ba1c 	.word	0x0800ba1c

080076c0 <vt100_get_keycode>:

vt100_keycode_t * vt100_get_keycode(vt100_key_t key)
{
    if (key >= VT100_KEY_MAX) return NULL;
 80076c0:	280e      	cmp	r0, #14
{
 80076c2:	b530      	push	{r4, r5, lr}
    if (key >= VT100_KEY_MAX) return NULL;
 80076c4:	d80c      	bhi.n	80076e0 <vt100_get_keycode+0x20>
    
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 80076c6:	2200      	movs	r2, #0
 80076c8:	240c      	movs	r4, #12
    {
        if (vt100_keycodes[ii].key == key)
 80076ca:	4b06      	ldr	r3, [pc, #24]	; (80076e4 <vt100_get_keycode+0x24>)
 80076cc:	fb04 f102 	mul.w	r1, r4, r2
 80076d0:	5ccd      	ldrb	r5, [r1, r3]
 80076d2:	4285      	cmp	r5, r0
 80076d4:	d101      	bne.n	80076da <vt100_get_keycode+0x1a>
        {
            return (vt100_keycode_t*)&vt100_keycodes[ii];
 80076d6:	1858      	adds	r0, r3, r1
        }
    }
    
    return NULL;
}
 80076d8:	bd30      	pop	{r4, r5, pc}
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 80076da:	3201      	adds	r2, #1
 80076dc:	2a0f      	cmp	r2, #15
 80076de:	d1f5      	bne.n	80076cc <vt100_get_keycode+0xc>
    if (key >= VT100_KEY_MAX) return NULL;
 80076e0:	2000      	movs	r0, #0
 80076e2:	e7f9      	b.n	80076d8 <vt100_get_keycode+0x18>
 80076e4:	0800ba1c 	.word	0x0800ba1c

080076e8 <fx_pwm_pulsing_light_run>:
t_fx_result fx_pwm_pulsing_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
	uint8_t ii = 0;
	int16_t val;

	switch(state)
 80076e8:	2801      	cmp	r0, #1
{
 80076ea:	b570      	push	{r4, r5, r6, lr}
	switch(state)
 80076ec:	d00b      	beq.n	8007706 <fx_pwm_pulsing_light_run+0x1e>
 80076ee:	d303      	bcc.n	80076f8 <fx_pwm_pulsing_light_run+0x10>
 80076f0:	2802      	cmp	r0, #2
 80076f2:	d029      	beq.n	8007748 <fx_pwm_pulsing_light_run+0x60>
				set_pwm_light(ii, 0);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 80076f4:	2003      	movs	r0, #3
 80076f6:	e005      	b.n	8007704 <fx_pwm_pulsing_light_run+0x1c>
			data = 0;
 80076f8:	2400      	movs	r4, #0
 80076fa:	4b18      	ldr	r3, [pc, #96]	; (800775c <fx_pwm_pulsing_light_run+0x74>)
 80076fc:	701c      	strb	r4, [r3, #0]
			reset_frame_delay();
 80076fe:	f000 fa61 	bl	8007bc4 <reset_frame_delay>
			return FX_OK;
 8007702:	4620      	mov	r0, r4
}
 8007704:	bd70      	pop	{r4, r5, r6, pc}
				val = data + get_DMX_variable(DMX_STRIP1_COMPLEXITY);
 8007706:	4c15      	ldr	r4, [pc, #84]	; (800775c <fx_pwm_pulsing_light_run+0x74>)
 8007708:	200f      	movs	r0, #15
 800770a:	7825      	ldrb	r5, [r4, #0]
 800770c:	f000 fa7c 	bl	8007c08 <get_DMX_variable>
 8007710:	4428      	add	r0, r5
				if (val>255)
 8007712:	b283      	uxth	r3, r0
 8007714:	2bff      	cmp	r3, #255	; 0xff
					data = 255;
 8007716:	bf8c      	ite	hi
 8007718:	23ff      	movhi	r3, #255	; 0xff
					data = val;
 800771a:	7020      	strbls	r0, [r4, #0]
			val = get_DMX_variable(DMX_STRIP1_SIZE);
 800771c:	f04f 000e 	mov.w	r0, #14
					data = 255;
 8007720:	bf88      	it	hi
 8007722:	7023      	strbhi	r3, [r4, #0]
			val = get_DMX_variable(DMX_STRIP1_SIZE);
 8007724:	f000 fa70 	bl	8007c08 <get_DMX_variable>
 8007728:	b205      	sxth	r5, r0
 800772a:	2d09      	cmp	r5, #9
 800772c:	bfa8      	it	ge
 800772e:	2509      	movge	r5, #9
 8007730:	2600      	movs	r6, #0
 8007732:	b2f0      	uxtb	r0, r6
			for (ii=0;ii<val+1;ii++)
 8007734:	4285      	cmp	r5, r0
 8007736:	f106 0601 	add.w	r6, r6, #1
 800773a:	da01      	bge.n	8007740 <fx_pwm_pulsing_light_run+0x58>
 800773c:	2002      	movs	r0, #2
 800773e:	e7e1      	b.n	8007704 <fx_pwm_pulsing_light_run+0x1c>
				set_pwm_light(ii, data);
 8007740:	7821      	ldrb	r1, [r4, #0]
 8007742:	f000 fa5e 	bl	8007c02 <set_pwm_light>
 8007746:	e7f4      	b.n	8007732 <fx_pwm_pulsing_light_run+0x4a>
	switch(state)
 8007748:	2400      	movs	r4, #0
				set_pwm_light(ii, 0);
 800774a:	b2e0      	uxtb	r0, r4
 800774c:	2100      	movs	r1, #0
 800774e:	3401      	adds	r4, #1
 8007750:	f000 fa57 	bl	8007c02 <set_pwm_light>
			for (ii=0;ii<10;ii++)
 8007754:	2c0a      	cmp	r4, #10
 8007756:	d1f8      	bne.n	800774a <fx_pwm_pulsing_light_run+0x62>
			return FX_COMPLETED;
 8007758:	2001      	movs	r0, #1
 800775a:	e7d3      	b.n	8007704 <fx_pwm_pulsing_light_run+0x1c>
 800775c:	2000195c 	.word	0x2000195c

08007760 <fx_pwm_pulsing_light>:
	register_fx(&param1,fx_num);
 8007760:	4601      	mov	r1, r0
 8007762:	4801      	ldr	r0, [pc, #4]	; (8007768 <fx_pwm_pulsing_light+0x8>)
 8007764:	f7fd bb2c 	b.w	8004dc0 <register_fx>
 8007768:	0800bad0 	.word	0x0800bad0

0800776c <fx_pwm_pulsing_pulse_light>:
	register_fx(&param2,fx_num);
 800776c:	4601      	mov	r1, r0
 800776e:	4801      	ldr	r0, [pc, #4]	; (8007774 <fx_pwm_pulsing_pulse_light+0x8>)
 8007770:	f7fd bb26 	b.w	8004dc0 <register_fx>
 8007774:	0800bae4 	.word	0x0800bae4

08007778 <fx_pwm_running_light_run>:
t_fx_result fx_pwm_running_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
	uint8_t ii = 0;
	int16_t val;

	switch(state)
 8007778:	2801      	cmp	r0, #1
{
 800777a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(state)
 800777c:	d012      	beq.n	80077a4 <fx_pwm_running_light_run+0x2c>
 800777e:	d303      	bcc.n	8007788 <fx_pwm_running_light_run+0x10>
 8007780:	2802      	cmp	r0, #2
 8007782:	d051      	beq.n	8007828 <fx_pwm_running_light_run+0xb0>
			free(data);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8007784:	2003      	movs	r0, #3
 8007786:	e00c      	b.n	80077a2 <fx_pwm_running_light_run+0x2a>
			data = malloc(11);
 8007788:	200b      	movs	r0, #11
 800778a:	f000 fc59 	bl	8008040 <malloc>
			memset(data, 0, 11);
 800778e:	2400      	movs	r4, #0
			data = malloc(11);
 8007790:	4b28      	ldr	r3, [pc, #160]	; (8007834 <fx_pwm_running_light_run+0xbc>)
			memset(data, 0, 11);
 8007792:	e9c0 4400 	strd	r4, r4, [r0]
 8007796:	f8c0 4007 	str.w	r4, [r0, #7]
			data = malloc(11);
 800779a:	6018      	str	r0, [r3, #0]
			reset_frame_delay();
 800779c:	f000 fa12 	bl	8007bc4 <reset_frame_delay>
			return FX_OK;
 80077a0:	4620      	mov	r0, r4
}
 80077a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (!check_frame_delay(get_DMX_variable(DMX_STRIP1_SPEED))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 80077a4:	200d      	movs	r0, #13
 80077a6:	f000 fa2f 	bl	8007c08 <get_DMX_variable>
 80077aa:	f000 fa11 	bl	8007bd0 <check_frame_delay>
 80077ae:	b908      	cbnz	r0, 80077b4 <fx_pwm_running_light_run+0x3c>
				return FX_RUNNING;
 80077b0:	2002      	movs	r0, #2
 80077b2:	e7f6      	b.n	80077a2 <fx_pwm_running_light_run+0x2a>
				val = data[ii] - (255 - get_DMX_variable(DMX_STRIP1_COMPLEXITY));
 80077b4:	4e1f      	ldr	r6, [pc, #124]	; (8007834 <fx_pwm_running_light_run+0xbc>)
 80077b6:	2700      	movs	r7, #0
 80077b8:	4635      	mov	r5, r6
 80077ba:	6833      	ldr	r3, [r6, #0]
 80077bc:	200f      	movs	r0, #15
 80077be:	5ddc      	ldrb	r4, [r3, r7]
 80077c0:	f000 fa22 	bl	8007c08 <get_DMX_variable>
 80077c4:	38ff      	subs	r0, #255	; 0xff
 80077c6:	4404      	add	r4, r0
 80077c8:	b224      	sxth	r4, r4
				data[ii] = (uint8_t)val;
 80077ca:	6833      	ldr	r3, [r6, #0]
 80077cc:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80077d0:	55dc      	strb	r4, [r3, r7]
 80077d2:	3701      	adds	r7, #1
			for (ii=0;ii<10;ii++)
 80077d4:	2f0a      	cmp	r7, #10
 80077d6:	d1f0      	bne.n	80077ba <fx_pwm_running_light_run+0x42>
			ii = get_DMX_variable(DMX_STRIP1_SIZE);
 80077d8:	200e      	movs	r0, #14
 80077da:	f000 fa15 	bl	8007c08 <get_DMX_variable>
 80077de:	2809      	cmp	r0, #9
 80077e0:	bf28      	it	cs
 80077e2:	2009      	movcs	r0, #9
 80077e4:	b2c4      	uxtb	r4, r0
			if (get_DMX_variable(DMX_STRIP1_PATTERN))	//Reverse
 80077e6:	200c      	movs	r0, #12
 80077e8:	f000 fa0e 	bl	8007c08 <get_DMX_variable>
				if (data[10] == 0)
 80077ec:	6833      	ldr	r3, [r6, #0]
 80077ee:	7a9a      	ldrb	r2, [r3, #10]
			if (get_DMX_variable(DMX_STRIP1_PATTERN))	//Reverse
 80077f0:	b198      	cbz	r0, 800781a <fx_pwm_running_light_run+0xa2>
				if (data[10] == 0)
 80077f2:	b90a      	cbnz	r2, 80077f8 <fx_pwm_running_light_run+0x80>
					data[10] = ii + 1;
 80077f4:	3401      	adds	r4, #1
 80077f6:	729c      	strb	r4, [r3, #10]
				data[10]--;
 80077f8:	7a9a      	ldrb	r2, [r3, #10]
 80077fa:	3a01      	subs	r2, #1
			data[data[10]] = 255;
 80077fc:	21ff      	movs	r1, #255	; 0xff
 80077fe:	2400      	movs	r4, #0
				data[10]++;
 8007800:	729a      	strb	r2, [r3, #10]
			data[data[10]] = 255;
 8007802:	682b      	ldr	r3, [r5, #0]
 8007804:	7a9a      	ldrb	r2, [r3, #10]
 8007806:	5499      	strb	r1, [r3, r2]
				set_pwm_light(ii, data[ii]);
 8007808:	682b      	ldr	r3, [r5, #0]
 800780a:	b2e0      	uxtb	r0, r4
 800780c:	5d19      	ldrb	r1, [r3, r4]
 800780e:	3401      	adds	r4, #1
 8007810:	f000 f9f7 	bl	8007c02 <set_pwm_light>
			for (ii=0;ii<10;ii++)
 8007814:	2c0a      	cmp	r4, #10
 8007816:	d1f7      	bne.n	8007808 <fx_pwm_running_light_run+0x90>
 8007818:	e7ca      	b.n	80077b0 <fx_pwm_running_light_run+0x38>
				if (data[10] == ii)
 800781a:	42a2      	cmp	r2, r4
					data[10] = 255;
 800781c:	bf04      	itt	eq
 800781e:	22ff      	moveq	r2, #255	; 0xff
 8007820:	729a      	strbeq	r2, [r3, #10]
				data[10]++;
 8007822:	7a9a      	ldrb	r2, [r3, #10]
 8007824:	3201      	adds	r2, #1
 8007826:	e7e9      	b.n	80077fc <fx_pwm_running_light_run+0x84>
			free(data);
 8007828:	4b02      	ldr	r3, [pc, #8]	; (8007834 <fx_pwm_running_light_run+0xbc>)
 800782a:	6818      	ldr	r0, [r3, #0]
 800782c:	f000 fc10 	bl	8008050 <free>
			return FX_COMPLETED;
 8007830:	2001      	movs	r0, #1
 8007832:	e7b6      	b.n	80077a2 <fx_pwm_running_light_run+0x2a>
 8007834:	2000195c 	.word	0x2000195c

08007838 <fx_pwm_running_light>:
	register_fx(&param1, fx_num);
 8007838:	4601      	mov	r1, r0
 800783a:	4801      	ldr	r0, [pc, #4]	; (8007840 <fx_pwm_running_light+0x8>)
 800783c:	f7fd bac0 	b.w	8004dc0 <register_fx>
 8007840:	0800baf8 	.word	0x0800baf8

08007844 <fx_pwm_running_pulse_light>:
	register_fx(&param2, fx_num);
 8007844:	4601      	mov	r1, r0
 8007846:	4801      	ldr	r0, [pc, #4]	; (800784c <fx_pwm_running_pulse_light+0x8>)
 8007848:	f7fd baba 	b.w	8004dc0 <register_fx>
 800784c:	0800bb0c 	.word	0x0800bb0c

08007850 <fx_strip_cylon_run>:
	uint16_t poscalc;
	uint8_t corr_r;
	uint8_t corr_g;
	uint8_t corr_b;

	switch(state)
 8007850:	2801      	cmp	r0, #1
{
 8007852:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	switch(state)
 8007854:	d016      	beq.n	8007884 <fx_strip_cylon_run+0x34>
 8007856:	d304      	bcc.n	8007862 <fx_strip_cylon_run+0x12>
 8007858:	2802      	cmp	r0, #2
 800785a:	f000 8082 	beq.w	8007962 <fx_strip_cylon_run+0x112>
			destroy_rgb_buffer(&buf);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 800785e:	2003      	movs	r0, #3
 8007860:	e00e      	b.n	8007880 <fx_strip_cylon_run+0x30>
			last_ms = millisec();
 8007862:	f000 f9d3 	bl	8007c0c <millisec>
 8007866:	4b46      	ldr	r3, [pc, #280]	; (8007980 <fx_strip_cylon_run+0x130>)
 8007868:	6018      	str	r0, [r3, #0]
			if (0 ==create_rgb_buffer(&buf, WS2812B_numPixels(CH1)))
 800786a:	2000      	movs	r0, #0
 800786c:	f000 fa9a 	bl	8007da4 <WS2812B_numPixels>
 8007870:	4601      	mov	r1, r0
 8007872:	4844      	ldr	r0, [pc, #272]	; (8007984 <fx_strip_cylon_run+0x134>)
 8007874:	f000 f9cc 	bl	8007c10 <create_rgb_buffer>
 8007878:	2800      	cmp	r0, #0
			return FX_OK;
 800787a:	bf0c      	ite	eq
 800787c:	2003      	moveq	r0, #3
 800787e:	2000      	movne	r0, #0
}
 8007880:	b003      	add	sp, #12
 8007882:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if ((millisec() - last_ms) < get_DMX_variable(DMX_STRIP1_SPEED))
 8007884:	f000 f9c2 	bl	8007c0c <millisec>
 8007888:	4d3d      	ldr	r5, [pc, #244]	; (8007980 <fx_strip_cylon_run+0x130>)
 800788a:	682b      	ldr	r3, [r5, #0]
 800788c:	1ac4      	subs	r4, r0, r3
 800788e:	200d      	movs	r0, #13
 8007890:	f000 f9ba 	bl	8007c08 <get_DMX_variable>
 8007894:	4284      	cmp	r4, r0
 8007896:	d362      	bcc.n	800795e <fx_strip_cylon_run+0x10e>
			last_ms = millisec();
 8007898:	f000 f9b8 	bl	8007c0c <millisec>
 800789c:	6028      	str	r0, [r5, #0]
			fade_rgb_buf(&buf,get_DMX_variable(DMX_STRIP1_SIZE));
 800789e:	200e      	movs	r0, #14
 80078a0:	f000 f9b2 	bl	8007c08 <get_DMX_variable>
			res = sin (pos*PI/180);
 80078a4:	4e38      	ldr	r6, [pc, #224]	; (8007988 <fx_strip_cylon_run+0x138>)
			fade_rgb_buf(&buf,get_DMX_variable(DMX_STRIP1_SIZE));
 80078a6:	4601      	mov	r1, r0
 80078a8:	4836      	ldr	r0, [pc, #216]	; (8007984 <fx_strip_cylon_run+0x134>)
 80078aa:	f000 f9ec 	bl	8007c86 <fade_rgb_buf>
			res = sin (pos*PI/180);
 80078ae:	8830      	ldrh	r0, [r6, #0]
 80078b0:	f7f8 fda8 	bl	8000404 <__aeabi_i2d>
 80078b4:	a330      	add	r3, pc, #192	; (adr r3, 8007978 <fx_strip_cylon_run+0x128>)
 80078b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ba:	f7f8 fe0d 	bl	80004d8 <__aeabi_dmul>
 80078be:	2200      	movs	r2, #0
 80078c0:	4b32      	ldr	r3, [pc, #200]	; (800798c <fx_strip_cylon_run+0x13c>)
 80078c2:	f7f8 ff33 	bl	800072c <__aeabi_ddiv>
 80078c6:	f001 f993 	bl	8008bf0 <sin>
 80078ca:	4604      	mov	r4, r0
			pos = pos + get_DMX_variable(DMX_STRIP1_COMPLEXITY);
 80078cc:	200f      	movs	r0, #15
			res = sin (pos*PI/180);
 80078ce:	460d      	mov	r5, r1
			pos = pos + get_DMX_variable(DMX_STRIP1_COMPLEXITY);
 80078d0:	f000 f99a 	bl	8007c08 <get_DMX_variable>
 80078d4:	8833      	ldrh	r3, [r6, #0]
 80078d6:	4418      	add	r0, r3
 80078d8:	b280      	uxth	r0, r0
			if (pos>360)
 80078da:	f5b0 7fb4 	cmp.w	r0, #360	; 0x168
				pos = pos - 360;
 80078de:	bf88      	it	hi
 80078e0:	f5a0 70b4 	subhi.w	r0, r0, #360	; 0x168
 80078e4:	8030      	strh	r0, [r6, #0]
			res = res * (double)WS2812B_numPixels(CH1)/2;
 80078e6:	2000      	movs	r0, #0
 80078e8:	f000 fa5c 	bl	8007da4 <WS2812B_numPixels>
 80078ec:	f7f8 fd7a 	bl	80003e4 <__aeabi_ui2d>
 80078f0:	4622      	mov	r2, r4
 80078f2:	462b      	mov	r3, r5
 80078f4:	f7f8 fdf0 	bl	80004d8 <__aeabi_dmul>
 80078f8:	4606      	mov	r6, r0
			poscalc = (int16_t)res + (WS2812B_numPixels(CH1)/2);
 80078fa:	2000      	movs	r0, #0
			res = res * (double)WS2812B_numPixels(CH1)/2;
 80078fc:	460f      	mov	r7, r1
			poscalc = (int16_t)res + (WS2812B_numPixels(CH1)/2);
 80078fe:	f000 fa51 	bl	8007da4 <WS2812B_numPixels>
			res = res * (double)WS2812B_numPixels(CH1)/2;
 8007902:	2200      	movs	r2, #0
 8007904:	4b22      	ldr	r3, [pc, #136]	; (8007990 <fx_strip_cylon_run+0x140>)
			poscalc = (int16_t)res + (WS2812B_numPixels(CH1)/2);
 8007906:	4604      	mov	r4, r0
			res = res * (double)WS2812B_numPixels(CH1)/2;
 8007908:	4639      	mov	r1, r7
 800790a:	4630      	mov	r0, r6
 800790c:	f7f8 fde4 	bl	80004d8 <__aeabi_dmul>
			poscalc = (int16_t)res + (WS2812B_numPixels(CH1)/2);
 8007910:	f7f9 f892 	bl	8000a38 <__aeabi_d2iz>
 8007914:	eb00 0454 	add.w	r4, r0, r4, lsr #1
			corr_r = getGamma(GAMMA_STRIP,get_DMX_variable(DMX_STRIP1_V1));
 8007918:	2010      	movs	r0, #16
 800791a:	f000 f975 	bl	8007c08 <get_DMX_variable>
 800791e:	4601      	mov	r1, r0
 8007920:	2003      	movs	r0, #3
 8007922:	f7fd fc13 	bl	800514c <getGamma>
 8007926:	4605      	mov	r5, r0
			corr_g = getGamma(GAMMA_STRIP,get_DMX_variable(DMX_STRIP1_V2));
 8007928:	2011      	movs	r0, #17
 800792a:	f000 f96d 	bl	8007c08 <get_DMX_variable>
 800792e:	4601      	mov	r1, r0
 8007930:	2003      	movs	r0, #3
 8007932:	f7fd fc0b 	bl	800514c <getGamma>
 8007936:	4606      	mov	r6, r0
			corr_b = getGamma(GAMMA_STRIP,get_DMX_variable(DMX_STRIP1_V3));
 8007938:	2012      	movs	r0, #18
 800793a:	f000 f965 	bl	8007c08 <get_DMX_variable>
 800793e:	4601      	mov	r1, r0
 8007940:	2003      	movs	r0, #3
 8007942:	f7fd fc03 	bl	800514c <getGamma>
			poscalc = (int16_t)res + (WS2812B_numPixels(CH1)/2);
 8007946:	b2a4      	uxth	r4, r4
			set_buffer_pixel(&buf,poscalc,corr_r,corr_g,corr_b);
 8007948:	9000      	str	r0, [sp, #0]
 800794a:	4621      	mov	r1, r4
 800794c:	480d      	ldr	r0, [pc, #52]	; (8007984 <fx_strip_cylon_run+0x134>)
 800794e:	4633      	mov	r3, r6
 8007950:	462a      	mov	r2, r5
 8007952:	f000 f96e 	bl	8007c32 <set_buffer_pixel>
			set_pixels_from_buf(CH1,&buf);
 8007956:	490b      	ldr	r1, [pc, #44]	; (8007984 <fx_strip_cylon_run+0x134>)
 8007958:	2000      	movs	r0, #0
 800795a:	f000 f975 	bl	8007c48 <set_pixels_from_buf>
					return FX_RUNNING;
 800795e:	2002      	movs	r0, #2
 8007960:	e78e      	b.n	8007880 <fx_strip_cylon_run+0x30>
			WS2812B_clear(CH1);
 8007962:	2000      	movs	r0, #0
 8007964:	f000 fa26 	bl	8007db4 <WS2812B_clear>
			WS2812B_clear(CH2);
 8007968:	2001      	movs	r0, #1
 800796a:	f000 fa23 	bl	8007db4 <WS2812B_clear>
			destroy_rgb_buffer(&buf);
 800796e:	4805      	ldr	r0, [pc, #20]	; (8007984 <fx_strip_cylon_run+0x134>)
 8007970:	f000 f95c 	bl	8007c2c <destroy_rgb_buffer>
			return FX_COMPLETED;
 8007974:	2001      	movs	r0, #1
 8007976:	e783      	b.n	8007880 <fx_strip_cylon_run+0x30>
 8007978:	53c8d4f1 	.word	0x53c8d4f1
 800797c:	400921fb 	.word	0x400921fb
 8007980:	20000934 	.word	0x20000934
 8007984:	2000092c 	.word	0x2000092c
 8007988:	20000938 	.word	0x20000938
 800798c:	40668000 	.word	0x40668000
 8007990:	3fe00000 	.word	0x3fe00000

08007994 <fx_strip_cylon>:
	register_fx(&param,fx_num);
 8007994:	4601      	mov	r1, r0
 8007996:	4801      	ldr	r0, [pc, #4]	; (800799c <fx_strip_cylon+0x8>)
 8007998:	f7fd ba12 	b.w	8004dc0 <register_fx>
 800799c:	0800bb20 	.word	0x0800bb20

080079a0 <fx_strip_rainbow_run>:
{
	static int16_t pos[CH_MAX] = {0,0};
	static int16_t step[CH_MAX] = {0,0};
	static uint32_t delay[CH_MAX] = {0,0};

	switch(state)
 80079a0:	2801      	cmp	r0, #1
{
 80079a2:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	switch(state)
 80079a6:	d004      	beq.n	80079b2 <fx_strip_rainbow_run+0x12>
 80079a8:	d341      	bcc.n	8007a2e <fx_strip_rainbow_run+0x8e>
 80079aa:	2802      	cmp	r0, #2
 80079ac:	d059      	beq.n	8007a62 <fx_strip_rainbow_run+0xc2>
			WS2812B_clear(CH2);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 80079ae:	2003      	movs	r0, #3
 80079b0:	e030      	b.n	8007a14 <fx_strip_rainbow_run+0x74>
	switch(state)
 80079b2:	2400      	movs	r4, #0
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 80079b4:	4e2f      	ldr	r6, [pc, #188]	; (8007a74 <fx_strip_rainbow_run+0xd4>)
 80079b6:	4f30      	ldr	r7, [pc, #192]	; (8007a78 <fx_strip_rainbow_run+0xd8>)
					WS2812B_rainbow(ii,0, WS2812B_numPixels(ii),pos[ii],step[ii]);
 80079b8:	4d30      	ldr	r5, [pc, #192]	; (8007a7c <fx_strip_rainbow_run+0xdc>)
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 80079ba:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 80079be:	1b1b      	subs	r3, r3, r4
 80079c0:	7858      	ldrb	r0, [r3, #1]
 80079c2:	f000 f921 	bl	8007c08 <get_DMX_variable>
 80079c6:	4601      	mov	r1, r0
 80079c8:	eb07 0084 	add.w	r0, r7, r4, lsl #2
 80079cc:	fa5f f984 	uxtb.w	r9, r4
 80079d0:	f000 f90c 	bl	8007bec <check_custom_frame_delay>
 80079d4:	b1e0      	cbz	r0, 8007a10 <fx_strip_rainbow_run+0x70>
					WS2812B_rainbow(ii,0, WS2812B_numPixels(ii),pos[ii],step[ii]);
 80079d6:	4648      	mov	r0, r9
 80079d8:	f000 f9e4 	bl	8007da4 <WS2812B_numPixels>
 80079dc:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8007a80 <fx_strip_rainbow_run+0xe0>
 80079e0:	f815 3014 	ldrb.w	r3, [r5, r4, lsl #1]
 80079e4:	f81a 2014 	ldrb.w	r2, [sl, r4, lsl #1]
 80079e8:	2100      	movs	r1, #0
 80079ea:	9200      	str	r2, [sp, #0]
 80079ec:	b2c2      	uxtb	r2, r0
 80079ee:	4648      	mov	r0, r9
 80079f0:	f000 fa8f 	bl	8007f12 <WS2812B_rainbow>
					pos[ii] = pos[ii] + step[ii];
 80079f4:	f83a 2014 	ldrh.w	r2, [sl, r4, lsl #1]
 80079f8:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
 80079fc:	ea4f 0844 	mov.w	r8, r4, lsl #1
 8007a00:	4413      	add	r3, r2
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	b21a      	sxth	r2, r3
					if (pos[ii] > 255)
 8007a06:	2aff      	cmp	r2, #255	; 0xff
 8007a08:	dd09      	ble.n	8007a1e <fx_strip_rainbow_run+0x7e>
						pos[ii] = pos[ii]-255;
 8007a0a:	3bff      	subs	r3, #255	; 0xff
 8007a0c:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8007a10:	b11c      	cbz	r4, 8007a1a <fx_strip_rainbow_run+0x7a>
 8007a12:	2002      	movs	r0, #2
}
 8007a14:	b002      	add	sp, #8
 8007a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8007a1a:	2401      	movs	r4, #1
 8007a1c:	e7cd      	b.n	80079ba <fx_strip_rainbow_run+0x1a>
					else if (pos[ii] < 0)
 8007a1e:	2a00      	cmp	r2, #0
						pos[ii] = pos[ii]+255;
 8007a20:	bfb6      	itet	lt
 8007a22:	33ff      	addlt	r3, #255	; 0xff
					pos[ii] = pos[ii] + step[ii];
 8007a24:	f828 2005 	strhge.w	r2, [r8, r5]
						pos[ii] = pos[ii]+255;
 8007a28:	f828 3005 	strhlt.w	r3, [r8, r5]
 8007a2c:	e7f0      	b.n	8007a10 <fx_strip_rainbow_run+0x70>
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 8007a2e:	4d11      	ldr	r5, [pc, #68]	; (8007a74 <fx_strip_rainbow_run+0xd4>)
 8007a30:	4c13      	ldr	r4, [pc, #76]	; (8007a80 <fx_strip_rainbow_run+0xe0>)
 8007a32:	78a8      	ldrb	r0, [r5, #2]
 8007a34:	f000 f8e8 	bl	8007c08 <get_DMX_variable>
 8007a38:	8020      	strh	r0, [r4, #0]
				if (get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_PATTERN]))
 8007a3a:	7828      	ldrb	r0, [r5, #0]
 8007a3c:	f000 f8e4 	bl	8007c08 <get_DMX_variable>
 8007a40:	b110      	cbz	r0, 8007a48 <fx_strip_rainbow_run+0xa8>
					step[ii] = -step[ii];
 8007a42:	8823      	ldrh	r3, [r4, #0]
 8007a44:	425b      	negs	r3, r3
 8007a46:	8023      	strh	r3, [r4, #0]
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 8007a48:	7a68      	ldrb	r0, [r5, #9]
 8007a4a:	f000 f8dd 	bl	8007c08 <get_DMX_variable>
 8007a4e:	8060      	strh	r0, [r4, #2]
				if (get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_PATTERN]))
 8007a50:	79e8      	ldrb	r0, [r5, #7]
 8007a52:	f000 f8d9 	bl	8007c08 <get_DMX_variable>
 8007a56:	b110      	cbz	r0, 8007a5e <fx_strip_rainbow_run+0xbe>
					step[ii] = -step[ii];
 8007a58:	8863      	ldrh	r3, [r4, #2]
 8007a5a:	425b      	negs	r3, r3
 8007a5c:	8063      	strh	r3, [r4, #2]
			return FX_OK;
 8007a5e:	2000      	movs	r0, #0
 8007a60:	e7d8      	b.n	8007a14 <fx_strip_rainbow_run+0x74>
			WS2812B_clear(CH1);
 8007a62:	2000      	movs	r0, #0
 8007a64:	f000 f9a6 	bl	8007db4 <WS2812B_clear>
			WS2812B_clear(CH2);
 8007a68:	2001      	movs	r0, #1
 8007a6a:	f000 f9a3 	bl	8007db4 <WS2812B_clear>
			return FX_COMPLETED;
 8007a6e:	2001      	movs	r0, #1
 8007a70:	e7d0      	b.n	8007a14 <fx_strip_rainbow_run+0x74>
 8007a72:	bf00      	nop
 8007a74:	0800bb5c 	.word	0x0800bb5c
 8007a78:	2000093c 	.word	0x2000093c
 8007a7c:	20000944 	.word	0x20000944
 8007a80:	20000948 	.word	0x20000948

08007a84 <fx_strip_rainbow>:
	register_fx(&param,fx_num);
 8007a84:	4601      	mov	r1, r0
 8007a86:	4801      	ldr	r0, [pc, #4]	; (8007a8c <fx_strip_rainbow+0x8>)
 8007a88:	f7fd b99a 	b.w	8004dc0 <register_fx>
 8007a8c:	0800bb34 	.word	0x0800bb34

08007a90 <fx_strip_running_light_run>:
	register_fx(&param,fx_num);
}


t_fx_result fx_strip_running_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 8007a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static int16_t pos[CH_MAX] = {0,0};
	static int16_t step[CH_MAX] = {0,0};
	static uint32_t delay[CH_MAX] = {0,0};

	switch(state)
 8007a94:	2801      	cmp	r0, #1
{
 8007a96:	b085      	sub	sp, #20
	switch(state)
 8007a98:	d004      	beq.n	8007aa4 <fx_strip_running_light_run+0x14>
 8007a9a:	d35a      	bcc.n	8007b52 <fx_strip_running_light_run+0xc2>
 8007a9c:	2802      	cmp	r0, #2
 8007a9e:	d07a      	beq.n	8007b96 <fx_strip_running_light_run+0x106>
			WS2812B_clear(CH2);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8007aa0:	2003      	movs	r0, #3
 8007aa2:	e044      	b.n	8007b2e <fx_strip_running_light_run+0x9e>
	switch(state)
 8007aa4:	2400      	movs	r4, #0
 8007aa6:	4e40      	ldr	r6, [pc, #256]	; (8007ba8 <fx_strip_running_light_run+0x118>)
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 8007aa8:	f8df b108 	ldr.w	fp, [pc, #264]	; 8007bb4 <fx_strip_running_light_run+0x124>
					WS2812B_setPixelColor((t_stripchannel)ii,pos[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V1]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V2]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V3]));
 8007aac:	4d3f      	ldr	r5, [pc, #252]	; (8007bac <fx_strip_running_light_run+0x11c>)
					pos[ii] = pos[ii] + step[ii];
 8007aae:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8007bb0 <fx_strip_running_light_run+0x120>
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 8007ab2:	7870      	ldrb	r0, [r6, #1]
 8007ab4:	f000 f8a8 	bl	8007c08 <get_DMX_variable>
 8007ab8:	4601      	mov	r1, r0
 8007aba:	eb0b 0084 	add.w	r0, fp, r4, lsl #2
 8007abe:	fa5f fa84 	uxtb.w	sl, r4
 8007ac2:	f000 f893 	bl	8007bec <check_custom_frame_delay>
 8007ac6:	b378      	cbz	r0, 8007b28 <fx_strip_running_light_run+0x98>
					WS2812B_clear((t_stripchannel)ii);
 8007ac8:	4650      	mov	r0, sl
 8007aca:	f000 f973 	bl	8007db4 <WS2812B_clear>
					WS2812B_setPixelColor((t_stripchannel)ii,pos[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V1]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V2]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V3]));
 8007ace:	7930      	ldrb	r0, [r6, #4]
 8007ad0:	f835 7014 	ldrh.w	r7, [r5, r4, lsl #1]
 8007ad4:	f000 f898 	bl	8007c08 <get_DMX_variable>
 8007ad8:	9003      	str	r0, [sp, #12]
 8007ada:	7970      	ldrb	r0, [r6, #5]
 8007adc:	f000 f894 	bl	8007c08 <get_DMX_variable>
 8007ae0:	9002      	str	r0, [sp, #8]
 8007ae2:	79b0      	ldrb	r0, [r6, #6]
 8007ae4:	f000 f890 	bl	8007c08 <get_DMX_variable>
 8007ae8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007aec:	4639      	mov	r1, r7
 8007aee:	9000      	str	r0, [sp, #0]
 8007af0:	4650      	mov	r0, sl
 8007af2:	f000 f91d 	bl	8007d30 <WS2812B_setPixelColor>
					pos[ii] = pos[ii] + step[ii];
 8007af6:	f835 7014 	ldrh.w	r7, [r5, r4, lsl #1]
 8007afa:	f838 3014 	ldrh.w	r3, [r8, r4, lsl #1]
					if (pos[ii] > WS2812B_numPixels((t_stripchannel)ii))
 8007afe:	4650      	mov	r0, sl
					pos[ii] = pos[ii] + step[ii];
 8007b00:	441f      	add	r7, r3
 8007b02:	b23f      	sxth	r7, r7
 8007b04:	f825 7014 	strh.w	r7, [r5, r4, lsl #1]
					if (pos[ii] > WS2812B_numPixels((t_stripchannel)ii))
 8007b08:	f000 f94c 	bl	8007da4 <WS2812B_numPixels>
 8007b0c:	4287      	cmp	r7, r0
 8007b0e:	ea4f 0944 	mov.w	r9, r4, lsl #1
 8007b12:	dd11      	ble.n	8007b38 <fx_strip_running_light_run+0xa8>
						step[ii] = -step[ii];
 8007b14:	f838 2014 	ldrh.w	r2, [r8, r4, lsl #1]
 8007b18:	4253      	negs	r3, r2
 8007b1a:	f828 3014 	strh.w	r3, [r8, r4, lsl #1]
						pos[ii] = pos[ii] + step[ii];
 8007b1e:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
 8007b22:	1a9b      	subs	r3, r3, r2
 8007b24:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
 8007b28:	3607      	adds	r6, #7
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8007b2a:	b11c      	cbz	r4, 8007b34 <fx_strip_running_light_run+0xa4>
 8007b2c:	2002      	movs	r0, #2
}
 8007b2e:	b005      	add	sp, #20
 8007b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8007b34:	2401      	movs	r4, #1
 8007b36:	e7bc      	b.n	8007ab2 <fx_strip_running_light_run+0x22>
					else if (pos[ii] < 0)
 8007b38:	f935 3014 	ldrsh.w	r3, [r5, r4, lsl #1]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	daf3      	bge.n	8007b28 <fx_strip_running_light_run+0x98>
						step[ii] = -step[ii];
 8007b40:	f839 2008 	ldrh.w	r2, [r9, r8]
 8007b44:	4251      	negs	r1, r2
						pos[ii] = pos[ii] + step[ii];
 8007b46:	1a9b      	subs	r3, r3, r2
						step[ii] = -step[ii];
 8007b48:	f829 1008 	strh.w	r1, [r9, r8]
						pos[ii] = pos[ii] + step[ii];
 8007b4c:	f829 3005 	strh.w	r3, [r9, r5]
 8007b50:	e7ea      	b.n	8007b28 <fx_strip_running_light_run+0x98>
	switch(state)
 8007b52:	2400      	movs	r4, #0
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 8007b54:	4f14      	ldr	r7, [pc, #80]	; (8007ba8 <fx_strip_running_light_run+0x118>)
 8007b56:	4e16      	ldr	r6, [pc, #88]	; (8007bb0 <fx_strip_running_light_run+0x120>)
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 8007b58:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8007bac <fx_strip_running_light_run+0x11c>
 8007b5c:	00e5      	lsls	r5, r4, #3
 8007b5e:	1b2d      	subs	r5, r5, r4
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 8007b60:	19eb      	adds	r3, r5, r7
 8007b62:	7898      	ldrb	r0, [r3, #2]
 8007b64:	f000 f850 	bl	8007c08 <get_DMX_variable>
 8007b68:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
				if (0 != get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_PATTERN]))
 8007b6c:	5d78      	ldrb	r0, [r7, r5]
 8007b6e:	fa5f f984 	uxtb.w	r9, r4
 8007b72:	f000 f849 	bl	8007c08 <get_DMX_variable>
 8007b76:	b148      	cbz	r0, 8007b8c <fx_strip_running_light_run+0xfc>
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 8007b78:	4648      	mov	r0, r9
 8007b7a:	f000 f913 	bl	8007da4 <WS2812B_numPixels>
				  step[ii] = -step[ii];
 8007b7e:	f836 3014 	ldrh.w	r3, [r6, r4, lsl #1]
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 8007b82:	f828 0014 	strh.w	r0, [r8, r4, lsl #1]
				  step[ii] = -step[ii];
 8007b86:	425b      	negs	r3, r3
 8007b88:	f826 3014 	strh.w	r3, [r6, r4, lsl #1]
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8007b8c:	b10c      	cbz	r4, 8007b92 <fx_strip_running_light_run+0x102>
			return FX_OK;
 8007b8e:	2000      	movs	r0, #0
 8007b90:	e7cd      	b.n	8007b2e <fx_strip_running_light_run+0x9e>
 8007b92:	2401      	movs	r4, #1
 8007b94:	e7e2      	b.n	8007b5c <fx_strip_running_light_run+0xcc>
			WS2812B_clear(CH1);
 8007b96:	2000      	movs	r0, #0
 8007b98:	f000 f90c 	bl	8007db4 <WS2812B_clear>
			WS2812B_clear(CH2);
 8007b9c:	2001      	movs	r0, #1
 8007b9e:	f000 f909 	bl	8007db4 <WS2812B_clear>
			return FX_COMPLETED;
 8007ba2:	2001      	movs	r0, #1
 8007ba4:	e7c3      	b.n	8007b2e <fx_strip_running_light_run+0x9e>
 8007ba6:	bf00      	nop
 8007ba8:	0800bb5c 	.word	0x0800bb5c
 8007bac:	20000954 	.word	0x20000954
 8007bb0:	20000958 	.word	0x20000958
 8007bb4:	2000094c 	.word	0x2000094c

08007bb8 <fx_strip_running_light>:
	register_fx(&param,fx_num);
 8007bb8:	4601      	mov	r1, r0
 8007bba:	4801      	ldr	r0, [pc, #4]	; (8007bc0 <fx_strip_running_light+0x8>)
 8007bbc:	f7fd b900 	b.w	8004dc0 <register_fx>
 8007bc0:	0800bb48 	.word	0x0800bb48

08007bc4 <reset_frame_delay>:


//Reset the Frame Delay Counter
void reset_frame_delay(void)
{
	 delay_count = 0;
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	4b01      	ldr	r3, [pc, #4]	; (8007bcc <reset_frame_delay+0x8>)
 8007bc8:	601a      	str	r2, [r3, #0]
}
 8007bca:	4770      	bx	lr
 8007bcc:	2000095c 	.word	0x2000095c

08007bd0 <check_frame_delay>:

//Returns true if "delay" frames have passed, else false
uint8_t check_frame_delay(uint32_t delay)
{
	if (delay == delay_count)
 8007bd0:	4a05      	ldr	r2, [pc, #20]	; (8007be8 <check_frame_delay+0x18>)
 8007bd2:	6813      	ldr	r3, [r2, #0]
 8007bd4:	4283      	cmp	r3, r0
 8007bd6:	f04f 0000 	mov.w	r0, #0
	{
		delay_count = 0;
		return 1;
	}
	delay_count++;
 8007bda:	bf15      	itete	ne
 8007bdc:	3301      	addne	r3, #1
		delay_count = 0;
 8007bde:	6010      	streq	r0, [r2, #0]
	delay_count++;
 8007be0:	6013      	strne	r3, [r2, #0]
		return 1;
 8007be2:	2001      	moveq	r0, #1
	return 0;
}
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	2000095c 	.word	0x2000095c

08007bec <check_custom_frame_delay>:


//Custom Delay with on Variable
uint8_t check_custom_frame_delay(uint32_t* count, uint32_t delay)
{
 8007bec:	2300      	movs	r3, #0
	if (delay == *count)
 8007bee:	6802      	ldr	r2, [r0, #0]
 8007bf0:	428a      	cmp	r2, r1
	{
		*count = 0;
		return 1;
	}
	*count = *count + 1;
 8007bf2:	bf15      	itete	ne
 8007bf4:	3201      	addne	r2, #1
		*count = 0;
 8007bf6:	6003      	streq	r3, [r0, #0]
	*count = *count + 1;
 8007bf8:	6002      	strne	r2, [r0, #0]
		return 1;
 8007bfa:	2001      	moveq	r0, #1
	return 0;
 8007bfc:	bf18      	it	ne
 8007bfe:	4618      	movne	r0, r3
}
 8007c00:	4770      	bx	lr

08007c02 <set_pwm_light>:


//Set Light by index (0..9)
void set_pwm_light(uint8_t index, uint8_t val)
{
	set_reg(index+1, val);
 8007c02:	3001      	adds	r0, #1
 8007c04:	f7fc bf50 	b.w	8004aa8 <set_reg>

08007c08 <get_DMX_variable>:


//Get a DMX Variable
uint8_t get_DMX_variable(t_dmx_var var)
{
	return get_reg((uint32_t)var);
 8007c08:	f7fc bf5c 	b.w	8004ac4 <get_reg>

08007c0c <millisec>:
	return get_trigger(ch);
}

uint32_t millisec(void)
{
	return HAL_GetTick();
 8007c0c:	f7f9 bae8 	b.w	80011e0 <HAL_GetTick>

08007c10 <create_rgb_buffer>:
{
	return (uint8_t)(((uint16_t)val * (uint16_t)scale)>>8);
}

uint8_t create_rgb_buffer(t_rgb_buf* pbuf, uint16_t size)
{
 8007c10:	b538      	push	{r3, r4, r5, lr}
 8007c12:	460d      	mov	r5, r1
	pbuf->size = 0;
 8007c14:	2300      	movs	r3, #0
{
 8007c16:	4604      	mov	r4, r0
	pbuf->size = 0;
 8007c18:	8083      	strh	r3, [r0, #4]
	pbuf->rgb_pixels = calloc(size, sizeof(t_rgb));
 8007c1a:	2103      	movs	r1, #3
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	f000 f9dd 	bl	8007fdc <calloc>
 8007c22:	6020      	str	r0, [r4, #0]
	if (NULL != pbuf->rgb_pixels)
 8007c24:	b108      	cbz	r0, 8007c2a <create_rgb_buffer+0x1a>
	{
		pbuf->size = size;
		return 1;
 8007c26:	2001      	movs	r0, #1
		pbuf->size = size;
 8007c28:	80a5      	strh	r5, [r4, #4]
	}
	return 0;
}
 8007c2a:	bd38      	pop	{r3, r4, r5, pc}

08007c2c <destroy_rgb_buffer>:

void destroy_rgb_buffer(t_rgb_buf* pbuf)
{
	free(pbuf->rgb_pixels);
 8007c2c:	6800      	ldr	r0, [r0, #0]
 8007c2e:	f000 ba0f 	b.w	8008050 <free>

08007c32 <set_buffer_pixel>:
}

void set_buffer_pixel(t_rgb_buf* pbuf,uint16_t pos, uint8_t r, uint8_t g, uint8_t b)
{
 8007c32:	b510      	push	{r4, lr}
	t_rgb *pix = pbuf->rgb_pixels;
	pix[pos].r = r;
 8007c34:	6804      	ldr	r4, [r0, #0]
 8007c36:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007c3a:	1860      	adds	r0, r4, r1
 8007c3c:	5462      	strb	r2, [r4, r1]
	pix[pos].g = g;
 8007c3e:	7043      	strb	r3, [r0, #1]
	pix[pos].b = b;
 8007c40:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8007c44:	7083      	strb	r3, [r0, #2]
}
 8007c46:	bd10      	pop	{r4, pc}

08007c48 <set_pixels_from_buf>:

void set_pixels_from_buf(t_stripchannel ch, t_rgb_buf* pbuf)
{
 8007c48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c4a:	460d      	mov	r5, r1
 8007c4c:	4607      	mov	r7, r0
	uint16_t cnt;
	uint16_t maxcnt = WS2812B_numPixels(ch);
 8007c4e:	f000 f8a9 	bl	8007da4 <WS2812B_numPixels>
 8007c52:	88ac      	ldrh	r4, [r5, #4]
	t_rgb *pix = pbuf->rgb_pixels;

	if (maxcnt>pbuf->size)
		maxcnt = pbuf->size;

	for (cnt = 0;cnt<maxcnt;cnt++)
 8007c54:	2600      	movs	r6, #0
 8007c56:	4284      	cmp	r4, r0
 8007c58:	bf28      	it	cs
 8007c5a:	4604      	movcs	r4, r0
 8007c5c:	682d      	ldr	r5, [r5, #0]
 8007c5e:	b2a4      	uxth	r4, r4
 8007c60:	b2b1      	uxth	r1, r6
 8007c62:	42a1      	cmp	r1, r4
 8007c64:	f105 0503 	add.w	r5, r5, #3
 8007c68:	d301      	bcc.n	8007c6e <set_pixels_from_buf+0x26>
	{
		WS2812B_setPixelColor(ch,cnt,pix[cnt].r,pix[cnt].g,pix[cnt].b);
	}
}
 8007c6a:	b003      	add	sp, #12
 8007c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		WS2812B_setPixelColor(ch,cnt,pix[cnt].r,pix[cnt].g,pix[cnt].b);
 8007c6e:	f815 0c01 	ldrb.w	r0, [r5, #-1]
 8007c72:	f815 3c02 	ldrb.w	r3, [r5, #-2]
 8007c76:	f815 2c03 	ldrb.w	r2, [r5, #-3]
 8007c7a:	9000      	str	r0, [sp, #0]
 8007c7c:	4638      	mov	r0, r7
 8007c7e:	f000 f857 	bl	8007d30 <WS2812B_setPixelColor>
 8007c82:	3601      	adds	r6, #1
 8007c84:	e7ec      	b.n	8007c60 <set_pixels_from_buf+0x18>

08007c86 <fade_rgb_buf>:

void fade_rgb_buf(t_rgb_buf* pbuf,uint8_t scale)
{
 8007c86:	8882      	ldrh	r2, [r0, #4]
 8007c88:	6803      	ldr	r3, [r0, #0]
 8007c8a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007c8e:	1cd8      	adds	r0, r3, #3
 8007c90:	4402      	add	r2, r0
 8007c92:	3303      	adds	r3, #3
	uint16_t i;
	t_rgb *pix = pbuf->rgb_pixels;

	for (i = 0; i<pbuf->size;i++)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d100      	bne.n	8007c9a <fade_rgb_buf+0x14>
	{
		pix[i].r = scale256(pix[i].r, scale);
		pix[i].g = scale256(pix[i].g, scale);
		pix[i].b = scale256(pix[i].b, scale);
	}
}
 8007c98:	4770      	bx	lr
	return (uint8_t)(((uint16_t)val * (uint16_t)scale)>>8);
 8007c9a:	f813 0c03 	ldrb.w	r0, [r3, #-3]
 8007c9e:	4348      	muls	r0, r1
 8007ca0:	1200      	asrs	r0, r0, #8
 8007ca2:	f803 0c03 	strb.w	r0, [r3, #-3]
 8007ca6:	f813 0c02 	ldrb.w	r0, [r3, #-2]
 8007caa:	4348      	muls	r0, r1
 8007cac:	1200      	asrs	r0, r0, #8
 8007cae:	f803 0c02 	strb.w	r0, [r3, #-2]
 8007cb2:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8007cb6:	4348      	muls	r0, r1
 8007cb8:	1200      	asrs	r0, r0, #8
 8007cba:	f803 0c01 	strb.w	r0, [r3, #-1]
 8007cbe:	e7e8      	b.n	8007c92 <fade_rgb_buf+0xc>

08007cc0 <WS2812B_show>:
{
  uint32_t loopcnt = 0;
  static uint8_t errorcnt = 0;

  //If Strip is set to 0 pixels we ignore it...
  if (stripchannel[ch].numLEDs == 0)
 8007cc0:	2318      	movs	r3, #24
{
 8007cc2:	b570      	push	{r4, r5, r6, lr}
  if (stripchannel[ch].numLEDs == 0)
 8007cc4:	4c18      	ldr	r4, [pc, #96]	; (8007d28 <WS2812B_show+0x68>)
{
 8007cc6:	4606      	mov	r6, r0
  if (stripchannel[ch].numLEDs == 0)
 8007cc8:	fb03 4300 	mla	r3, r3, r0, r4
 8007ccc:	889a      	ldrh	r2, [r3, #4]
 8007cce:	b352      	cbz	r2, 8007d26 <WS2812B_show+0x66>
	  return;

  //Wait for last transfer to finish
  while(__HAL_SPI_GET_FLAG(stripchannel[ch].phspi, SPI_FLAG_BSY ))
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	6893      	ldr	r3, [r2, #8]
 8007cd6:	061b      	lsls	r3, r3, #24
 8007cd8:	d4fc      	bmi.n	8007cd4 <WS2812B_show+0x14>
  {
	  loopcnt++;
  }

  while (HAL_GetTick()<stripchannel[ch].time)
 8007cda:	2518      	movs	r5, #24
 8007cdc:	fb05 4506 	mla	r5, r5, r6, r4
 8007ce0:	f7f9 fa7e 	bl	80011e0 <HAL_GetTick>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	4298      	cmp	r0, r3
 8007ce8:	d3fa      	bcc.n	8007ce0 <WS2812B_show+0x20>

  //we know how long the transfer takes..
  //(440ns per bit) * 8 bits * 3 colors * number of pixels...

  //Send Data via DMA
  if (HAL_OK != HAL_SPI_Transmit_DMA(stripchannel[ch].phspi, stripchannel[ch].pixels, stripchannel[ch].numBytes))
 8007cea:	88ea      	ldrh	r2, [r5, #6]
 8007cec:	68a9      	ldr	r1, [r5, #8]
 8007cee:	6928      	ldr	r0, [r5, #16]
 8007cf0:	f7fb f884 	bl	8002dfc <HAL_SPI_Transmit_DMA>
 8007cf4:	b118      	cbz	r0, 8007cfe <WS2812B_show+0x3e>
	  errorcnt++;
 8007cf6:	4a0d      	ldr	r2, [pc, #52]	; (8007d2c <WS2812B_show+0x6c>)
 8007cf8:	7813      	ldrb	r3, [r2, #0]
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	7013      	strb	r3, [r2, #0]
  stripchannel[ch].time = HAL_GetTick() + 6;  //we need to wait at least XXX systicks for the colors to latch in after the last transfer.
 8007cfe:	f7f9 fa6f 	bl	80011e0 <HAL_GetTick>
 8007d02:	2218      	movs	r2, #24
 8007d04:	4372      	muls	r2, r6
 8007d06:	3006      	adds	r0, #6
 8007d08:	18a3      	adds	r3, r4, r2
 8007d0a:	50a0      	str	r0, [r4, r2]
 8007d0c:	88da      	ldrh	r2, [r3, #6]
  	  	  	  	  	  	  	 //The added 6 ms here are purely experimental...

  // Need to copy the last / current buffer to the other half of the double buffer as most API code does not rebuild the entire contents
  // from scratch. Often just a few pixels are changed e.g in a chaser effect

  if (stripchannel[ch].pixels==stripchannel[ch].doubleBuffer)
 8007d0e:	e9d3 1002 	ldrd	r1, r0, [r3, #8]
 8007d12:	4281      	cmp	r1, r0
  {
	// pixels was using the first buffer
	  stripchannel[ch].pixels = stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes;  // set pixels to second buffer
 8007d14:	bf07      	ittee	eq
 8007d16:	1888      	addeq	r0, r1, r2
 8007d18:	6098      	streq	r0, [r3, #8]
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer,stripchannel[ch].numBytes);// copy first buffer to second buffer
  }
  else
  {
	// pixels was using the second buffer
	  stripchannel[ch].pixels	= stripchannel[ch].doubleBuffer;  // set pixels to first buffer
 8007d1a:	6098      	strne	r0, [r3, #8]
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes,stripchannel[ch].numBytes);	 // copy second buffer to first buffer
 8007d1c:	1881      	addne	r1, r0, r2
  }
}
 8007d1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes,stripchannel[ch].numBytes);	 // copy second buffer to first buffer
 8007d22:	f000 b99d 	b.w	8008060 <memcpy>
}
 8007d26:	bd70      	pop	{r4, r5, r6, pc}
 8007d28:	20000be4 	.word	0x20000be4
 8007d2c:	20000960 	.word	0x20000960

08007d30 <WS2812B_setPixelColor>:

//Sets a specific pixel to a specific r,g,b colour
//Because the pixels buffer contains the encoded bitstream, which is in triplets
//the lookup table need to be used to find the correct pattern for each byte in the 3 byte sequence.
void WS2812B_setPixelColor(t_stripchannel ch,uint16_t n, uint8_t r, uint8_t g, uint8_t b)
 {
 8007d30:	b5f0      	push	{r4, r5, r6, r7, lr}
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8007d32:	2418      	movs	r4, #24
 8007d34:	4e13      	ldr	r6, [pc, #76]	; (8007d84 <WS2812B_setPixelColor+0x54>)
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 8007d36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8007d3a:	fb04 6000 	mla	r0, r4, r0, r6
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 8007d3e:	4c12      	ldr	r4, [pc, #72]	; (8007d88 <WS2812B_setPixelColor+0x58>)
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8007d40:	6887      	ldr	r7, [r0, #8]
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 8007d42:	18e6      	adds	r6, r4, r3
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8007d44:	eb01 01c1 	add.w	r1, r1, r1, lsl #3

   *bptr++ = *tPtr++;
 8007d48:	5ce3      	ldrb	r3, [r4, r3]
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8007d4a:	3101      	adds	r1, #1
   *bptr++ = *tPtr++;
 8007d4c:	547b      	strb	r3, [r7, r1]
   *bptr++ = *tPtr++;
 8007d4e:	7873      	ldrb	r3, [r6, #1]
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 8007d50:	1878      	adds	r0, r7, r1
   *bptr++ = *tPtr++;
 8007d52:	7043      	strb	r3, [r0, #1]
   *bptr++ = *tPtr++;
 8007d54:	78b3      	ldrb	r3, [r6, #2]

   tPtr = (uint8_t *)encoderLookup + r*2 + r;
 8007d56:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   *bptr++ = *tPtr++;
 8007d5a:	7083      	strb	r3, [r0, #2]
   tPtr = (uint8_t *)encoderLookup + r*2 + r;
 8007d5c:	18a3      	adds	r3, r4, r2
   *bptr++ = *tPtr++;
 8007d5e:	5ca2      	ldrb	r2, [r4, r2]
 {
 8007d60:	f89d 5014 	ldrb.w	r5, [sp, #20]
   *bptr++ = *tPtr++;
 8007d64:	70c2      	strb	r2, [r0, #3]
   *bptr++ = *tPtr++;
 8007d66:	785a      	ldrb	r2, [r3, #1]
   *bptr++ = *tPtr++;

   tPtr = (uint8_t *)encoderLookup + b*2 + b;
 8007d68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   *bptr++ = *tPtr++;
 8007d6c:	7102      	strb	r2, [r0, #4]
   *bptr++ = *tPtr++;
 8007d6e:	789b      	ldrb	r3, [r3, #2]
 8007d70:	7143      	strb	r3, [r0, #5]
   *bptr++ = *tPtr++;
 8007d72:	5d62      	ldrb	r2, [r4, r5]
   tPtr = (uint8_t *)encoderLookup + b*2 + b;
 8007d74:	1963      	adds	r3, r4, r5
   *bptr++ = *tPtr++;
 8007d76:	7182      	strb	r2, [r0, #6]
   *bptr++ = *tPtr++;
 8007d78:	785a      	ldrb	r2, [r3, #1]
 8007d7a:	71c2      	strb	r2, [r0, #7]
   *bptr++ = *tPtr++;
 8007d7c:	789b      	ldrb	r3, [r3, #2]
 8007d7e:	7203      	strb	r3, [r0, #8]
 }
 8007d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d82:	bf00      	nop
 8007d84:	20000be4 	.word	0x20000be4
 8007d88:	0800bb6a 	.word	0x0800bb6a

08007d8c <WS2812B_setPixelColorDirect>:

void WS2812B_setPixelColorDirect(t_stripchannel ch,uint16_t n, uint32_t c)
{
 8007d8c:	b507      	push	{r0, r1, r2, lr}
  WS2812B_setPixelColor(ch,n,(uint8_t)(c >> 16),(uint8_t)(c >>  8),(uint8_t)c);
 8007d8e:	b2d3      	uxtb	r3, r2
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8007d96:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8007d9a:	f7ff ffc9 	bl	8007d30 <WS2812B_setPixelColor>
}
 8007d9e:	b003      	add	sp, #12
 8007da0:	f85d fb04 	ldr.w	pc, [sp], #4

08007da4 <WS2812B_numPixels>:
}

//Get the number of pixels
uint16_t WS2812B_numPixels(t_stripchannel ch)
{
  return stripchannel[ch].numLEDs;
 8007da4:	2318      	movs	r3, #24
 8007da6:	4a02      	ldr	r2, [pc, #8]	; (8007db0 <WS2812B_numPixels+0xc>)
 8007da8:	fb03 2000 	mla	r0, r3, r0, r2
}
 8007dac:	8880      	ldrh	r0, [r0, #4]
 8007dae:	4770      	bx	lr
 8007db0:	20000be4 	.word	0x20000be4

08007db4 <WS2812B_clear>:


//Sets the encoded pixel data to turn all the LEDs off.
void WS2812B_clear(t_stripchannel ch)
{
	uint8_t * bptr= stripchannel[ch].pixels+1;// Note first byte in the buffer is a preable and is always zero. hence the +1
 8007db4:	2318      	movs	r3, #24
{
 8007db6:	b570      	push	{r4, r5, r6, lr}
	uint8_t *tPtr;

	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 8007db8:	2100      	movs	r1, #0
	{
		tPtr = (uint8_t *)encoderLookup;
		*bptr++ = *tPtr++;
 8007dba:	2492      	movs	r4, #146	; 0x92
		*bptr++ = *tPtr++;
 8007dbc:	2549      	movs	r5, #73	; 0x49
		*bptr++ = *tPtr++;
 8007dbe:	2624      	movs	r6, #36	; 0x24
	uint8_t * bptr= stripchannel[ch].pixels+1;// Note first byte in the buffer is a preable and is always zero. hence the +1
 8007dc0:	4a09      	ldr	r2, [pc, #36]	; (8007de8 <WS2812B_clear+0x34>)
 8007dc2:	fb03 2000 	mla	r0, r3, r0, r2
 8007dc6:	6883      	ldr	r3, [r0, #8]
 8007dc8:	3301      	adds	r3, #1
	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 8007dca:	8882      	ldrh	r2, [r0, #4]
 8007dcc:	3303      	adds	r3, #3
 8007dce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007dd2:	428a      	cmp	r2, r1
 8007dd4:	dc00      	bgt.n	8007dd8 <WS2812B_clear+0x24>
	}
}
 8007dd6:	bd70      	pop	{r4, r5, r6, pc}
		*bptr++ = *tPtr++;
 8007dd8:	f803 4c03 	strb.w	r4, [r3, #-3]
		*bptr++ = *tPtr++;
 8007ddc:	f803 5c02 	strb.w	r5, [r3, #-2]
		*bptr++ = *tPtr++;
 8007de0:	f803 6c01 	strb.w	r6, [r3, #-1]
	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 8007de4:	3101      	adds	r1, #1
 8007de6:	e7f0      	b.n	8007dca <WS2812B_clear+0x16>
 8007de8:	20000be4 	.word	0x20000be4

08007dec <WS2812B_init>:
{
 8007dec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	stripchannel[ch].pixels = NULL;
 8007df0:	2218      	movs	r2, #24
{
 8007df2:	4688      	mov	r8, r1
	stripchannel[ch].pixels = NULL;
 8007df4:	2100      	movs	r1, #0
 8007df6:	4342      	muls	r2, r0
 8007df8:	4d2c      	ldr	r5, [pc, #176]	; (8007eac <WS2812B_init+0xc0>)
{
 8007dfa:	4604      	mov	r4, r0
	stripchannel[ch].pixels = NULL;
 8007dfc:	18ab      	adds	r3, r5, r2
	stripchannel[ch].doubleBuffer = NULL;
 8007dfe:	e9c3 1102 	strd	r1, r1, [r3, #8]
	stripchannel[ch].time = 0;
 8007e02:	50a9      	str	r1, [r5, r2]
	if (ch == CH1)
 8007e04:	bb20      	cbnz	r0, 8007e50 <WS2812B_init+0x64>
		stripchannel[ch].phspi = &hspi1;
 8007e06:	4b2a      	ldr	r3, [pc, #168]	; (8007eb0 <WS2812B_init+0xc4>)
 8007e08:	612b      	str	r3, [r5, #16]
		stripchannel[ch].phdma_spi_tx = &hdma_spi1_tx;
 8007e0a:	4b2a      	ldr	r3, [pc, #168]	; (8007eb4 <WS2812B_init+0xc8>)
 8007e0c:	616b      	str	r3, [r5, #20]
  stripchannel[ch].numBytes = (number_of_leds<<3) + number_of_leds + 2; // 9 encoded bytes per pixel. 1 byte empty peamble to fix issue with SPI MOSI and on byte at the end to clear down MOSI
 8007e0e:	2618      	movs	r6, #24
  uint8_t buffer0[2] = { 0, 0 };
 8007e10:	f04f 0900 	mov.w	r9, #0
  stripchannel[ch].numBytes = (number_of_leds<<3) + number_of_leds + 2; // 9 encoded bytes per pixel. 1 byte empty peamble to fix issue with SPI MOSI and on byte at the end to clear down MOSI
 8007e14:	fb06 5604 	mla	r6, r6, r4, r5
 8007e18:	f108 0002 	add.w	r0, r8, #2
 8007e1c:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 8007e20:	b287      	uxth	r7, r0
 8007e22:	80f7      	strh	r7, [r6, #6]
  if((stripchannel[ch].doubleBuffer = (uint8_t *)malloc(stripchannel[ch].numBytes*2)))
 8007e24:	0078      	lsls	r0, r7, #1
  uint8_t buffer0[2] = { 0, 0 };
 8007e26:	f8ad 9004 	strh.w	r9, [sp, #4]
  if((stripchannel[ch].doubleBuffer = (uint8_t *)malloc(stripchannel[ch].numBytes*2)))
 8007e2a:	f000 f909 	bl	8008040 <malloc>
 8007e2e:	60f0      	str	r0, [r6, #12]
 8007e30:	b198      	cbz	r0, 8007e5a <WS2812B_init+0x6e>
	stripchannel[ch].pixels = stripchannel[ch].doubleBuffer;
 8007e32:	60b0      	str	r0, [r6, #8]
    *stripchannel[ch].pixels=0;//clear the preamble byte
 8007e34:	f880 9000 	strb.w	r9, [r0]
    *(stripchannel[ch].pixels+stripchannel[ch].numBytes-1)=0;// clear the post send cleardown byte.
 8007e38:	4438      	add	r0, r7
 8007e3a:	f800 9c01 	strb.w	r9, [r0, #-1]
	stripchannel[ch].numLEDs = number_of_leds;
 8007e3e:	f8a6 8004 	strh.w	r8, [r6, #4]
    WS2812B_clear(ch);// Set the encoded data to all encoded zeros
 8007e42:	4620      	mov	r0, r4
 8007e44:	f7ff ffb6 	bl	8007db4 <WS2812B_clear>
  if (ch == CH1)
 8007e48:	b15c      	cbz	r4, 8007e62 <WS2812B_init+0x76>
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel4;
 8007e4a:	6973      	ldr	r3, [r6, #20]
 8007e4c:	4a1a      	ldr	r2, [pc, #104]	; (8007eb8 <WS2812B_init+0xcc>)
 8007e4e:	e00a      	b.n	8007e66 <WS2812B_init+0x7a>
		stripchannel[ch].phspi = &hspi2;
 8007e50:	4a1a      	ldr	r2, [pc, #104]	; (8007ebc <WS2812B_init+0xd0>)
 8007e52:	611a      	str	r2, [r3, #16]
		stripchannel[ch].phdma_spi_tx = &hdma_spi2_tx;
 8007e54:	4a1a      	ldr	r2, [pc, #104]	; (8007ec0 <WS2812B_init+0xd4>)
 8007e56:	615a      	str	r2, [r3, #20]
 8007e58:	e7d9      	b.n	8007e0e <WS2812B_init+0x22>
	  stripchannel[ch].numLEDs = stripchannel[ch].numBytes = 0;
 8007e5a:	6070      	str	r0, [r6, #4]
}
 8007e5c:	b003      	add	sp, #12
 8007e5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel3;
 8007e62:	696b      	ldr	r3, [r5, #20]
 8007e64:	4a17      	ldr	r2, [pc, #92]	; (8007ec4 <WS2812B_init+0xd8>)
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel4;
 8007e66:	601a      	str	r2, [r3, #0]
  stripchannel[ch].phdma_spi_tx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007e68:	2318      	movs	r3, #24
 8007e6a:	fb03 5504 	mla	r5, r3, r4, r5
  stripchannel[ch].phdma_spi_tx->Init.PeriphInc = DMA_PINC_DISABLE;
 8007e6e:	2400      	movs	r4, #0
 8007e70:	2310      	movs	r3, #16
  stripchannel[ch].phdma_spi_tx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007e72:	6968      	ldr	r0, [r5, #20]
  stripchannel[ch].phdma_spi_tx->Init.PeriphInc = DMA_PINC_DISABLE;
 8007e74:	e9c0 3401 	strd	r3, r4, [r0, #4]
  stripchannel[ch].phdma_spi_tx->Init.MemInc = DMA_MINC_ENABLE;
 8007e78:	2380      	movs	r3, #128	; 0x80
  stripchannel[ch].phdma_spi_tx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007e7a:	e9c0 3403 	strd	r3, r4, [r0, #12]
  stripchannel[ch].phdma_spi_tx->Init.Priority = DMA_PRIORITY_MEDIUM;
 8007e7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  stripchannel[ch].phdma_spi_tx->Init.Mode = DMA_NORMAL;
 8007e82:	e9c0 4405 	strd	r4, r4, [r0, #20]
  stripchannel[ch].phdma_spi_tx->Init.Priority = DMA_PRIORITY_MEDIUM;
 8007e86:	61c3      	str	r3, [r0, #28]
  if (HAL_DMA_Init(stripchannel[ch].phdma_spi_tx) != HAL_OK)
 8007e88:	f7f9 fc54 	bl	8001734 <HAL_DMA_Init>
 8007e8c:	b110      	cbz	r0, 8007e94 <WS2812B_init+0xa8>
	    stripchannel[ch].numLEDs = stripchannel[ch].numBytes = 0;
 8007e8e:	606c      	str	r4, [r5, #4]
	    return 0;
 8007e90:	4620      	mov	r0, r4
 8007e92:	e7e3      	b.n	8007e5c <WS2812B_init+0x70>
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 8007e94:	e9d5 0304 	ldrd	r0, r3, [r5, #16]
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 8007e98:	2201      	movs	r2, #1
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 8007e9a:	6483      	str	r3, [r0, #72]	; 0x48
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 8007e9c:	a901      	add	r1, sp, #4
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 8007e9e:	6258      	str	r0, [r3, #36]	; 0x24
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 8007ea0:	2364      	movs	r3, #100	; 0x64
 8007ea2:	f7fa ff02 	bl	8002caa <HAL_SPI_Transmit>
   return 1;
 8007ea6:	2001      	movs	r0, #1
 8007ea8:	e7d8      	b.n	8007e5c <WS2812B_init+0x70>
 8007eaa:	bf00      	nop
 8007eac:	20000be4 	.word	0x20000be4
 8007eb0:	20000c84 	.word	0x20000c84
 8007eb4:	20000d20 	.word	0x20000d20
 8007eb8:	40020044 	.word	0x40020044
 8007ebc:	20000b10 	.word	0x20000b10
 8007ec0:	20000cdc 	.word	0x20000cdc
 8007ec4:	40020030 	.word	0x40020030

08007ec8 <WS2812B_colorWheel>:

// Input a value 0 to 255 to get a color value.
// The colours are a transition r - g - b - back to r.
uint32_t WS2812B_colorWheel(uint8_t WheelPos)
{
  if(WheelPos < 85)
 8007ec8:	2854      	cmp	r0, #84	; 0x54
 8007eca:	d80a      	bhi.n	8007ee2 <WS2812B_colorWheel+0x1a>
  {
    return WS2812B_Color(WheelPos * 3, 255 - WheelPos * 3, 0);
 8007ecc:	eba0 0380 	sub.w	r3, r0, r0, lsl #2
 8007ed0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8007ed4:	3b01      	subs	r3, #1
  return ((uint32_t)r << 16) | ((uint32_t)g <<  8) | b;
 8007ed6:	b2c0      	uxtb	r0, r0
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	0400      	lsls	r0, r0, #16
 8007edc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
    {
     WheelPos -= 170;
     return WS2812B_Color(0, WheelPos * 3, 255 - WheelPos * 3);
    }
  }
}
 8007ee0:	4770      	bx	lr
    if(WheelPos < 170)
 8007ee2:	28a9      	cmp	r0, #169	; 0xa9
 8007ee4:	d80b      	bhi.n	8007efe <WS2812B_colorWheel+0x36>
     WheelPos -= 85;
 8007ee6:	3855      	subs	r0, #85	; 0x55
 8007ee8:	b2c0      	uxtb	r0, r0
     return WS2812B_Color(255 - WheelPos * 3, 0, WheelPos * 3);
 8007eea:	eba0 0380 	sub.w	r3, r0, r0, lsl #2
 8007eee:	3b01      	subs	r3, #1
 8007ef0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  return ((uint32_t)r << 16) | ((uint32_t)g <<  8) | b;
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	b2c0      	uxtb	r0, r0
 8007ef8:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8007efc:	4770      	bx	lr
     WheelPos -= 170;
 8007efe:	3056      	adds	r0, #86	; 0x56
 8007f00:	b2c0      	uxtb	r0, r0
     return WS2812B_Color(0, WheelPos * 3, 255 - WheelPos * 3);
 8007f02:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8007f06:	eba0 0080 	sub.w	r0, r0, r0, lsl #2
 8007f0a:	3801      	subs	r0, #1
  return ((uint32_t)r << 16) | ((uint32_t)g <<  8) | b;
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	b2c0      	uxtb	r0, r0
 8007f10:	e7e4      	b.n	8007edc <WS2812B_colorWheel+0x14>

08007f12 <WS2812B_rainbow>:


//show rainbow colorsa starting at pixel start for count pixels with a given startvalue with a defined stepsize
void WS2812B_rainbow(t_stripchannel ch,uint8_t start, uint8_t count, uint8_t startval,  uint8_t stepsize)
{
 8007f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f16:	4606      	mov	r6, r0
  uint16_t i;
  int16_t j;

	j =startval;
 8007f18:	461c      	mov	r4, r3
{
 8007f1a:	f89d 7018 	ldrb.w	r7, [sp, #24]
	for(i=start; i<(start+count); i++)
 8007f1e:	b28d      	uxth	r5, r1
 8007f20:	eb01 0802 	add.w	r8, r1, r2
 8007f24:	4545      	cmp	r5, r8
 8007f26:	db01      	blt.n	8007f2c <WS2812B_rainbow+0x1a>
		if (j>255)
			j = j - 255;
		else if (j<0)
			j= j + 255;
	}
}
 8007f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		WS2812B_setPixelColorDirect(ch,i, WS2812B_colorWheel((j) & 255));
 8007f2c:	b2e0      	uxtb	r0, r4
 8007f2e:	f7ff ffcb 	bl	8007ec8 <WS2812B_colorWheel>
 8007f32:	4629      	mov	r1, r5
 8007f34:	4602      	mov	r2, r0
 8007f36:	4630      	mov	r0, r6
 8007f38:	f7ff ff28 	bl	8007d8c <WS2812B_setPixelColorDirect>
		j = j + stepsize;
 8007f3c:	193b      	adds	r3, r7, r4
 8007f3e:	b29b      	uxth	r3, r3
		if (j>255)
 8007f40:	2bff      	cmp	r3, #255	; 0xff
			j = j - 255;
 8007f42:	bf84      	itt	hi
 8007f44:	3bff      	subhi	r3, #255	; 0xff
 8007f46:	b29b      	uxthhi	r3, r3
	for(i=start; i<(start+count); i++)
 8007f48:	3501      	adds	r5, #1
 8007f4a:	b21c      	sxth	r4, r3
 8007f4c:	b2ad      	uxth	r5, r5
 8007f4e:	e7e9      	b.n	8007f24 <WS2812B_rainbow+0x12>

08007f50 <WS2812B_test>:
  return stripchannel[ch].numLEDs;
 8007f50:	2318      	movs	r3, #24

//Running light pattern
void WS2812B_test(t_stripchannel ch)
{
 8007f52:	b537      	push	{r0, r1, r2, r4, r5, lr}
  return stripchannel[ch].numLEDs;
 8007f54:	4a0a      	ldr	r2, [pc, #40]	; (8007f80 <WS2812B_test+0x30>)
	static uint16_t startval = 0;
	WS2812B_rainbow(ch,0, WS2812B_numPixels(ch),startval,10);
 8007f56:	4d0b      	ldr	r5, [pc, #44]	; (8007f84 <WS2812B_test+0x34>)
  return stripchannel[ch].numLEDs;
 8007f58:	fb03 2300 	mla	r3, r3, r0, r2
	WS2812B_rainbow(ch,0, WS2812B_numPixels(ch),startval,10);
 8007f5c:	791a      	ldrb	r2, [r3, #4]
 8007f5e:	230a      	movs	r3, #10
 8007f60:	882c      	ldrh	r4, [r5, #0]
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	b2e3      	uxtb	r3, r4

	//Increase Counter
	startval++;
 8007f66:	3401      	adds	r4, #1
 8007f68:	b2a4      	uxth	r4, r4
	WS2812B_rainbow(ch,0, WS2812B_numPixels(ch),startval,10);
 8007f6a:	2100      	movs	r1, #0
 8007f6c:	f7ff ffd1 	bl	8007f12 <WS2812B_rainbow>
	if (startval == 255)
 8007f70:	2cff      	cmp	r4, #255	; 0xff
		startval = 0;
 8007f72:	bf0a      	itet	eq
 8007f74:	2300      	moveq	r3, #0
	startval++;
 8007f76:	802c      	strhne	r4, [r5, #0]
		startval = 0;
 8007f78:	802b      	strheq	r3, [r5, #0]
}
 8007f7a:	b003      	add	sp, #12
 8007f7c:	bd30      	pop	{r4, r5, pc}
 8007f7e:	bf00      	nop
 8007f80:	20000be4 	.word	0x20000be4
 8007f84:	20000962 	.word	0x20000962

08007f88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007f88:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007f8a:	e003      	b.n	8007f94 <LoopCopyDataInit>

08007f8c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007f8c:	4b0b      	ldr	r3, [pc, #44]	; (8007fbc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8007f8e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007f90:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8007f92:	3104      	adds	r1, #4

08007f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007f94:	480a      	ldr	r0, [pc, #40]	; (8007fc0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8007f96:	4b0b      	ldr	r3, [pc, #44]	; (8007fc4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8007f98:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007f9a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007f9c:	d3f6      	bcc.n	8007f8c <CopyDataInit>
  ldr r2, =_sbss
 8007f9e:	4a0a      	ldr	r2, [pc, #40]	; (8007fc8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8007fa0:	e002      	b.n	8007fa8 <LoopFillZerobss>

08007fa2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8007fa2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007fa4:	f842 3b04 	str.w	r3, [r2], #4

08007fa8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8007fa8:	4b08      	ldr	r3, [pc, #32]	; (8007fcc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8007faa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007fac:	d3f9      	bcc.n	8007fa2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007fae:	f7fe ffab 	bl	8006f08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007fb2:	f000 f821 	bl	8007ff8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007fb6:	f7fd fb2b 	bl	8005610 <main>
  bx lr
 8007fba:	4770      	bx	lr
  ldr r3, =_sidata
 8007fbc:	0800c1d0 	.word	0x0800c1d0
  ldr r0, =_sdata
 8007fc0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007fc4:	200003d8 	.word	0x200003d8
  ldr r2, =_sbss
 8007fc8:	200003d8 	.word	0x200003d8
  ldr r3, = _ebss
 8007fcc:	20001964 	.word	0x20001964

08007fd0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007fd0:	e7fe      	b.n	8007fd0 <CAN1_RX1_IRQHandler>

08007fd2 <atoi>:
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	f000 ba21 	b.w	800841c <strtol>
	...

08007fdc <calloc>:
 8007fdc:	4b02      	ldr	r3, [pc, #8]	; (8007fe8 <calloc+0xc>)
 8007fde:	460a      	mov	r2, r1
 8007fe0:	4601      	mov	r1, r0
 8007fe2:	6818      	ldr	r0, [r3, #0]
 8007fe4:	f000 b84f 	b.w	8008086 <_calloc_r>
 8007fe8:	20000204 	.word	0x20000204

08007fec <__errno>:
 8007fec:	4b01      	ldr	r3, [pc, #4]	; (8007ff4 <__errno+0x8>)
 8007fee:	6818      	ldr	r0, [r3, #0]
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	20000204 	.word	0x20000204

08007ff8 <__libc_init_array>:
 8007ff8:	b570      	push	{r4, r5, r6, lr}
 8007ffa:	2500      	movs	r5, #0
 8007ffc:	4e0c      	ldr	r6, [pc, #48]	; (8008030 <__libc_init_array+0x38>)
 8007ffe:	4c0d      	ldr	r4, [pc, #52]	; (8008034 <__libc_init_array+0x3c>)
 8008000:	1ba4      	subs	r4, r4, r6
 8008002:	10a4      	asrs	r4, r4, #2
 8008004:	42a5      	cmp	r5, r4
 8008006:	d109      	bne.n	800801c <__libc_init_array+0x24>
 8008008:	f002 fd8a 	bl	800ab20 <_init>
 800800c:	2500      	movs	r5, #0
 800800e:	4e0a      	ldr	r6, [pc, #40]	; (8008038 <__libc_init_array+0x40>)
 8008010:	4c0a      	ldr	r4, [pc, #40]	; (800803c <__libc_init_array+0x44>)
 8008012:	1ba4      	subs	r4, r4, r6
 8008014:	10a4      	asrs	r4, r4, #2
 8008016:	42a5      	cmp	r5, r4
 8008018:	d105      	bne.n	8008026 <__libc_init_array+0x2e>
 800801a:	bd70      	pop	{r4, r5, r6, pc}
 800801c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008020:	4798      	blx	r3
 8008022:	3501      	adds	r5, #1
 8008024:	e7ee      	b.n	8008004 <__libc_init_array+0xc>
 8008026:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800802a:	4798      	blx	r3
 800802c:	3501      	adds	r5, #1
 800802e:	e7f2      	b.n	8008016 <__libc_init_array+0x1e>
 8008030:	0800c1c8 	.word	0x0800c1c8
 8008034:	0800c1c8 	.word	0x0800c1c8
 8008038:	0800c1c8 	.word	0x0800c1c8
 800803c:	0800c1cc 	.word	0x0800c1cc

08008040 <malloc>:
 8008040:	4b02      	ldr	r3, [pc, #8]	; (800804c <malloc+0xc>)
 8008042:	4601      	mov	r1, r0
 8008044:	6818      	ldr	r0, [r3, #0]
 8008046:	f000 b879 	b.w	800813c <_malloc_r>
 800804a:	bf00      	nop
 800804c:	20000204 	.word	0x20000204

08008050 <free>:
 8008050:	4b02      	ldr	r3, [pc, #8]	; (800805c <free+0xc>)
 8008052:	4601      	mov	r1, r0
 8008054:	6818      	ldr	r0, [r3, #0]
 8008056:	f000 b825 	b.w	80080a4 <_free_r>
 800805a:	bf00      	nop
 800805c:	20000204 	.word	0x20000204

08008060 <memcpy>:
 8008060:	b510      	push	{r4, lr}
 8008062:	1e43      	subs	r3, r0, #1
 8008064:	440a      	add	r2, r1
 8008066:	4291      	cmp	r1, r2
 8008068:	d100      	bne.n	800806c <memcpy+0xc>
 800806a:	bd10      	pop	{r4, pc}
 800806c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008070:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008074:	e7f7      	b.n	8008066 <memcpy+0x6>

08008076 <memset>:
 8008076:	4603      	mov	r3, r0
 8008078:	4402      	add	r2, r0
 800807a:	4293      	cmp	r3, r2
 800807c:	d100      	bne.n	8008080 <memset+0xa>
 800807e:	4770      	bx	lr
 8008080:	f803 1b01 	strb.w	r1, [r3], #1
 8008084:	e7f9      	b.n	800807a <memset+0x4>

08008086 <_calloc_r>:
 8008086:	b538      	push	{r3, r4, r5, lr}
 8008088:	fb02 f401 	mul.w	r4, r2, r1
 800808c:	4621      	mov	r1, r4
 800808e:	f000 f855 	bl	800813c <_malloc_r>
 8008092:	4605      	mov	r5, r0
 8008094:	b118      	cbz	r0, 800809e <_calloc_r+0x18>
 8008096:	4622      	mov	r2, r4
 8008098:	2100      	movs	r1, #0
 800809a:	f7ff ffec 	bl	8008076 <memset>
 800809e:	4628      	mov	r0, r5
 80080a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080080a4 <_free_r>:
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4605      	mov	r5, r0
 80080a8:	2900      	cmp	r1, #0
 80080aa:	d043      	beq.n	8008134 <_free_r+0x90>
 80080ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080b0:	1f0c      	subs	r4, r1, #4
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	bfb8      	it	lt
 80080b6:	18e4      	addlt	r4, r4, r3
 80080b8:	f000 fa15 	bl	80084e6 <__malloc_lock>
 80080bc:	4a1e      	ldr	r2, [pc, #120]	; (8008138 <_free_r+0x94>)
 80080be:	6813      	ldr	r3, [r2, #0]
 80080c0:	4610      	mov	r0, r2
 80080c2:	b933      	cbnz	r3, 80080d2 <_free_r+0x2e>
 80080c4:	6063      	str	r3, [r4, #4]
 80080c6:	6014      	str	r4, [r2, #0]
 80080c8:	4628      	mov	r0, r5
 80080ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080ce:	f000 ba0b 	b.w	80084e8 <__malloc_unlock>
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	d90b      	bls.n	80080ee <_free_r+0x4a>
 80080d6:	6821      	ldr	r1, [r4, #0]
 80080d8:	1862      	adds	r2, r4, r1
 80080da:	4293      	cmp	r3, r2
 80080dc:	bf01      	itttt	eq
 80080de:	681a      	ldreq	r2, [r3, #0]
 80080e0:	685b      	ldreq	r3, [r3, #4]
 80080e2:	1852      	addeq	r2, r2, r1
 80080e4:	6022      	streq	r2, [r4, #0]
 80080e6:	6063      	str	r3, [r4, #4]
 80080e8:	6004      	str	r4, [r0, #0]
 80080ea:	e7ed      	b.n	80080c8 <_free_r+0x24>
 80080ec:	4613      	mov	r3, r2
 80080ee:	685a      	ldr	r2, [r3, #4]
 80080f0:	b10a      	cbz	r2, 80080f6 <_free_r+0x52>
 80080f2:	42a2      	cmp	r2, r4
 80080f4:	d9fa      	bls.n	80080ec <_free_r+0x48>
 80080f6:	6819      	ldr	r1, [r3, #0]
 80080f8:	1858      	adds	r0, r3, r1
 80080fa:	42a0      	cmp	r0, r4
 80080fc:	d10b      	bne.n	8008116 <_free_r+0x72>
 80080fe:	6820      	ldr	r0, [r4, #0]
 8008100:	4401      	add	r1, r0
 8008102:	1858      	adds	r0, r3, r1
 8008104:	4282      	cmp	r2, r0
 8008106:	6019      	str	r1, [r3, #0]
 8008108:	d1de      	bne.n	80080c8 <_free_r+0x24>
 800810a:	6810      	ldr	r0, [r2, #0]
 800810c:	6852      	ldr	r2, [r2, #4]
 800810e:	4401      	add	r1, r0
 8008110:	6019      	str	r1, [r3, #0]
 8008112:	605a      	str	r2, [r3, #4]
 8008114:	e7d8      	b.n	80080c8 <_free_r+0x24>
 8008116:	d902      	bls.n	800811e <_free_r+0x7a>
 8008118:	230c      	movs	r3, #12
 800811a:	602b      	str	r3, [r5, #0]
 800811c:	e7d4      	b.n	80080c8 <_free_r+0x24>
 800811e:	6820      	ldr	r0, [r4, #0]
 8008120:	1821      	adds	r1, r4, r0
 8008122:	428a      	cmp	r2, r1
 8008124:	bf01      	itttt	eq
 8008126:	6811      	ldreq	r1, [r2, #0]
 8008128:	6852      	ldreq	r2, [r2, #4]
 800812a:	1809      	addeq	r1, r1, r0
 800812c:	6021      	streq	r1, [r4, #0]
 800812e:	6062      	str	r2, [r4, #4]
 8008130:	605c      	str	r4, [r3, #4]
 8008132:	e7c9      	b.n	80080c8 <_free_r+0x24>
 8008134:	bd38      	pop	{r3, r4, r5, pc}
 8008136:	bf00      	nop
 8008138:	20000964 	.word	0x20000964

0800813c <_malloc_r>:
 800813c:	b570      	push	{r4, r5, r6, lr}
 800813e:	1ccd      	adds	r5, r1, #3
 8008140:	f025 0503 	bic.w	r5, r5, #3
 8008144:	3508      	adds	r5, #8
 8008146:	2d0c      	cmp	r5, #12
 8008148:	bf38      	it	cc
 800814a:	250c      	movcc	r5, #12
 800814c:	2d00      	cmp	r5, #0
 800814e:	4606      	mov	r6, r0
 8008150:	db01      	blt.n	8008156 <_malloc_r+0x1a>
 8008152:	42a9      	cmp	r1, r5
 8008154:	d903      	bls.n	800815e <_malloc_r+0x22>
 8008156:	230c      	movs	r3, #12
 8008158:	6033      	str	r3, [r6, #0]
 800815a:	2000      	movs	r0, #0
 800815c:	bd70      	pop	{r4, r5, r6, pc}
 800815e:	f000 f9c2 	bl	80084e6 <__malloc_lock>
 8008162:	4a21      	ldr	r2, [pc, #132]	; (80081e8 <_malloc_r+0xac>)
 8008164:	6814      	ldr	r4, [r2, #0]
 8008166:	4621      	mov	r1, r4
 8008168:	b991      	cbnz	r1, 8008190 <_malloc_r+0x54>
 800816a:	4c20      	ldr	r4, [pc, #128]	; (80081ec <_malloc_r+0xb0>)
 800816c:	6823      	ldr	r3, [r4, #0]
 800816e:	b91b      	cbnz	r3, 8008178 <_malloc_r+0x3c>
 8008170:	4630      	mov	r0, r6
 8008172:	f000 f83d 	bl	80081f0 <_sbrk_r>
 8008176:	6020      	str	r0, [r4, #0]
 8008178:	4629      	mov	r1, r5
 800817a:	4630      	mov	r0, r6
 800817c:	f000 f838 	bl	80081f0 <_sbrk_r>
 8008180:	1c43      	adds	r3, r0, #1
 8008182:	d124      	bne.n	80081ce <_malloc_r+0x92>
 8008184:	230c      	movs	r3, #12
 8008186:	4630      	mov	r0, r6
 8008188:	6033      	str	r3, [r6, #0]
 800818a:	f000 f9ad 	bl	80084e8 <__malloc_unlock>
 800818e:	e7e4      	b.n	800815a <_malloc_r+0x1e>
 8008190:	680b      	ldr	r3, [r1, #0]
 8008192:	1b5b      	subs	r3, r3, r5
 8008194:	d418      	bmi.n	80081c8 <_malloc_r+0x8c>
 8008196:	2b0b      	cmp	r3, #11
 8008198:	d90f      	bls.n	80081ba <_malloc_r+0x7e>
 800819a:	600b      	str	r3, [r1, #0]
 800819c:	18cc      	adds	r4, r1, r3
 800819e:	50cd      	str	r5, [r1, r3]
 80081a0:	4630      	mov	r0, r6
 80081a2:	f000 f9a1 	bl	80084e8 <__malloc_unlock>
 80081a6:	f104 000b 	add.w	r0, r4, #11
 80081aa:	1d23      	adds	r3, r4, #4
 80081ac:	f020 0007 	bic.w	r0, r0, #7
 80081b0:	1ac3      	subs	r3, r0, r3
 80081b2:	d0d3      	beq.n	800815c <_malloc_r+0x20>
 80081b4:	425a      	negs	r2, r3
 80081b6:	50e2      	str	r2, [r4, r3]
 80081b8:	e7d0      	b.n	800815c <_malloc_r+0x20>
 80081ba:	684b      	ldr	r3, [r1, #4]
 80081bc:	428c      	cmp	r4, r1
 80081be:	bf16      	itet	ne
 80081c0:	6063      	strne	r3, [r4, #4]
 80081c2:	6013      	streq	r3, [r2, #0]
 80081c4:	460c      	movne	r4, r1
 80081c6:	e7eb      	b.n	80081a0 <_malloc_r+0x64>
 80081c8:	460c      	mov	r4, r1
 80081ca:	6849      	ldr	r1, [r1, #4]
 80081cc:	e7cc      	b.n	8008168 <_malloc_r+0x2c>
 80081ce:	1cc4      	adds	r4, r0, #3
 80081d0:	f024 0403 	bic.w	r4, r4, #3
 80081d4:	42a0      	cmp	r0, r4
 80081d6:	d005      	beq.n	80081e4 <_malloc_r+0xa8>
 80081d8:	1a21      	subs	r1, r4, r0
 80081da:	4630      	mov	r0, r6
 80081dc:	f000 f808 	bl	80081f0 <_sbrk_r>
 80081e0:	3001      	adds	r0, #1
 80081e2:	d0cf      	beq.n	8008184 <_malloc_r+0x48>
 80081e4:	6025      	str	r5, [r4, #0]
 80081e6:	e7db      	b.n	80081a0 <_malloc_r+0x64>
 80081e8:	20000964 	.word	0x20000964
 80081ec:	20000968 	.word	0x20000968

080081f0 <_sbrk_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	2300      	movs	r3, #0
 80081f4:	4c05      	ldr	r4, [pc, #20]	; (800820c <_sbrk_r+0x1c>)
 80081f6:	4605      	mov	r5, r0
 80081f8:	4608      	mov	r0, r1
 80081fa:	6023      	str	r3, [r4, #0]
 80081fc:	f7fe fe6a 	bl	8006ed4 <_sbrk>
 8008200:	1c43      	adds	r3, r0, #1
 8008202:	d102      	bne.n	800820a <_sbrk_r+0x1a>
 8008204:	6823      	ldr	r3, [r4, #0]
 8008206:	b103      	cbz	r3, 800820a <_sbrk_r+0x1a>
 8008208:	602b      	str	r3, [r5, #0]
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	20001960 	.word	0x20001960

08008210 <strcat>:
 8008210:	4603      	mov	r3, r0
 8008212:	b510      	push	{r4, lr}
 8008214:	781a      	ldrb	r2, [r3, #0]
 8008216:	1c5c      	adds	r4, r3, #1
 8008218:	b93a      	cbnz	r2, 800822a <strcat+0x1a>
 800821a:	3b01      	subs	r3, #1
 800821c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008220:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008224:	2a00      	cmp	r2, #0
 8008226:	d1f9      	bne.n	800821c <strcat+0xc>
 8008228:	bd10      	pop	{r4, pc}
 800822a:	4623      	mov	r3, r4
 800822c:	e7f2      	b.n	8008214 <strcat+0x4>

0800822e <strncmp>:
 800822e:	b510      	push	{r4, lr}
 8008230:	b16a      	cbz	r2, 800824e <strncmp+0x20>
 8008232:	3901      	subs	r1, #1
 8008234:	1884      	adds	r4, r0, r2
 8008236:	f810 3b01 	ldrb.w	r3, [r0], #1
 800823a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800823e:	4293      	cmp	r3, r2
 8008240:	d103      	bne.n	800824a <strncmp+0x1c>
 8008242:	42a0      	cmp	r0, r4
 8008244:	d001      	beq.n	800824a <strncmp+0x1c>
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1f5      	bne.n	8008236 <strncmp+0x8>
 800824a:	1a98      	subs	r0, r3, r2
 800824c:	bd10      	pop	{r4, pc}
 800824e:	4610      	mov	r0, r2
 8008250:	e7fc      	b.n	800824c <strncmp+0x1e>

08008252 <strncpy>:
 8008252:	b570      	push	{r4, r5, r6, lr}
 8008254:	4604      	mov	r4, r0
 8008256:	3901      	subs	r1, #1
 8008258:	b902      	cbnz	r2, 800825c <strncpy+0xa>
 800825a:	bd70      	pop	{r4, r5, r6, pc}
 800825c:	4623      	mov	r3, r4
 800825e:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008262:	1e56      	subs	r6, r2, #1
 8008264:	f803 5b01 	strb.w	r5, [r3], #1
 8008268:	b92d      	cbnz	r5, 8008276 <strncpy+0x24>
 800826a:	4414      	add	r4, r2
 800826c:	42a3      	cmp	r3, r4
 800826e:	d0f4      	beq.n	800825a <strncpy+0x8>
 8008270:	f803 5b01 	strb.w	r5, [r3], #1
 8008274:	e7fa      	b.n	800826c <strncpy+0x1a>
 8008276:	461c      	mov	r4, r3
 8008278:	4632      	mov	r2, r6
 800827a:	e7ed      	b.n	8008258 <strncpy+0x6>

0800827c <strtok>:
 800827c:	4b13      	ldr	r3, [pc, #76]	; (80082cc <strtok+0x50>)
 800827e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008282:	681d      	ldr	r5, [r3, #0]
 8008284:	4606      	mov	r6, r0
 8008286:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8008288:	460f      	mov	r7, r1
 800828a:	b9b4      	cbnz	r4, 80082ba <strtok+0x3e>
 800828c:	2050      	movs	r0, #80	; 0x50
 800828e:	f7ff fed7 	bl	8008040 <malloc>
 8008292:	65a8      	str	r0, [r5, #88]	; 0x58
 8008294:	e9c0 4400 	strd	r4, r4, [r0]
 8008298:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800829c:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80082a0:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80082a4:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80082a8:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80082ac:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80082b0:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80082b4:	6184      	str	r4, [r0, #24]
 80082b6:	7704      	strb	r4, [r0, #28]
 80082b8:	6244      	str	r4, [r0, #36]	; 0x24
 80082ba:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80082bc:	4639      	mov	r1, r7
 80082be:	4630      	mov	r0, r6
 80082c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082c4:	2301      	movs	r3, #1
 80082c6:	f000 b803 	b.w	80082d0 <__strtok_r>
 80082ca:	bf00      	nop
 80082cc:	20000204 	.word	0x20000204

080082d0 <__strtok_r>:
 80082d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082d2:	b918      	cbnz	r0, 80082dc <__strtok_r+0xc>
 80082d4:	6810      	ldr	r0, [r2, #0]
 80082d6:	b908      	cbnz	r0, 80082dc <__strtok_r+0xc>
 80082d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082da:	4620      	mov	r0, r4
 80082dc:	4604      	mov	r4, r0
 80082de:	460f      	mov	r7, r1
 80082e0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80082e4:	f817 6b01 	ldrb.w	r6, [r7], #1
 80082e8:	b91e      	cbnz	r6, 80082f2 <__strtok_r+0x22>
 80082ea:	b96d      	cbnz	r5, 8008308 <__strtok_r+0x38>
 80082ec:	6015      	str	r5, [r2, #0]
 80082ee:	4628      	mov	r0, r5
 80082f0:	e7f2      	b.n	80082d8 <__strtok_r+0x8>
 80082f2:	42b5      	cmp	r5, r6
 80082f4:	d1f6      	bne.n	80082e4 <__strtok_r+0x14>
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d1ef      	bne.n	80082da <__strtok_r+0xa>
 80082fa:	6014      	str	r4, [r2, #0]
 80082fc:	7003      	strb	r3, [r0, #0]
 80082fe:	e7eb      	b.n	80082d8 <__strtok_r+0x8>
 8008300:	462b      	mov	r3, r5
 8008302:	e00d      	b.n	8008320 <__strtok_r+0x50>
 8008304:	b926      	cbnz	r6, 8008310 <__strtok_r+0x40>
 8008306:	461c      	mov	r4, r3
 8008308:	4623      	mov	r3, r4
 800830a:	460f      	mov	r7, r1
 800830c:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008310:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008314:	42b5      	cmp	r5, r6
 8008316:	d1f5      	bne.n	8008304 <__strtok_r+0x34>
 8008318:	2d00      	cmp	r5, #0
 800831a:	d0f1      	beq.n	8008300 <__strtok_r+0x30>
 800831c:	2100      	movs	r1, #0
 800831e:	7021      	strb	r1, [r4, #0]
 8008320:	6013      	str	r3, [r2, #0]
 8008322:	e7d9      	b.n	80082d8 <__strtok_r+0x8>

08008324 <_strtol_l.isra.0>:
 8008324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008328:	4680      	mov	r8, r0
 800832a:	4689      	mov	r9, r1
 800832c:	4692      	mov	sl, r2
 800832e:	461e      	mov	r6, r3
 8008330:	460f      	mov	r7, r1
 8008332:	463d      	mov	r5, r7
 8008334:	9808      	ldr	r0, [sp, #32]
 8008336:	f815 4b01 	ldrb.w	r4, [r5], #1
 800833a:	f000 f8bf 	bl	80084bc <__locale_ctype_ptr_l>
 800833e:	4420      	add	r0, r4
 8008340:	7843      	ldrb	r3, [r0, #1]
 8008342:	f013 0308 	ands.w	r3, r3, #8
 8008346:	d132      	bne.n	80083ae <_strtol_l.isra.0+0x8a>
 8008348:	2c2d      	cmp	r4, #45	; 0x2d
 800834a:	d132      	bne.n	80083b2 <_strtol_l.isra.0+0x8e>
 800834c:	2201      	movs	r2, #1
 800834e:	787c      	ldrb	r4, [r7, #1]
 8008350:	1cbd      	adds	r5, r7, #2
 8008352:	2e00      	cmp	r6, #0
 8008354:	d05d      	beq.n	8008412 <_strtol_l.isra.0+0xee>
 8008356:	2e10      	cmp	r6, #16
 8008358:	d109      	bne.n	800836e <_strtol_l.isra.0+0x4a>
 800835a:	2c30      	cmp	r4, #48	; 0x30
 800835c:	d107      	bne.n	800836e <_strtol_l.isra.0+0x4a>
 800835e:	782b      	ldrb	r3, [r5, #0]
 8008360:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008364:	2b58      	cmp	r3, #88	; 0x58
 8008366:	d14f      	bne.n	8008408 <_strtol_l.isra.0+0xe4>
 8008368:	2610      	movs	r6, #16
 800836a:	786c      	ldrb	r4, [r5, #1]
 800836c:	3502      	adds	r5, #2
 800836e:	2a00      	cmp	r2, #0
 8008370:	bf14      	ite	ne
 8008372:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008376:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800837a:	2700      	movs	r7, #0
 800837c:	fbb1 fcf6 	udiv	ip, r1, r6
 8008380:	4638      	mov	r0, r7
 8008382:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008386:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800838a:	2b09      	cmp	r3, #9
 800838c:	d817      	bhi.n	80083be <_strtol_l.isra.0+0x9a>
 800838e:	461c      	mov	r4, r3
 8008390:	42a6      	cmp	r6, r4
 8008392:	dd23      	ble.n	80083dc <_strtol_l.isra.0+0xb8>
 8008394:	1c7b      	adds	r3, r7, #1
 8008396:	d007      	beq.n	80083a8 <_strtol_l.isra.0+0x84>
 8008398:	4584      	cmp	ip, r0
 800839a:	d31c      	bcc.n	80083d6 <_strtol_l.isra.0+0xb2>
 800839c:	d101      	bne.n	80083a2 <_strtol_l.isra.0+0x7e>
 800839e:	45a6      	cmp	lr, r4
 80083a0:	db19      	blt.n	80083d6 <_strtol_l.isra.0+0xb2>
 80083a2:	2701      	movs	r7, #1
 80083a4:	fb00 4006 	mla	r0, r0, r6, r4
 80083a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083ac:	e7eb      	b.n	8008386 <_strtol_l.isra.0+0x62>
 80083ae:	462f      	mov	r7, r5
 80083b0:	e7bf      	b.n	8008332 <_strtol_l.isra.0+0xe>
 80083b2:	2c2b      	cmp	r4, #43	; 0x2b
 80083b4:	bf04      	itt	eq
 80083b6:	1cbd      	addeq	r5, r7, #2
 80083b8:	787c      	ldrbeq	r4, [r7, #1]
 80083ba:	461a      	mov	r2, r3
 80083bc:	e7c9      	b.n	8008352 <_strtol_l.isra.0+0x2e>
 80083be:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80083c2:	2b19      	cmp	r3, #25
 80083c4:	d801      	bhi.n	80083ca <_strtol_l.isra.0+0xa6>
 80083c6:	3c37      	subs	r4, #55	; 0x37
 80083c8:	e7e2      	b.n	8008390 <_strtol_l.isra.0+0x6c>
 80083ca:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80083ce:	2b19      	cmp	r3, #25
 80083d0:	d804      	bhi.n	80083dc <_strtol_l.isra.0+0xb8>
 80083d2:	3c57      	subs	r4, #87	; 0x57
 80083d4:	e7dc      	b.n	8008390 <_strtol_l.isra.0+0x6c>
 80083d6:	f04f 37ff 	mov.w	r7, #4294967295
 80083da:	e7e5      	b.n	80083a8 <_strtol_l.isra.0+0x84>
 80083dc:	1c7b      	adds	r3, r7, #1
 80083de:	d108      	bne.n	80083f2 <_strtol_l.isra.0+0xce>
 80083e0:	2322      	movs	r3, #34	; 0x22
 80083e2:	4608      	mov	r0, r1
 80083e4:	f8c8 3000 	str.w	r3, [r8]
 80083e8:	f1ba 0f00 	cmp.w	sl, #0
 80083ec:	d107      	bne.n	80083fe <_strtol_l.isra.0+0xda>
 80083ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083f2:	b102      	cbz	r2, 80083f6 <_strtol_l.isra.0+0xd2>
 80083f4:	4240      	negs	r0, r0
 80083f6:	f1ba 0f00 	cmp.w	sl, #0
 80083fa:	d0f8      	beq.n	80083ee <_strtol_l.isra.0+0xca>
 80083fc:	b10f      	cbz	r7, 8008402 <_strtol_l.isra.0+0xde>
 80083fe:	f105 39ff 	add.w	r9, r5, #4294967295
 8008402:	f8ca 9000 	str.w	r9, [sl]
 8008406:	e7f2      	b.n	80083ee <_strtol_l.isra.0+0xca>
 8008408:	2430      	movs	r4, #48	; 0x30
 800840a:	2e00      	cmp	r6, #0
 800840c:	d1af      	bne.n	800836e <_strtol_l.isra.0+0x4a>
 800840e:	2608      	movs	r6, #8
 8008410:	e7ad      	b.n	800836e <_strtol_l.isra.0+0x4a>
 8008412:	2c30      	cmp	r4, #48	; 0x30
 8008414:	d0a3      	beq.n	800835e <_strtol_l.isra.0+0x3a>
 8008416:	260a      	movs	r6, #10
 8008418:	e7a9      	b.n	800836e <_strtol_l.isra.0+0x4a>
	...

0800841c <strtol>:
 800841c:	4b08      	ldr	r3, [pc, #32]	; (8008440 <strtol+0x24>)
 800841e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008420:	681c      	ldr	r4, [r3, #0]
 8008422:	4d08      	ldr	r5, [pc, #32]	; (8008444 <strtol+0x28>)
 8008424:	6a23      	ldr	r3, [r4, #32]
 8008426:	2b00      	cmp	r3, #0
 8008428:	bf08      	it	eq
 800842a:	462b      	moveq	r3, r5
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	4613      	mov	r3, r2
 8008430:	460a      	mov	r2, r1
 8008432:	4601      	mov	r1, r0
 8008434:	4620      	mov	r0, r4
 8008436:	f7ff ff75 	bl	8008324 <_strtol_l.isra.0>
 800843a:	b003      	add	sp, #12
 800843c:	bd30      	pop	{r4, r5, pc}
 800843e:	bf00      	nop
 8008440:	20000204 	.word	0x20000204
 8008444:	20000268 	.word	0x20000268

08008448 <_vsniprintf_r>:
 8008448:	b530      	push	{r4, r5, lr}
 800844a:	1e14      	subs	r4, r2, #0
 800844c:	4605      	mov	r5, r0
 800844e:	b09b      	sub	sp, #108	; 0x6c
 8008450:	4618      	mov	r0, r3
 8008452:	da05      	bge.n	8008460 <_vsniprintf_r+0x18>
 8008454:	238b      	movs	r3, #139	; 0x8b
 8008456:	f04f 30ff 	mov.w	r0, #4294967295
 800845a:	602b      	str	r3, [r5, #0]
 800845c:	b01b      	add	sp, #108	; 0x6c
 800845e:	bd30      	pop	{r4, r5, pc}
 8008460:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008464:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008468:	bf0c      	ite	eq
 800846a:	4623      	moveq	r3, r4
 800846c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008470:	9302      	str	r3, [sp, #8]
 8008472:	9305      	str	r3, [sp, #20]
 8008474:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008478:	9100      	str	r1, [sp, #0]
 800847a:	9104      	str	r1, [sp, #16]
 800847c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008480:	4602      	mov	r2, r0
 8008482:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008484:	4669      	mov	r1, sp
 8008486:	4628      	mov	r0, r5
 8008488:	f000 f88a 	bl	80085a0 <_svfiprintf_r>
 800848c:	1c43      	adds	r3, r0, #1
 800848e:	bfbc      	itt	lt
 8008490:	238b      	movlt	r3, #139	; 0x8b
 8008492:	602b      	strlt	r3, [r5, #0]
 8008494:	2c00      	cmp	r4, #0
 8008496:	d0e1      	beq.n	800845c <_vsniprintf_r+0x14>
 8008498:	2200      	movs	r2, #0
 800849a:	9b00      	ldr	r3, [sp, #0]
 800849c:	701a      	strb	r2, [r3, #0]
 800849e:	e7dd      	b.n	800845c <_vsniprintf_r+0x14>

080084a0 <vsniprintf>:
 80084a0:	b507      	push	{r0, r1, r2, lr}
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	4613      	mov	r3, r2
 80084a6:	460a      	mov	r2, r1
 80084a8:	4601      	mov	r1, r0
 80084aa:	4803      	ldr	r0, [pc, #12]	; (80084b8 <vsniprintf+0x18>)
 80084ac:	6800      	ldr	r0, [r0, #0]
 80084ae:	f7ff ffcb 	bl	8008448 <_vsniprintf_r>
 80084b2:	b003      	add	sp, #12
 80084b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80084b8:	20000204 	.word	0x20000204

080084bc <__locale_ctype_ptr_l>:
 80084bc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80084c0:	4770      	bx	lr

080084c2 <__ascii_mbtowc>:
 80084c2:	b082      	sub	sp, #8
 80084c4:	b901      	cbnz	r1, 80084c8 <__ascii_mbtowc+0x6>
 80084c6:	a901      	add	r1, sp, #4
 80084c8:	b142      	cbz	r2, 80084dc <__ascii_mbtowc+0x1a>
 80084ca:	b14b      	cbz	r3, 80084e0 <__ascii_mbtowc+0x1e>
 80084cc:	7813      	ldrb	r3, [r2, #0]
 80084ce:	600b      	str	r3, [r1, #0]
 80084d0:	7812      	ldrb	r2, [r2, #0]
 80084d2:	1c10      	adds	r0, r2, #0
 80084d4:	bf18      	it	ne
 80084d6:	2001      	movne	r0, #1
 80084d8:	b002      	add	sp, #8
 80084da:	4770      	bx	lr
 80084dc:	4610      	mov	r0, r2
 80084de:	e7fb      	b.n	80084d8 <__ascii_mbtowc+0x16>
 80084e0:	f06f 0001 	mvn.w	r0, #1
 80084e4:	e7f8      	b.n	80084d8 <__ascii_mbtowc+0x16>

080084e6 <__malloc_lock>:
 80084e6:	4770      	bx	lr

080084e8 <__malloc_unlock>:
 80084e8:	4770      	bx	lr

080084ea <__ssputs_r>:
 80084ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ee:	688e      	ldr	r6, [r1, #8]
 80084f0:	4682      	mov	sl, r0
 80084f2:	429e      	cmp	r6, r3
 80084f4:	460c      	mov	r4, r1
 80084f6:	4690      	mov	r8, r2
 80084f8:	4699      	mov	r9, r3
 80084fa:	d837      	bhi.n	800856c <__ssputs_r+0x82>
 80084fc:	898a      	ldrh	r2, [r1, #12]
 80084fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008502:	d031      	beq.n	8008568 <__ssputs_r+0x7e>
 8008504:	2302      	movs	r3, #2
 8008506:	6825      	ldr	r5, [r4, #0]
 8008508:	6909      	ldr	r1, [r1, #16]
 800850a:	1a6f      	subs	r7, r5, r1
 800850c:	6965      	ldr	r5, [r4, #20]
 800850e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008512:	fb95 f5f3 	sdiv	r5, r5, r3
 8008516:	f109 0301 	add.w	r3, r9, #1
 800851a:	443b      	add	r3, r7
 800851c:	429d      	cmp	r5, r3
 800851e:	bf38      	it	cc
 8008520:	461d      	movcc	r5, r3
 8008522:	0553      	lsls	r3, r2, #21
 8008524:	d530      	bpl.n	8008588 <__ssputs_r+0x9e>
 8008526:	4629      	mov	r1, r5
 8008528:	f7ff fe08 	bl	800813c <_malloc_r>
 800852c:	4606      	mov	r6, r0
 800852e:	b950      	cbnz	r0, 8008546 <__ssputs_r+0x5c>
 8008530:	230c      	movs	r3, #12
 8008532:	f04f 30ff 	mov.w	r0, #4294967295
 8008536:	f8ca 3000 	str.w	r3, [sl]
 800853a:	89a3      	ldrh	r3, [r4, #12]
 800853c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008540:	81a3      	strh	r3, [r4, #12]
 8008542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008546:	463a      	mov	r2, r7
 8008548:	6921      	ldr	r1, [r4, #16]
 800854a:	f7ff fd89 	bl	8008060 <memcpy>
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008558:	81a3      	strh	r3, [r4, #12]
 800855a:	6126      	str	r6, [r4, #16]
 800855c:	443e      	add	r6, r7
 800855e:	6026      	str	r6, [r4, #0]
 8008560:	464e      	mov	r6, r9
 8008562:	6165      	str	r5, [r4, #20]
 8008564:	1bed      	subs	r5, r5, r7
 8008566:	60a5      	str	r5, [r4, #8]
 8008568:	454e      	cmp	r6, r9
 800856a:	d900      	bls.n	800856e <__ssputs_r+0x84>
 800856c:	464e      	mov	r6, r9
 800856e:	4632      	mov	r2, r6
 8008570:	4641      	mov	r1, r8
 8008572:	6820      	ldr	r0, [r4, #0]
 8008574:	f000 faaf 	bl	8008ad6 <memmove>
 8008578:	68a3      	ldr	r3, [r4, #8]
 800857a:	2000      	movs	r0, #0
 800857c:	1b9b      	subs	r3, r3, r6
 800857e:	60a3      	str	r3, [r4, #8]
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	441e      	add	r6, r3
 8008584:	6026      	str	r6, [r4, #0]
 8008586:	e7dc      	b.n	8008542 <__ssputs_r+0x58>
 8008588:	462a      	mov	r2, r5
 800858a:	f000 fabd 	bl	8008b08 <_realloc_r>
 800858e:	4606      	mov	r6, r0
 8008590:	2800      	cmp	r0, #0
 8008592:	d1e2      	bne.n	800855a <__ssputs_r+0x70>
 8008594:	6921      	ldr	r1, [r4, #16]
 8008596:	4650      	mov	r0, sl
 8008598:	f7ff fd84 	bl	80080a4 <_free_r>
 800859c:	e7c8      	b.n	8008530 <__ssputs_r+0x46>
	...

080085a0 <_svfiprintf_r>:
 80085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	461d      	mov	r5, r3
 80085a6:	898b      	ldrh	r3, [r1, #12]
 80085a8:	b09d      	sub	sp, #116	; 0x74
 80085aa:	061f      	lsls	r7, r3, #24
 80085ac:	4680      	mov	r8, r0
 80085ae:	460c      	mov	r4, r1
 80085b0:	4616      	mov	r6, r2
 80085b2:	d50f      	bpl.n	80085d4 <_svfiprintf_r+0x34>
 80085b4:	690b      	ldr	r3, [r1, #16]
 80085b6:	b96b      	cbnz	r3, 80085d4 <_svfiprintf_r+0x34>
 80085b8:	2140      	movs	r1, #64	; 0x40
 80085ba:	f7ff fdbf 	bl	800813c <_malloc_r>
 80085be:	6020      	str	r0, [r4, #0]
 80085c0:	6120      	str	r0, [r4, #16]
 80085c2:	b928      	cbnz	r0, 80085d0 <_svfiprintf_r+0x30>
 80085c4:	230c      	movs	r3, #12
 80085c6:	f8c8 3000 	str.w	r3, [r8]
 80085ca:	f04f 30ff 	mov.w	r0, #4294967295
 80085ce:	e0c8      	b.n	8008762 <_svfiprintf_r+0x1c2>
 80085d0:	2340      	movs	r3, #64	; 0x40
 80085d2:	6163      	str	r3, [r4, #20]
 80085d4:	2300      	movs	r3, #0
 80085d6:	9309      	str	r3, [sp, #36]	; 0x24
 80085d8:	2320      	movs	r3, #32
 80085da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085de:	2330      	movs	r3, #48	; 0x30
 80085e0:	f04f 0b01 	mov.w	fp, #1
 80085e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085e8:	9503      	str	r5, [sp, #12]
 80085ea:	4637      	mov	r7, r6
 80085ec:	463d      	mov	r5, r7
 80085ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80085f2:	b10b      	cbz	r3, 80085f8 <_svfiprintf_r+0x58>
 80085f4:	2b25      	cmp	r3, #37	; 0x25
 80085f6:	d13e      	bne.n	8008676 <_svfiprintf_r+0xd6>
 80085f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80085fc:	d00b      	beq.n	8008616 <_svfiprintf_r+0x76>
 80085fe:	4653      	mov	r3, sl
 8008600:	4632      	mov	r2, r6
 8008602:	4621      	mov	r1, r4
 8008604:	4640      	mov	r0, r8
 8008606:	f7ff ff70 	bl	80084ea <__ssputs_r>
 800860a:	3001      	adds	r0, #1
 800860c:	f000 80a4 	beq.w	8008758 <_svfiprintf_r+0x1b8>
 8008610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008612:	4453      	add	r3, sl
 8008614:	9309      	str	r3, [sp, #36]	; 0x24
 8008616:	783b      	ldrb	r3, [r7, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	f000 809d 	beq.w	8008758 <_svfiprintf_r+0x1b8>
 800861e:	2300      	movs	r3, #0
 8008620:	f04f 32ff 	mov.w	r2, #4294967295
 8008624:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008628:	9304      	str	r3, [sp, #16]
 800862a:	9307      	str	r3, [sp, #28]
 800862c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008630:	931a      	str	r3, [sp, #104]	; 0x68
 8008632:	462f      	mov	r7, r5
 8008634:	2205      	movs	r2, #5
 8008636:	f817 1b01 	ldrb.w	r1, [r7], #1
 800863a:	4850      	ldr	r0, [pc, #320]	; (800877c <_svfiprintf_r+0x1dc>)
 800863c:	f000 fa3d 	bl	8008aba <memchr>
 8008640:	9b04      	ldr	r3, [sp, #16]
 8008642:	b9d0      	cbnz	r0, 800867a <_svfiprintf_r+0xda>
 8008644:	06d9      	lsls	r1, r3, #27
 8008646:	bf44      	itt	mi
 8008648:	2220      	movmi	r2, #32
 800864a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800864e:	071a      	lsls	r2, r3, #28
 8008650:	bf44      	itt	mi
 8008652:	222b      	movmi	r2, #43	; 0x2b
 8008654:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008658:	782a      	ldrb	r2, [r5, #0]
 800865a:	2a2a      	cmp	r2, #42	; 0x2a
 800865c:	d015      	beq.n	800868a <_svfiprintf_r+0xea>
 800865e:	462f      	mov	r7, r5
 8008660:	2000      	movs	r0, #0
 8008662:	250a      	movs	r5, #10
 8008664:	9a07      	ldr	r2, [sp, #28]
 8008666:	4639      	mov	r1, r7
 8008668:	f811 3b01 	ldrb.w	r3, [r1], #1
 800866c:	3b30      	subs	r3, #48	; 0x30
 800866e:	2b09      	cmp	r3, #9
 8008670:	d94d      	bls.n	800870e <_svfiprintf_r+0x16e>
 8008672:	b1b8      	cbz	r0, 80086a4 <_svfiprintf_r+0x104>
 8008674:	e00f      	b.n	8008696 <_svfiprintf_r+0xf6>
 8008676:	462f      	mov	r7, r5
 8008678:	e7b8      	b.n	80085ec <_svfiprintf_r+0x4c>
 800867a:	4a40      	ldr	r2, [pc, #256]	; (800877c <_svfiprintf_r+0x1dc>)
 800867c:	463d      	mov	r5, r7
 800867e:	1a80      	subs	r0, r0, r2
 8008680:	fa0b f000 	lsl.w	r0, fp, r0
 8008684:	4318      	orrs	r0, r3
 8008686:	9004      	str	r0, [sp, #16]
 8008688:	e7d3      	b.n	8008632 <_svfiprintf_r+0x92>
 800868a:	9a03      	ldr	r2, [sp, #12]
 800868c:	1d11      	adds	r1, r2, #4
 800868e:	6812      	ldr	r2, [r2, #0]
 8008690:	9103      	str	r1, [sp, #12]
 8008692:	2a00      	cmp	r2, #0
 8008694:	db01      	blt.n	800869a <_svfiprintf_r+0xfa>
 8008696:	9207      	str	r2, [sp, #28]
 8008698:	e004      	b.n	80086a4 <_svfiprintf_r+0x104>
 800869a:	4252      	negs	r2, r2
 800869c:	f043 0302 	orr.w	r3, r3, #2
 80086a0:	9207      	str	r2, [sp, #28]
 80086a2:	9304      	str	r3, [sp, #16]
 80086a4:	783b      	ldrb	r3, [r7, #0]
 80086a6:	2b2e      	cmp	r3, #46	; 0x2e
 80086a8:	d10c      	bne.n	80086c4 <_svfiprintf_r+0x124>
 80086aa:	787b      	ldrb	r3, [r7, #1]
 80086ac:	2b2a      	cmp	r3, #42	; 0x2a
 80086ae:	d133      	bne.n	8008718 <_svfiprintf_r+0x178>
 80086b0:	9b03      	ldr	r3, [sp, #12]
 80086b2:	3702      	adds	r7, #2
 80086b4:	1d1a      	adds	r2, r3, #4
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	9203      	str	r2, [sp, #12]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	bfb8      	it	lt
 80086be:	f04f 33ff 	movlt.w	r3, #4294967295
 80086c2:	9305      	str	r3, [sp, #20]
 80086c4:	4d2e      	ldr	r5, [pc, #184]	; (8008780 <_svfiprintf_r+0x1e0>)
 80086c6:	2203      	movs	r2, #3
 80086c8:	7839      	ldrb	r1, [r7, #0]
 80086ca:	4628      	mov	r0, r5
 80086cc:	f000 f9f5 	bl	8008aba <memchr>
 80086d0:	b138      	cbz	r0, 80086e2 <_svfiprintf_r+0x142>
 80086d2:	2340      	movs	r3, #64	; 0x40
 80086d4:	1b40      	subs	r0, r0, r5
 80086d6:	fa03 f000 	lsl.w	r0, r3, r0
 80086da:	9b04      	ldr	r3, [sp, #16]
 80086dc:	3701      	adds	r7, #1
 80086de:	4303      	orrs	r3, r0
 80086e0:	9304      	str	r3, [sp, #16]
 80086e2:	7839      	ldrb	r1, [r7, #0]
 80086e4:	2206      	movs	r2, #6
 80086e6:	4827      	ldr	r0, [pc, #156]	; (8008784 <_svfiprintf_r+0x1e4>)
 80086e8:	1c7e      	adds	r6, r7, #1
 80086ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086ee:	f000 f9e4 	bl	8008aba <memchr>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	d038      	beq.n	8008768 <_svfiprintf_r+0x1c8>
 80086f6:	4b24      	ldr	r3, [pc, #144]	; (8008788 <_svfiprintf_r+0x1e8>)
 80086f8:	bb13      	cbnz	r3, 8008740 <_svfiprintf_r+0x1a0>
 80086fa:	9b03      	ldr	r3, [sp, #12]
 80086fc:	3307      	adds	r3, #7
 80086fe:	f023 0307 	bic.w	r3, r3, #7
 8008702:	3308      	adds	r3, #8
 8008704:	9303      	str	r3, [sp, #12]
 8008706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008708:	444b      	add	r3, r9
 800870a:	9309      	str	r3, [sp, #36]	; 0x24
 800870c:	e76d      	b.n	80085ea <_svfiprintf_r+0x4a>
 800870e:	fb05 3202 	mla	r2, r5, r2, r3
 8008712:	2001      	movs	r0, #1
 8008714:	460f      	mov	r7, r1
 8008716:	e7a6      	b.n	8008666 <_svfiprintf_r+0xc6>
 8008718:	2300      	movs	r3, #0
 800871a:	250a      	movs	r5, #10
 800871c:	4619      	mov	r1, r3
 800871e:	3701      	adds	r7, #1
 8008720:	9305      	str	r3, [sp, #20]
 8008722:	4638      	mov	r0, r7
 8008724:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008728:	3a30      	subs	r2, #48	; 0x30
 800872a:	2a09      	cmp	r2, #9
 800872c:	d903      	bls.n	8008736 <_svfiprintf_r+0x196>
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0c8      	beq.n	80086c4 <_svfiprintf_r+0x124>
 8008732:	9105      	str	r1, [sp, #20]
 8008734:	e7c6      	b.n	80086c4 <_svfiprintf_r+0x124>
 8008736:	fb05 2101 	mla	r1, r5, r1, r2
 800873a:	2301      	movs	r3, #1
 800873c:	4607      	mov	r7, r0
 800873e:	e7f0      	b.n	8008722 <_svfiprintf_r+0x182>
 8008740:	ab03      	add	r3, sp, #12
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	4622      	mov	r2, r4
 8008746:	4b11      	ldr	r3, [pc, #68]	; (800878c <_svfiprintf_r+0x1ec>)
 8008748:	a904      	add	r1, sp, #16
 800874a:	4640      	mov	r0, r8
 800874c:	f3af 8000 	nop.w
 8008750:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008754:	4681      	mov	r9, r0
 8008756:	d1d6      	bne.n	8008706 <_svfiprintf_r+0x166>
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	065b      	lsls	r3, r3, #25
 800875c:	f53f af35 	bmi.w	80085ca <_svfiprintf_r+0x2a>
 8008760:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008762:	b01d      	add	sp, #116	; 0x74
 8008764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008768:	ab03      	add	r3, sp, #12
 800876a:	9300      	str	r3, [sp, #0]
 800876c:	4622      	mov	r2, r4
 800876e:	4b07      	ldr	r3, [pc, #28]	; (800878c <_svfiprintf_r+0x1ec>)
 8008770:	a904      	add	r1, sp, #16
 8008772:	4640      	mov	r0, r8
 8008774:	f000 f882 	bl	800887c <_printf_i>
 8008778:	e7ea      	b.n	8008750 <_svfiprintf_r+0x1b0>
 800877a:	bf00      	nop
 800877c:	0800be72 	.word	0x0800be72
 8008780:	0800be78 	.word	0x0800be78
 8008784:	0800be7c 	.word	0x0800be7c
 8008788:	00000000 	.word	0x00000000
 800878c:	080084eb 	.word	0x080084eb

08008790 <_printf_common>:
 8008790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008794:	4691      	mov	r9, r2
 8008796:	461f      	mov	r7, r3
 8008798:	688a      	ldr	r2, [r1, #8]
 800879a:	690b      	ldr	r3, [r1, #16]
 800879c:	4606      	mov	r6, r0
 800879e:	4293      	cmp	r3, r2
 80087a0:	bfb8      	it	lt
 80087a2:	4613      	movlt	r3, r2
 80087a4:	f8c9 3000 	str.w	r3, [r9]
 80087a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087ac:	460c      	mov	r4, r1
 80087ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087b2:	b112      	cbz	r2, 80087ba <_printf_common+0x2a>
 80087b4:	3301      	adds	r3, #1
 80087b6:	f8c9 3000 	str.w	r3, [r9]
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	0699      	lsls	r1, r3, #26
 80087be:	bf42      	ittt	mi
 80087c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80087c4:	3302      	addmi	r3, #2
 80087c6:	f8c9 3000 	strmi.w	r3, [r9]
 80087ca:	6825      	ldr	r5, [r4, #0]
 80087cc:	f015 0506 	ands.w	r5, r5, #6
 80087d0:	d107      	bne.n	80087e2 <_printf_common+0x52>
 80087d2:	f104 0a19 	add.w	sl, r4, #25
 80087d6:	68e3      	ldr	r3, [r4, #12]
 80087d8:	f8d9 2000 	ldr.w	r2, [r9]
 80087dc:	1a9b      	subs	r3, r3, r2
 80087de:	42ab      	cmp	r3, r5
 80087e0:	dc29      	bgt.n	8008836 <_printf_common+0xa6>
 80087e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80087e6:	6822      	ldr	r2, [r4, #0]
 80087e8:	3300      	adds	r3, #0
 80087ea:	bf18      	it	ne
 80087ec:	2301      	movne	r3, #1
 80087ee:	0692      	lsls	r2, r2, #26
 80087f0:	d42e      	bmi.n	8008850 <_printf_common+0xc0>
 80087f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087f6:	4639      	mov	r1, r7
 80087f8:	4630      	mov	r0, r6
 80087fa:	47c0      	blx	r8
 80087fc:	3001      	adds	r0, #1
 80087fe:	d021      	beq.n	8008844 <_printf_common+0xb4>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	68e5      	ldr	r5, [r4, #12]
 8008804:	f003 0306 	and.w	r3, r3, #6
 8008808:	2b04      	cmp	r3, #4
 800880a:	bf18      	it	ne
 800880c:	2500      	movne	r5, #0
 800880e:	f8d9 2000 	ldr.w	r2, [r9]
 8008812:	f04f 0900 	mov.w	r9, #0
 8008816:	bf08      	it	eq
 8008818:	1aad      	subeq	r5, r5, r2
 800881a:	68a3      	ldr	r3, [r4, #8]
 800881c:	6922      	ldr	r2, [r4, #16]
 800881e:	bf08      	it	eq
 8008820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008824:	4293      	cmp	r3, r2
 8008826:	bfc4      	itt	gt
 8008828:	1a9b      	subgt	r3, r3, r2
 800882a:	18ed      	addgt	r5, r5, r3
 800882c:	341a      	adds	r4, #26
 800882e:	454d      	cmp	r5, r9
 8008830:	d11a      	bne.n	8008868 <_printf_common+0xd8>
 8008832:	2000      	movs	r0, #0
 8008834:	e008      	b.n	8008848 <_printf_common+0xb8>
 8008836:	2301      	movs	r3, #1
 8008838:	4652      	mov	r2, sl
 800883a:	4639      	mov	r1, r7
 800883c:	4630      	mov	r0, r6
 800883e:	47c0      	blx	r8
 8008840:	3001      	adds	r0, #1
 8008842:	d103      	bne.n	800884c <_printf_common+0xbc>
 8008844:	f04f 30ff 	mov.w	r0, #4294967295
 8008848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800884c:	3501      	adds	r5, #1
 800884e:	e7c2      	b.n	80087d6 <_printf_common+0x46>
 8008850:	2030      	movs	r0, #48	; 0x30
 8008852:	18e1      	adds	r1, r4, r3
 8008854:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008858:	1c5a      	adds	r2, r3, #1
 800885a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800885e:	4422      	add	r2, r4
 8008860:	3302      	adds	r3, #2
 8008862:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008866:	e7c4      	b.n	80087f2 <_printf_common+0x62>
 8008868:	2301      	movs	r3, #1
 800886a:	4622      	mov	r2, r4
 800886c:	4639      	mov	r1, r7
 800886e:	4630      	mov	r0, r6
 8008870:	47c0      	blx	r8
 8008872:	3001      	adds	r0, #1
 8008874:	d0e6      	beq.n	8008844 <_printf_common+0xb4>
 8008876:	f109 0901 	add.w	r9, r9, #1
 800887a:	e7d8      	b.n	800882e <_printf_common+0x9e>

0800887c <_printf_i>:
 800887c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008880:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008884:	460c      	mov	r4, r1
 8008886:	7e09      	ldrb	r1, [r1, #24]
 8008888:	b085      	sub	sp, #20
 800888a:	296e      	cmp	r1, #110	; 0x6e
 800888c:	4617      	mov	r7, r2
 800888e:	4606      	mov	r6, r0
 8008890:	4698      	mov	r8, r3
 8008892:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008894:	f000 80b3 	beq.w	80089fe <_printf_i+0x182>
 8008898:	d822      	bhi.n	80088e0 <_printf_i+0x64>
 800889a:	2963      	cmp	r1, #99	; 0x63
 800889c:	d036      	beq.n	800890c <_printf_i+0x90>
 800889e:	d80a      	bhi.n	80088b6 <_printf_i+0x3a>
 80088a0:	2900      	cmp	r1, #0
 80088a2:	f000 80b9 	beq.w	8008a18 <_printf_i+0x19c>
 80088a6:	2958      	cmp	r1, #88	; 0x58
 80088a8:	f000 8083 	beq.w	80089b2 <_printf_i+0x136>
 80088ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80088b4:	e032      	b.n	800891c <_printf_i+0xa0>
 80088b6:	2964      	cmp	r1, #100	; 0x64
 80088b8:	d001      	beq.n	80088be <_printf_i+0x42>
 80088ba:	2969      	cmp	r1, #105	; 0x69
 80088bc:	d1f6      	bne.n	80088ac <_printf_i+0x30>
 80088be:	6820      	ldr	r0, [r4, #0]
 80088c0:	6813      	ldr	r3, [r2, #0]
 80088c2:	0605      	lsls	r5, r0, #24
 80088c4:	f103 0104 	add.w	r1, r3, #4
 80088c8:	d52a      	bpl.n	8008920 <_printf_i+0xa4>
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6011      	str	r1, [r2, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	da03      	bge.n	80088da <_printf_i+0x5e>
 80088d2:	222d      	movs	r2, #45	; 0x2d
 80088d4:	425b      	negs	r3, r3
 80088d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80088da:	486f      	ldr	r0, [pc, #444]	; (8008a98 <_printf_i+0x21c>)
 80088dc:	220a      	movs	r2, #10
 80088de:	e039      	b.n	8008954 <_printf_i+0xd8>
 80088e0:	2973      	cmp	r1, #115	; 0x73
 80088e2:	f000 809d 	beq.w	8008a20 <_printf_i+0x1a4>
 80088e6:	d808      	bhi.n	80088fa <_printf_i+0x7e>
 80088e8:	296f      	cmp	r1, #111	; 0x6f
 80088ea:	d020      	beq.n	800892e <_printf_i+0xb2>
 80088ec:	2970      	cmp	r1, #112	; 0x70
 80088ee:	d1dd      	bne.n	80088ac <_printf_i+0x30>
 80088f0:	6823      	ldr	r3, [r4, #0]
 80088f2:	f043 0320 	orr.w	r3, r3, #32
 80088f6:	6023      	str	r3, [r4, #0]
 80088f8:	e003      	b.n	8008902 <_printf_i+0x86>
 80088fa:	2975      	cmp	r1, #117	; 0x75
 80088fc:	d017      	beq.n	800892e <_printf_i+0xb2>
 80088fe:	2978      	cmp	r1, #120	; 0x78
 8008900:	d1d4      	bne.n	80088ac <_printf_i+0x30>
 8008902:	2378      	movs	r3, #120	; 0x78
 8008904:	4865      	ldr	r0, [pc, #404]	; (8008a9c <_printf_i+0x220>)
 8008906:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800890a:	e055      	b.n	80089b8 <_printf_i+0x13c>
 800890c:	6813      	ldr	r3, [r2, #0]
 800890e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008912:	1d19      	adds	r1, r3, #4
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6011      	str	r1, [r2, #0]
 8008918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800891c:	2301      	movs	r3, #1
 800891e:	e08c      	b.n	8008a3a <_printf_i+0x1be>
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008926:	6011      	str	r1, [r2, #0]
 8008928:	bf18      	it	ne
 800892a:	b21b      	sxthne	r3, r3
 800892c:	e7cf      	b.n	80088ce <_printf_i+0x52>
 800892e:	6813      	ldr	r3, [r2, #0]
 8008930:	6825      	ldr	r5, [r4, #0]
 8008932:	1d18      	adds	r0, r3, #4
 8008934:	6010      	str	r0, [r2, #0]
 8008936:	0628      	lsls	r0, r5, #24
 8008938:	d501      	bpl.n	800893e <_printf_i+0xc2>
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	e002      	b.n	8008944 <_printf_i+0xc8>
 800893e:	0668      	lsls	r0, r5, #25
 8008940:	d5fb      	bpl.n	800893a <_printf_i+0xbe>
 8008942:	881b      	ldrh	r3, [r3, #0]
 8008944:	296f      	cmp	r1, #111	; 0x6f
 8008946:	bf14      	ite	ne
 8008948:	220a      	movne	r2, #10
 800894a:	2208      	moveq	r2, #8
 800894c:	4852      	ldr	r0, [pc, #328]	; (8008a98 <_printf_i+0x21c>)
 800894e:	2100      	movs	r1, #0
 8008950:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008954:	6865      	ldr	r5, [r4, #4]
 8008956:	2d00      	cmp	r5, #0
 8008958:	60a5      	str	r5, [r4, #8]
 800895a:	f2c0 8095 	blt.w	8008a88 <_printf_i+0x20c>
 800895e:	6821      	ldr	r1, [r4, #0]
 8008960:	f021 0104 	bic.w	r1, r1, #4
 8008964:	6021      	str	r1, [r4, #0]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d13d      	bne.n	80089e6 <_printf_i+0x16a>
 800896a:	2d00      	cmp	r5, #0
 800896c:	f040 808e 	bne.w	8008a8c <_printf_i+0x210>
 8008970:	4665      	mov	r5, ip
 8008972:	2a08      	cmp	r2, #8
 8008974:	d10b      	bne.n	800898e <_printf_i+0x112>
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	07db      	lsls	r3, r3, #31
 800897a:	d508      	bpl.n	800898e <_printf_i+0x112>
 800897c:	6923      	ldr	r3, [r4, #16]
 800897e:	6862      	ldr	r2, [r4, #4]
 8008980:	429a      	cmp	r2, r3
 8008982:	bfde      	ittt	le
 8008984:	2330      	movle	r3, #48	; 0x30
 8008986:	f805 3c01 	strble.w	r3, [r5, #-1]
 800898a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800898e:	ebac 0305 	sub.w	r3, ip, r5
 8008992:	6123      	str	r3, [r4, #16]
 8008994:	f8cd 8000 	str.w	r8, [sp]
 8008998:	463b      	mov	r3, r7
 800899a:	aa03      	add	r2, sp, #12
 800899c:	4621      	mov	r1, r4
 800899e:	4630      	mov	r0, r6
 80089a0:	f7ff fef6 	bl	8008790 <_printf_common>
 80089a4:	3001      	adds	r0, #1
 80089a6:	d14d      	bne.n	8008a44 <_printf_i+0x1c8>
 80089a8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ac:	b005      	add	sp, #20
 80089ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089b2:	4839      	ldr	r0, [pc, #228]	; (8008a98 <_printf_i+0x21c>)
 80089b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80089b8:	6813      	ldr	r3, [r2, #0]
 80089ba:	6821      	ldr	r1, [r4, #0]
 80089bc:	1d1d      	adds	r5, r3, #4
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6015      	str	r5, [r2, #0]
 80089c2:	060a      	lsls	r2, r1, #24
 80089c4:	d50b      	bpl.n	80089de <_printf_i+0x162>
 80089c6:	07ca      	lsls	r2, r1, #31
 80089c8:	bf44      	itt	mi
 80089ca:	f041 0120 	orrmi.w	r1, r1, #32
 80089ce:	6021      	strmi	r1, [r4, #0]
 80089d0:	b91b      	cbnz	r3, 80089da <_printf_i+0x15e>
 80089d2:	6822      	ldr	r2, [r4, #0]
 80089d4:	f022 0220 	bic.w	r2, r2, #32
 80089d8:	6022      	str	r2, [r4, #0]
 80089da:	2210      	movs	r2, #16
 80089dc:	e7b7      	b.n	800894e <_printf_i+0xd2>
 80089de:	064d      	lsls	r5, r1, #25
 80089e0:	bf48      	it	mi
 80089e2:	b29b      	uxthmi	r3, r3
 80089e4:	e7ef      	b.n	80089c6 <_printf_i+0x14a>
 80089e6:	4665      	mov	r5, ip
 80089e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80089ec:	fb02 3311 	mls	r3, r2, r1, r3
 80089f0:	5cc3      	ldrb	r3, [r0, r3]
 80089f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80089f6:	460b      	mov	r3, r1
 80089f8:	2900      	cmp	r1, #0
 80089fa:	d1f5      	bne.n	80089e8 <_printf_i+0x16c>
 80089fc:	e7b9      	b.n	8008972 <_printf_i+0xf6>
 80089fe:	6813      	ldr	r3, [r2, #0]
 8008a00:	6825      	ldr	r5, [r4, #0]
 8008a02:	1d18      	adds	r0, r3, #4
 8008a04:	6961      	ldr	r1, [r4, #20]
 8008a06:	6010      	str	r0, [r2, #0]
 8008a08:	0628      	lsls	r0, r5, #24
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	d501      	bpl.n	8008a12 <_printf_i+0x196>
 8008a0e:	6019      	str	r1, [r3, #0]
 8008a10:	e002      	b.n	8008a18 <_printf_i+0x19c>
 8008a12:	066a      	lsls	r2, r5, #25
 8008a14:	d5fb      	bpl.n	8008a0e <_printf_i+0x192>
 8008a16:	8019      	strh	r1, [r3, #0]
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4665      	mov	r5, ip
 8008a1c:	6123      	str	r3, [r4, #16]
 8008a1e:	e7b9      	b.n	8008994 <_printf_i+0x118>
 8008a20:	6813      	ldr	r3, [r2, #0]
 8008a22:	1d19      	adds	r1, r3, #4
 8008a24:	6011      	str	r1, [r2, #0]
 8008a26:	681d      	ldr	r5, [r3, #0]
 8008a28:	6862      	ldr	r2, [r4, #4]
 8008a2a:	2100      	movs	r1, #0
 8008a2c:	4628      	mov	r0, r5
 8008a2e:	f000 f844 	bl	8008aba <memchr>
 8008a32:	b108      	cbz	r0, 8008a38 <_printf_i+0x1bc>
 8008a34:	1b40      	subs	r0, r0, r5
 8008a36:	6060      	str	r0, [r4, #4]
 8008a38:	6863      	ldr	r3, [r4, #4]
 8008a3a:	6123      	str	r3, [r4, #16]
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a42:	e7a7      	b.n	8008994 <_printf_i+0x118>
 8008a44:	6923      	ldr	r3, [r4, #16]
 8008a46:	462a      	mov	r2, r5
 8008a48:	4639      	mov	r1, r7
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	47c0      	blx	r8
 8008a4e:	3001      	adds	r0, #1
 8008a50:	d0aa      	beq.n	80089a8 <_printf_i+0x12c>
 8008a52:	6823      	ldr	r3, [r4, #0]
 8008a54:	079b      	lsls	r3, r3, #30
 8008a56:	d413      	bmi.n	8008a80 <_printf_i+0x204>
 8008a58:	68e0      	ldr	r0, [r4, #12]
 8008a5a:	9b03      	ldr	r3, [sp, #12]
 8008a5c:	4298      	cmp	r0, r3
 8008a5e:	bfb8      	it	lt
 8008a60:	4618      	movlt	r0, r3
 8008a62:	e7a3      	b.n	80089ac <_printf_i+0x130>
 8008a64:	2301      	movs	r3, #1
 8008a66:	464a      	mov	r2, r9
 8008a68:	4639      	mov	r1, r7
 8008a6a:	4630      	mov	r0, r6
 8008a6c:	47c0      	blx	r8
 8008a6e:	3001      	adds	r0, #1
 8008a70:	d09a      	beq.n	80089a8 <_printf_i+0x12c>
 8008a72:	3501      	adds	r5, #1
 8008a74:	68e3      	ldr	r3, [r4, #12]
 8008a76:	9a03      	ldr	r2, [sp, #12]
 8008a78:	1a9b      	subs	r3, r3, r2
 8008a7a:	42ab      	cmp	r3, r5
 8008a7c:	dcf2      	bgt.n	8008a64 <_printf_i+0x1e8>
 8008a7e:	e7eb      	b.n	8008a58 <_printf_i+0x1dc>
 8008a80:	2500      	movs	r5, #0
 8008a82:	f104 0919 	add.w	r9, r4, #25
 8008a86:	e7f5      	b.n	8008a74 <_printf_i+0x1f8>
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1ac      	bne.n	80089e6 <_printf_i+0x16a>
 8008a8c:	7803      	ldrb	r3, [r0, #0]
 8008a8e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a96:	e76c      	b.n	8008972 <_printf_i+0xf6>
 8008a98:	0800be83 	.word	0x0800be83
 8008a9c:	0800be94 	.word	0x0800be94

08008aa0 <__ascii_wctomb>:
 8008aa0:	b149      	cbz	r1, 8008ab6 <__ascii_wctomb+0x16>
 8008aa2:	2aff      	cmp	r2, #255	; 0xff
 8008aa4:	bf8b      	itete	hi
 8008aa6:	238a      	movhi	r3, #138	; 0x8a
 8008aa8:	700a      	strbls	r2, [r1, #0]
 8008aaa:	6003      	strhi	r3, [r0, #0]
 8008aac:	2001      	movls	r0, #1
 8008aae:	bf88      	it	hi
 8008ab0:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ab4:	4770      	bx	lr
 8008ab6:	4608      	mov	r0, r1
 8008ab8:	4770      	bx	lr

08008aba <memchr>:
 8008aba:	b510      	push	{r4, lr}
 8008abc:	b2c9      	uxtb	r1, r1
 8008abe:	4402      	add	r2, r0
 8008ac0:	4290      	cmp	r0, r2
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	d101      	bne.n	8008aca <memchr+0x10>
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	e003      	b.n	8008ad2 <memchr+0x18>
 8008aca:	781c      	ldrb	r4, [r3, #0]
 8008acc:	3001      	adds	r0, #1
 8008ace:	428c      	cmp	r4, r1
 8008ad0:	d1f6      	bne.n	8008ac0 <memchr+0x6>
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	bd10      	pop	{r4, pc}

08008ad6 <memmove>:
 8008ad6:	4288      	cmp	r0, r1
 8008ad8:	b510      	push	{r4, lr}
 8008ada:	eb01 0302 	add.w	r3, r1, r2
 8008ade:	d807      	bhi.n	8008af0 <memmove+0x1a>
 8008ae0:	1e42      	subs	r2, r0, #1
 8008ae2:	4299      	cmp	r1, r3
 8008ae4:	d00a      	beq.n	8008afc <memmove+0x26>
 8008ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008aea:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008aee:	e7f8      	b.n	8008ae2 <memmove+0xc>
 8008af0:	4283      	cmp	r3, r0
 8008af2:	d9f5      	bls.n	8008ae0 <memmove+0xa>
 8008af4:	1881      	adds	r1, r0, r2
 8008af6:	1ad2      	subs	r2, r2, r3
 8008af8:	42d3      	cmn	r3, r2
 8008afa:	d100      	bne.n	8008afe <memmove+0x28>
 8008afc:	bd10      	pop	{r4, pc}
 8008afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b02:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008b06:	e7f7      	b.n	8008af8 <memmove+0x22>

08008b08 <_realloc_r>:
 8008b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0a:	4607      	mov	r7, r0
 8008b0c:	4614      	mov	r4, r2
 8008b0e:	460e      	mov	r6, r1
 8008b10:	b921      	cbnz	r1, 8008b1c <_realloc_r+0x14>
 8008b12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008b16:	4611      	mov	r1, r2
 8008b18:	f7ff bb10 	b.w	800813c <_malloc_r>
 8008b1c:	b922      	cbnz	r2, 8008b28 <_realloc_r+0x20>
 8008b1e:	f7ff fac1 	bl	80080a4 <_free_r>
 8008b22:	4625      	mov	r5, r4
 8008b24:	4628      	mov	r0, r5
 8008b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b28:	f000 f814 	bl	8008b54 <_malloc_usable_size_r>
 8008b2c:	42a0      	cmp	r0, r4
 8008b2e:	d20f      	bcs.n	8008b50 <_realloc_r+0x48>
 8008b30:	4621      	mov	r1, r4
 8008b32:	4638      	mov	r0, r7
 8008b34:	f7ff fb02 	bl	800813c <_malloc_r>
 8008b38:	4605      	mov	r5, r0
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d0f2      	beq.n	8008b24 <_realloc_r+0x1c>
 8008b3e:	4631      	mov	r1, r6
 8008b40:	4622      	mov	r2, r4
 8008b42:	f7ff fa8d 	bl	8008060 <memcpy>
 8008b46:	4631      	mov	r1, r6
 8008b48:	4638      	mov	r0, r7
 8008b4a:	f7ff faab 	bl	80080a4 <_free_r>
 8008b4e:	e7e9      	b.n	8008b24 <_realloc_r+0x1c>
 8008b50:	4635      	mov	r5, r6
 8008b52:	e7e7      	b.n	8008b24 <_realloc_r+0x1c>

08008b54 <_malloc_usable_size_r>:
 8008b54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b58:	1f18      	subs	r0, r3, #4
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	bfbc      	itt	lt
 8008b5e:	580b      	ldrlt	r3, [r1, r0]
 8008b60:	18c0      	addlt	r0, r0, r3
 8008b62:	4770      	bx	lr

08008b64 <round>:
 8008b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b66:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008b6a:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8008b6e:	2c13      	cmp	r4, #19
 8008b70:	4606      	mov	r6, r0
 8008b72:	460d      	mov	r5, r1
 8008b74:	460b      	mov	r3, r1
 8008b76:	468c      	mov	ip, r1
 8008b78:	4602      	mov	r2, r0
 8008b7a:	dc17      	bgt.n	8008bac <round+0x48>
 8008b7c:	2c00      	cmp	r4, #0
 8008b7e:	da09      	bge.n	8008b94 <round+0x30>
 8008b80:	3401      	adds	r4, #1
 8008b82:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8008b86:	d103      	bne.n	8008b90 <round+0x2c>
 8008b88:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008b8c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008b90:	2200      	movs	r2, #0
 8008b92:	e028      	b.n	8008be6 <round+0x82>
 8008b94:	4915      	ldr	r1, [pc, #84]	; (8008bec <round+0x88>)
 8008b96:	4121      	asrs	r1, r4
 8008b98:	420d      	tst	r5, r1
 8008b9a:	d100      	bne.n	8008b9e <round+0x3a>
 8008b9c:	b178      	cbz	r0, 8008bbe <round+0x5a>
 8008b9e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008ba2:	4123      	asrs	r3, r4
 8008ba4:	4463      	add	r3, ip
 8008ba6:	ea23 0301 	bic.w	r3, r3, r1
 8008baa:	e7f1      	b.n	8008b90 <round+0x2c>
 8008bac:	2c33      	cmp	r4, #51	; 0x33
 8008bae:	dd09      	ble.n	8008bc4 <round+0x60>
 8008bb0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8008bb4:	d103      	bne.n	8008bbe <round+0x5a>
 8008bb6:	f7f7 fad9 	bl	800016c <__adddf3>
 8008bba:	4606      	mov	r6, r0
 8008bbc:	460d      	mov	r5, r1
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008bcc:	40f8      	lsrs	r0, r7
 8008bce:	4206      	tst	r6, r0
 8008bd0:	d0f5      	beq.n	8008bbe <round+0x5a>
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8008bd8:	fa01 f404 	lsl.w	r4, r1, r4
 8008bdc:	1932      	adds	r2, r6, r4
 8008bde:	bf28      	it	cs
 8008be0:	185b      	addcs	r3, r3, r1
 8008be2:	ea22 0200 	bic.w	r2, r2, r0
 8008be6:	4619      	mov	r1, r3
 8008be8:	4610      	mov	r0, r2
 8008bea:	e7e6      	b.n	8008bba <round+0x56>
 8008bec:	000fffff 	.word	0x000fffff

08008bf0 <sin>:
 8008bf0:	b530      	push	{r4, r5, lr}
 8008bf2:	4a1a      	ldr	r2, [pc, #104]	; (8008c5c <sin+0x6c>)
 8008bf4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	b087      	sub	sp, #28
 8008bfc:	dc06      	bgt.n	8008c0c <sin+0x1c>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	2200      	movs	r2, #0
 8008c02:	9300      	str	r3, [sp, #0]
 8008c04:	2300      	movs	r3, #0
 8008c06:	f001 fd3b 	bl	800a680 <__kernel_sin>
 8008c0a:	e006      	b.n	8008c1a <sin+0x2a>
 8008c0c:	4a14      	ldr	r2, [pc, #80]	; (8008c60 <sin+0x70>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	dd05      	ble.n	8008c1e <sin+0x2e>
 8008c12:	4602      	mov	r2, r0
 8008c14:	460b      	mov	r3, r1
 8008c16:	f7f7 faa7 	bl	8000168 <__aeabi_dsub>
 8008c1a:	b007      	add	sp, #28
 8008c1c:	bd30      	pop	{r4, r5, pc}
 8008c1e:	aa02      	add	r2, sp, #8
 8008c20:	f000 fe8a 	bl	8009938 <__ieee754_rem_pio2>
 8008c24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c28:	f000 0403 	and.w	r4, r0, #3
 8008c2c:	2c01      	cmp	r4, #1
 8008c2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c32:	d005      	beq.n	8008c40 <sin+0x50>
 8008c34:	2c02      	cmp	r4, #2
 8008c36:	d006      	beq.n	8008c46 <sin+0x56>
 8008c38:	b964      	cbnz	r4, 8008c54 <sin+0x64>
 8008c3a:	2401      	movs	r4, #1
 8008c3c:	9400      	str	r4, [sp, #0]
 8008c3e:	e7e2      	b.n	8008c06 <sin+0x16>
 8008c40:	f001 f916 	bl	8009e70 <__kernel_cos>
 8008c44:	e7e9      	b.n	8008c1a <sin+0x2a>
 8008c46:	2401      	movs	r4, #1
 8008c48:	9400      	str	r4, [sp, #0]
 8008c4a:	f001 fd19 	bl	800a680 <__kernel_sin>
 8008c4e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8008c52:	e7e2      	b.n	8008c1a <sin+0x2a>
 8008c54:	f001 f90c 	bl	8009e70 <__kernel_cos>
 8008c58:	e7f9      	b.n	8008c4e <sin+0x5e>
 8008c5a:	bf00      	nop
 8008c5c:	3fe921fb 	.word	0x3fe921fb
 8008c60:	7fefffff 	.word	0x7fefffff

08008c64 <pow>:
 8008c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c68:	b08f      	sub	sp, #60	; 0x3c
 8008c6a:	461d      	mov	r5, r3
 8008c6c:	4680      	mov	r8, r0
 8008c6e:	4689      	mov	r9, r1
 8008c70:	4614      	mov	r4, r2
 8008c72:	f000 f955 	bl	8008f20 <__ieee754_pow>
 8008c76:	4fa1      	ldr	r7, [pc, #644]	; (8008efc <pow+0x298>)
 8008c78:	e9cd 0100 	strd	r0, r1, [sp]
 8008c7c:	f997 3000 	ldrsb.w	r3, [r7]
 8008c80:	463e      	mov	r6, r7
 8008c82:	9302      	str	r3, [sp, #8]
 8008c84:	3301      	adds	r3, #1
 8008c86:	d05f      	beq.n	8008d48 <pow+0xe4>
 8008c88:	4622      	mov	r2, r4
 8008c8a:	462b      	mov	r3, r5
 8008c8c:	4620      	mov	r0, r4
 8008c8e:	4629      	mov	r1, r5
 8008c90:	f7f7 febc 	bl	8000a0c <__aeabi_dcmpun>
 8008c94:	4682      	mov	sl, r0
 8008c96:	2800      	cmp	r0, #0
 8008c98:	d156      	bne.n	8008d48 <pow+0xe4>
 8008c9a:	4642      	mov	r2, r8
 8008c9c:	464b      	mov	r3, r9
 8008c9e:	4640      	mov	r0, r8
 8008ca0:	4649      	mov	r1, r9
 8008ca2:	f7f7 feb3 	bl	8000a0c <__aeabi_dcmpun>
 8008ca6:	9003      	str	r0, [sp, #12]
 8008ca8:	b1e8      	cbz	r0, 8008ce6 <pow+0x82>
 8008caa:	2200      	movs	r2, #0
 8008cac:	2300      	movs	r3, #0
 8008cae:	4620      	mov	r0, r4
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	f7f7 fe79 	bl	80009a8 <__aeabi_dcmpeq>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d046      	beq.n	8008d48 <pow+0xe4>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	9304      	str	r3, [sp, #16]
 8008cc0:	4b8f      	ldr	r3, [pc, #572]	; (8008f00 <pow+0x29c>)
 8008cc2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008cc6:	9305      	str	r3, [sp, #20]
 8008cc8:	4b8e      	ldr	r3, [pc, #568]	; (8008f04 <pow+0x2a0>)
 8008cca:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008cce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008cd2:	9b02      	ldr	r3, [sp, #8]
 8008cd4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008cd8:	2b02      	cmp	r3, #2
 8008cda:	d031      	beq.n	8008d40 <pow+0xdc>
 8008cdc:	a804      	add	r0, sp, #16
 8008cde:	f001 fe13 	bl	800a908 <matherr>
 8008ce2:	bb38      	cbnz	r0, 8008d34 <pow+0xd0>
 8008ce4:	e058      	b.n	8008d98 <pow+0x134>
 8008ce6:	f04f 0a00 	mov.w	sl, #0
 8008cea:	f04f 0b00 	mov.w	fp, #0
 8008cee:	4652      	mov	r2, sl
 8008cf0:	465b      	mov	r3, fp
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	4649      	mov	r1, r9
 8008cf6:	f7f7 fe57 	bl	80009a8 <__aeabi_dcmpeq>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	d051      	beq.n	8008da2 <pow+0x13e>
 8008cfe:	4652      	mov	r2, sl
 8008d00:	465b      	mov	r3, fp
 8008d02:	4620      	mov	r0, r4
 8008d04:	4629      	mov	r1, r5
 8008d06:	f7f7 fe4f 	bl	80009a8 <__aeabi_dcmpeq>
 8008d0a:	4606      	mov	r6, r0
 8008d0c:	b308      	cbz	r0, 8008d52 <pow+0xee>
 8008d0e:	2301      	movs	r3, #1
 8008d10:	9304      	str	r3, [sp, #16]
 8008d12:	4b7b      	ldr	r3, [pc, #492]	; (8008f00 <pow+0x29c>)
 8008d14:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008d18:	9305      	str	r3, [sp, #20]
 8008d1a:	9b03      	ldr	r3, [sp, #12]
 8008d1c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008d20:	930c      	str	r3, [sp, #48]	; 0x30
 8008d22:	9b02      	ldr	r3, [sp, #8]
 8008d24:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d0d7      	beq.n	8008cdc <pow+0x78>
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	4b75      	ldr	r3, [pc, #468]	; (8008f04 <pow+0x2a0>)
 8008d30:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008d34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d36:	b11b      	cbz	r3, 8008d40 <pow+0xdc>
 8008d38:	f7ff f958 	bl	8007fec <__errno>
 8008d3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d3e:	6003      	str	r3, [r0, #0]
 8008d40:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8008d44:	e9cd 3400 	strd	r3, r4, [sp]
 8008d48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d4c:	b00f      	add	sp, #60	; 0x3c
 8008d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d52:	4620      	mov	r0, r4
 8008d54:	4629      	mov	r1, r5
 8008d56:	f001 fd4d 	bl	800a7f4 <finite>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	d0f4      	beq.n	8008d48 <pow+0xe4>
 8008d5e:	4652      	mov	r2, sl
 8008d60:	465b      	mov	r3, fp
 8008d62:	4620      	mov	r0, r4
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7f7 fe29 	bl	80009bc <__aeabi_dcmplt>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	d0ec      	beq.n	8008d48 <pow+0xe4>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	9304      	str	r3, [sp, #16]
 8008d72:	4b63      	ldr	r3, [pc, #396]	; (8008f00 <pow+0x29c>)
 8008d74:	960c      	str	r6, [sp, #48]	; 0x30
 8008d76:	9305      	str	r3, [sp, #20]
 8008d78:	f997 3000 	ldrsb.w	r3, [r7]
 8008d7c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008d80:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008d84:	b913      	cbnz	r3, 8008d8c <pow+0x128>
 8008d86:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008d8a:	e7a7      	b.n	8008cdc <pow+0x78>
 8008d8c:	2000      	movs	r0, #0
 8008d8e:	495e      	ldr	r1, [pc, #376]	; (8008f08 <pow+0x2a4>)
 8008d90:	2b02      	cmp	r3, #2
 8008d92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008d96:	d1a1      	bne.n	8008cdc <pow+0x78>
 8008d98:	f7ff f928 	bl	8007fec <__errno>
 8008d9c:	2321      	movs	r3, #33	; 0x21
 8008d9e:	6003      	str	r3, [r0, #0]
 8008da0:	e7c8      	b.n	8008d34 <pow+0xd0>
 8008da2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008da6:	f001 fd25 	bl	800a7f4 <finite>
 8008daa:	9002      	str	r0, [sp, #8]
 8008dac:	2800      	cmp	r0, #0
 8008dae:	d177      	bne.n	8008ea0 <pow+0x23c>
 8008db0:	4640      	mov	r0, r8
 8008db2:	4649      	mov	r1, r9
 8008db4:	f001 fd1e 	bl	800a7f4 <finite>
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d071      	beq.n	8008ea0 <pow+0x23c>
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	4629      	mov	r1, r5
 8008dc0:	f001 fd18 	bl	800a7f4 <finite>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d06b      	beq.n	8008ea0 <pow+0x23c>
 8008dc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008dcc:	4619      	mov	r1, r3
 8008dce:	4610      	mov	r0, r2
 8008dd0:	f7f7 fe1c 	bl	8000a0c <__aeabi_dcmpun>
 8008dd4:	f997 7000 	ldrsb.w	r7, [r7]
 8008dd8:	4b49      	ldr	r3, [pc, #292]	; (8008f00 <pow+0x29c>)
 8008dda:	b1a0      	cbz	r0, 8008e06 <pow+0x1a2>
 8008ddc:	2201      	movs	r2, #1
 8008dde:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008de2:	9b02      	ldr	r3, [sp, #8]
 8008de4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008de8:	930c      	str	r3, [sp, #48]	; 0x30
 8008dea:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008dee:	2f00      	cmp	r7, #0
 8008df0:	d0c9      	beq.n	8008d86 <pow+0x122>
 8008df2:	4652      	mov	r2, sl
 8008df4:	465b      	mov	r3, fp
 8008df6:	4650      	mov	r0, sl
 8008df8:	4659      	mov	r1, fp
 8008dfa:	f7f7 fc97 	bl	800072c <__aeabi_ddiv>
 8008dfe:	2f02      	cmp	r7, #2
 8008e00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008e04:	e7c7      	b.n	8008d96 <pow+0x132>
 8008e06:	2203      	movs	r2, #3
 8008e08:	900c      	str	r0, [sp, #48]	; 0x30
 8008e0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e0e:	4620      	mov	r0, r4
 8008e10:	4629      	mov	r1, r5
 8008e12:	2200      	movs	r2, #0
 8008e14:	4b3d      	ldr	r3, [pc, #244]	; (8008f0c <pow+0x2a8>)
 8008e16:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008e1a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008e1e:	f7f7 fb5b 	bl	80004d8 <__aeabi_dmul>
 8008e22:	4604      	mov	r4, r0
 8008e24:	460d      	mov	r5, r1
 8008e26:	bb17      	cbnz	r7, 8008e6e <pow+0x20a>
 8008e28:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008e2c:	4b38      	ldr	r3, [pc, #224]	; (8008f10 <pow+0x2ac>)
 8008e2e:	4640      	mov	r0, r8
 8008e30:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008e34:	4649      	mov	r1, r9
 8008e36:	4652      	mov	r2, sl
 8008e38:	465b      	mov	r3, fp
 8008e3a:	f7f7 fdbf 	bl	80009bc <__aeabi_dcmplt>
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d054      	beq.n	8008eec <pow+0x288>
 8008e42:	4620      	mov	r0, r4
 8008e44:	4629      	mov	r1, r5
 8008e46:	f001 fd67 	bl	800a918 <rint>
 8008e4a:	4622      	mov	r2, r4
 8008e4c:	462b      	mov	r3, r5
 8008e4e:	f7f7 fdab 	bl	80009a8 <__aeabi_dcmpeq>
 8008e52:	b920      	cbnz	r0, 8008e5e <pow+0x1fa>
 8008e54:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008e58:	4b2e      	ldr	r3, [pc, #184]	; (8008f14 <pow+0x2b0>)
 8008e5a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008e5e:	f996 3000 	ldrsb.w	r3, [r6]
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d142      	bne.n	8008eec <pow+0x288>
 8008e66:	f7ff f8c1 	bl	8007fec <__errno>
 8008e6a:	2322      	movs	r3, #34	; 0x22
 8008e6c:	e797      	b.n	8008d9e <pow+0x13a>
 8008e6e:	2200      	movs	r2, #0
 8008e70:	4b29      	ldr	r3, [pc, #164]	; (8008f18 <pow+0x2b4>)
 8008e72:	4640      	mov	r0, r8
 8008e74:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008e78:	4649      	mov	r1, r9
 8008e7a:	4652      	mov	r2, sl
 8008e7c:	465b      	mov	r3, fp
 8008e7e:	f7f7 fd9d 	bl	80009bc <__aeabi_dcmplt>
 8008e82:	2800      	cmp	r0, #0
 8008e84:	d0eb      	beq.n	8008e5e <pow+0x1fa>
 8008e86:	4620      	mov	r0, r4
 8008e88:	4629      	mov	r1, r5
 8008e8a:	f001 fd45 	bl	800a918 <rint>
 8008e8e:	4622      	mov	r2, r4
 8008e90:	462b      	mov	r3, r5
 8008e92:	f7f7 fd89 	bl	80009a8 <__aeabi_dcmpeq>
 8008e96:	2800      	cmp	r0, #0
 8008e98:	d1e1      	bne.n	8008e5e <pow+0x1fa>
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	4b1a      	ldr	r3, [pc, #104]	; (8008f08 <pow+0x2a4>)
 8008e9e:	e7dc      	b.n	8008e5a <pow+0x1f6>
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	f7f7 fd7e 	bl	80009a8 <__aeabi_dcmpeq>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	f43f af4b 	beq.w	8008d48 <pow+0xe4>
 8008eb2:	4640      	mov	r0, r8
 8008eb4:	4649      	mov	r1, r9
 8008eb6:	f001 fc9d 	bl	800a7f4 <finite>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	f43f af44 	beq.w	8008d48 <pow+0xe4>
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	4629      	mov	r1, r5
 8008ec4:	f001 fc96 	bl	800a7f4 <finite>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	f43f af3d 	beq.w	8008d48 <pow+0xe4>
 8008ece:	2304      	movs	r3, #4
 8008ed0:	9304      	str	r3, [sp, #16]
 8008ed2:	4b0b      	ldr	r3, [pc, #44]	; (8008f00 <pow+0x29c>)
 8008ed4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008ed8:	9305      	str	r3, [sp, #20]
 8008eda:	2300      	movs	r3, #0
 8008edc:	2400      	movs	r4, #0
 8008ede:	930c      	str	r3, [sp, #48]	; 0x30
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008ee6:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8008eea:	e7b8      	b.n	8008e5e <pow+0x1fa>
 8008eec:	a804      	add	r0, sp, #16
 8008eee:	f001 fd0b 	bl	800a908 <matherr>
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	f47f af1e 	bne.w	8008d34 <pow+0xd0>
 8008ef8:	e7b5      	b.n	8008e66 <pow+0x202>
 8008efa:	bf00      	nop
 8008efc:	200003d4 	.word	0x200003d4
 8008f00:	0800bfa6 	.word	0x0800bfa6
 8008f04:	3ff00000 	.word	0x3ff00000
 8008f08:	fff00000 	.word	0xfff00000
 8008f0c:	3fe00000 	.word	0x3fe00000
 8008f10:	47efffff 	.word	0x47efffff
 8008f14:	c7efffff 	.word	0xc7efffff
 8008f18:	7ff00000 	.word	0x7ff00000
 8008f1c:	00000000 	.word	0x00000000

08008f20 <__ieee754_pow>:
 8008f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f24:	b091      	sub	sp, #68	; 0x44
 8008f26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f2a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8008f2e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8008f32:	ea55 0302 	orrs.w	r3, r5, r2
 8008f36:	4607      	mov	r7, r0
 8008f38:	4688      	mov	r8, r1
 8008f3a:	f000 84b7 	beq.w	80098ac <__ieee754_pow+0x98c>
 8008f3e:	4b80      	ldr	r3, [pc, #512]	; (8009140 <__ieee754_pow+0x220>)
 8008f40:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8008f44:	429c      	cmp	r4, r3
 8008f46:	4689      	mov	r9, r1
 8008f48:	4682      	mov	sl, r0
 8008f4a:	dc09      	bgt.n	8008f60 <__ieee754_pow+0x40>
 8008f4c:	d103      	bne.n	8008f56 <__ieee754_pow+0x36>
 8008f4e:	b938      	cbnz	r0, 8008f60 <__ieee754_pow+0x40>
 8008f50:	42a5      	cmp	r5, r4
 8008f52:	dc0d      	bgt.n	8008f70 <__ieee754_pow+0x50>
 8008f54:	e001      	b.n	8008f5a <__ieee754_pow+0x3a>
 8008f56:	429d      	cmp	r5, r3
 8008f58:	dc02      	bgt.n	8008f60 <__ieee754_pow+0x40>
 8008f5a:	429d      	cmp	r5, r3
 8008f5c:	d10e      	bne.n	8008f7c <__ieee754_pow+0x5c>
 8008f5e:	b16a      	cbz	r2, 8008f7c <__ieee754_pow+0x5c>
 8008f60:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008f64:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008f68:	ea54 030a 	orrs.w	r3, r4, sl
 8008f6c:	f000 849e 	beq.w	80098ac <__ieee754_pow+0x98c>
 8008f70:	4874      	ldr	r0, [pc, #464]	; (8009144 <__ieee754_pow+0x224>)
 8008f72:	b011      	add	sp, #68	; 0x44
 8008f74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f78:	f001 bcc8 	b.w	800a90c <nan>
 8008f7c:	f1b9 0f00 	cmp.w	r9, #0
 8008f80:	da53      	bge.n	800902a <__ieee754_pow+0x10a>
 8008f82:	4b71      	ldr	r3, [pc, #452]	; (8009148 <__ieee754_pow+0x228>)
 8008f84:	429d      	cmp	r5, r3
 8008f86:	dc4e      	bgt.n	8009026 <__ieee754_pow+0x106>
 8008f88:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008f8c:	429d      	cmp	r5, r3
 8008f8e:	dd4c      	ble.n	800902a <__ieee754_pow+0x10a>
 8008f90:	152b      	asrs	r3, r5, #20
 8008f92:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008f96:	2b14      	cmp	r3, #20
 8008f98:	dd28      	ble.n	8008fec <__ieee754_pow+0xcc>
 8008f9a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008f9e:	fa22 f103 	lsr.w	r1, r2, r3
 8008fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d13f      	bne.n	800902a <__ieee754_pow+0x10a>
 8008faa:	f001 0101 	and.w	r1, r1, #1
 8008fae:	f1c1 0302 	rsb	r3, r1, #2
 8008fb2:	9300      	str	r3, [sp, #0]
 8008fb4:	2a00      	cmp	r2, #0
 8008fb6:	d15c      	bne.n	8009072 <__ieee754_pow+0x152>
 8008fb8:	4b61      	ldr	r3, [pc, #388]	; (8009140 <__ieee754_pow+0x220>)
 8008fba:	429d      	cmp	r5, r3
 8008fbc:	d126      	bne.n	800900c <__ieee754_pow+0xec>
 8008fbe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008fc2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008fc6:	ea53 030a 	orrs.w	r3, r3, sl
 8008fca:	f000 846f 	beq.w	80098ac <__ieee754_pow+0x98c>
 8008fce:	4b5f      	ldr	r3, [pc, #380]	; (800914c <__ieee754_pow+0x22c>)
 8008fd0:	429c      	cmp	r4, r3
 8008fd2:	dd2c      	ble.n	800902e <__ieee754_pow+0x10e>
 8008fd4:	2e00      	cmp	r6, #0
 8008fd6:	f280 846f 	bge.w	80098b8 <__ieee754_pow+0x998>
 8008fda:	f04f 0b00 	mov.w	fp, #0
 8008fde:	f04f 0c00 	mov.w	ip, #0
 8008fe2:	4658      	mov	r0, fp
 8008fe4:	4661      	mov	r1, ip
 8008fe6:	b011      	add	sp, #68	; 0x44
 8008fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fec:	2a00      	cmp	r2, #0
 8008fee:	d13e      	bne.n	800906e <__ieee754_pow+0x14e>
 8008ff0:	f1c3 0314 	rsb	r3, r3, #20
 8008ff4:	fa45 f103 	asr.w	r1, r5, r3
 8008ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8008ffc:	42ab      	cmp	r3, r5
 8008ffe:	f040 8463 	bne.w	80098c8 <__ieee754_pow+0x9a8>
 8009002:	f001 0101 	and.w	r1, r1, #1
 8009006:	f1c1 0302 	rsb	r3, r1, #2
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	4b50      	ldr	r3, [pc, #320]	; (8009150 <__ieee754_pow+0x230>)
 800900e:	429d      	cmp	r5, r3
 8009010:	d114      	bne.n	800903c <__ieee754_pow+0x11c>
 8009012:	2e00      	cmp	r6, #0
 8009014:	f280 8454 	bge.w	80098c0 <__ieee754_pow+0x9a0>
 8009018:	463a      	mov	r2, r7
 800901a:	4643      	mov	r3, r8
 800901c:	2000      	movs	r0, #0
 800901e:	494c      	ldr	r1, [pc, #304]	; (8009150 <__ieee754_pow+0x230>)
 8009020:	f7f7 fb84 	bl	800072c <__aeabi_ddiv>
 8009024:	e013      	b.n	800904e <__ieee754_pow+0x12e>
 8009026:	2302      	movs	r3, #2
 8009028:	e7c3      	b.n	8008fb2 <__ieee754_pow+0x92>
 800902a:	2300      	movs	r3, #0
 800902c:	e7c1      	b.n	8008fb2 <__ieee754_pow+0x92>
 800902e:	2e00      	cmp	r6, #0
 8009030:	dad3      	bge.n	8008fda <__ieee754_pow+0xba>
 8009032:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8009036:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800903a:	e7d2      	b.n	8008fe2 <__ieee754_pow+0xc2>
 800903c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8009040:	d108      	bne.n	8009054 <__ieee754_pow+0x134>
 8009042:	463a      	mov	r2, r7
 8009044:	4643      	mov	r3, r8
 8009046:	4638      	mov	r0, r7
 8009048:	4641      	mov	r1, r8
 800904a:	f7f7 fa45 	bl	80004d8 <__aeabi_dmul>
 800904e:	4683      	mov	fp, r0
 8009050:	468c      	mov	ip, r1
 8009052:	e7c6      	b.n	8008fe2 <__ieee754_pow+0xc2>
 8009054:	4b3f      	ldr	r3, [pc, #252]	; (8009154 <__ieee754_pow+0x234>)
 8009056:	429e      	cmp	r6, r3
 8009058:	d10b      	bne.n	8009072 <__ieee754_pow+0x152>
 800905a:	f1b9 0f00 	cmp.w	r9, #0
 800905e:	db08      	blt.n	8009072 <__ieee754_pow+0x152>
 8009060:	4638      	mov	r0, r7
 8009062:	4641      	mov	r1, r8
 8009064:	b011      	add	sp, #68	; 0x44
 8009066:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800906a:	f000 be55 	b.w	8009d18 <__ieee754_sqrt>
 800906e:	2300      	movs	r3, #0
 8009070:	9300      	str	r3, [sp, #0]
 8009072:	4638      	mov	r0, r7
 8009074:	4641      	mov	r1, r8
 8009076:	f001 fbb9 	bl	800a7ec <fabs>
 800907a:	4683      	mov	fp, r0
 800907c:	468c      	mov	ip, r1
 800907e:	f1ba 0f00 	cmp.w	sl, #0
 8009082:	d12b      	bne.n	80090dc <__ieee754_pow+0x1bc>
 8009084:	b124      	cbz	r4, 8009090 <__ieee754_pow+0x170>
 8009086:	4b32      	ldr	r3, [pc, #200]	; (8009150 <__ieee754_pow+0x230>)
 8009088:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800908c:	429a      	cmp	r2, r3
 800908e:	d125      	bne.n	80090dc <__ieee754_pow+0x1bc>
 8009090:	2e00      	cmp	r6, #0
 8009092:	da07      	bge.n	80090a4 <__ieee754_pow+0x184>
 8009094:	465a      	mov	r2, fp
 8009096:	4663      	mov	r3, ip
 8009098:	2000      	movs	r0, #0
 800909a:	492d      	ldr	r1, [pc, #180]	; (8009150 <__ieee754_pow+0x230>)
 800909c:	f7f7 fb46 	bl	800072c <__aeabi_ddiv>
 80090a0:	4683      	mov	fp, r0
 80090a2:	468c      	mov	ip, r1
 80090a4:	f1b9 0f00 	cmp.w	r9, #0
 80090a8:	da9b      	bge.n	8008fe2 <__ieee754_pow+0xc2>
 80090aa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80090ae:	9b00      	ldr	r3, [sp, #0]
 80090b0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80090b4:	4323      	orrs	r3, r4
 80090b6:	d108      	bne.n	80090ca <__ieee754_pow+0x1aa>
 80090b8:	465a      	mov	r2, fp
 80090ba:	4663      	mov	r3, ip
 80090bc:	4658      	mov	r0, fp
 80090be:	4661      	mov	r1, ip
 80090c0:	f7f7 f852 	bl	8000168 <__aeabi_dsub>
 80090c4:	4602      	mov	r2, r0
 80090c6:	460b      	mov	r3, r1
 80090c8:	e7aa      	b.n	8009020 <__ieee754_pow+0x100>
 80090ca:	9b00      	ldr	r3, [sp, #0]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d188      	bne.n	8008fe2 <__ieee754_pow+0xc2>
 80090d0:	4658      	mov	r0, fp
 80090d2:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80090d6:	4683      	mov	fp, r0
 80090d8:	469c      	mov	ip, r3
 80090da:	e782      	b.n	8008fe2 <__ieee754_pow+0xc2>
 80090dc:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 80090e0:	f109 33ff 	add.w	r3, r9, #4294967295
 80090e4:	930d      	str	r3, [sp, #52]	; 0x34
 80090e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090e8:	9b00      	ldr	r3, [sp, #0]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	d104      	bne.n	80090f8 <__ieee754_pow+0x1d8>
 80090ee:	463a      	mov	r2, r7
 80090f0:	4643      	mov	r3, r8
 80090f2:	4638      	mov	r0, r7
 80090f4:	4641      	mov	r1, r8
 80090f6:	e7e3      	b.n	80090c0 <__ieee754_pow+0x1a0>
 80090f8:	4b17      	ldr	r3, [pc, #92]	; (8009158 <__ieee754_pow+0x238>)
 80090fa:	429d      	cmp	r5, r3
 80090fc:	f340 80fe 	ble.w	80092fc <__ieee754_pow+0x3dc>
 8009100:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009104:	429d      	cmp	r5, r3
 8009106:	dd0b      	ble.n	8009120 <__ieee754_pow+0x200>
 8009108:	4b10      	ldr	r3, [pc, #64]	; (800914c <__ieee754_pow+0x22c>)
 800910a:	429c      	cmp	r4, r3
 800910c:	dc0e      	bgt.n	800912c <__ieee754_pow+0x20c>
 800910e:	2e00      	cmp	r6, #0
 8009110:	f6bf af63 	bge.w	8008fda <__ieee754_pow+0xba>
 8009114:	a308      	add	r3, pc, #32	; (adr r3, 8009138 <__ieee754_pow+0x218>)
 8009116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800911a:	4610      	mov	r0, r2
 800911c:	4619      	mov	r1, r3
 800911e:	e794      	b.n	800904a <__ieee754_pow+0x12a>
 8009120:	4b0e      	ldr	r3, [pc, #56]	; (800915c <__ieee754_pow+0x23c>)
 8009122:	429c      	cmp	r4, r3
 8009124:	ddf3      	ble.n	800910e <__ieee754_pow+0x1ee>
 8009126:	4b0a      	ldr	r3, [pc, #40]	; (8009150 <__ieee754_pow+0x230>)
 8009128:	429c      	cmp	r4, r3
 800912a:	dd19      	ble.n	8009160 <__ieee754_pow+0x240>
 800912c:	2e00      	cmp	r6, #0
 800912e:	dcf1      	bgt.n	8009114 <__ieee754_pow+0x1f4>
 8009130:	e753      	b.n	8008fda <__ieee754_pow+0xba>
 8009132:	bf00      	nop
 8009134:	f3af 8000 	nop.w
 8009138:	8800759c 	.word	0x8800759c
 800913c:	7e37e43c 	.word	0x7e37e43c
 8009140:	7ff00000 	.word	0x7ff00000
 8009144:	0800b3bf 	.word	0x0800b3bf
 8009148:	433fffff 	.word	0x433fffff
 800914c:	3fefffff 	.word	0x3fefffff
 8009150:	3ff00000 	.word	0x3ff00000
 8009154:	3fe00000 	.word	0x3fe00000
 8009158:	41e00000 	.word	0x41e00000
 800915c:	3feffffe 	.word	0x3feffffe
 8009160:	4661      	mov	r1, ip
 8009162:	2200      	movs	r2, #0
 8009164:	4b60      	ldr	r3, [pc, #384]	; (80092e8 <__ieee754_pow+0x3c8>)
 8009166:	4658      	mov	r0, fp
 8009168:	f7f6 fffe 	bl	8000168 <__aeabi_dsub>
 800916c:	a354      	add	r3, pc, #336	; (adr r3, 80092c0 <__ieee754_pow+0x3a0>)
 800916e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009172:	4604      	mov	r4, r0
 8009174:	460d      	mov	r5, r1
 8009176:	f7f7 f9af 	bl	80004d8 <__aeabi_dmul>
 800917a:	a353      	add	r3, pc, #332	; (adr r3, 80092c8 <__ieee754_pow+0x3a8>)
 800917c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009180:	4606      	mov	r6, r0
 8009182:	460f      	mov	r7, r1
 8009184:	4620      	mov	r0, r4
 8009186:	4629      	mov	r1, r5
 8009188:	f7f7 f9a6 	bl	80004d8 <__aeabi_dmul>
 800918c:	2200      	movs	r2, #0
 800918e:	4682      	mov	sl, r0
 8009190:	468b      	mov	fp, r1
 8009192:	4b56      	ldr	r3, [pc, #344]	; (80092ec <__ieee754_pow+0x3cc>)
 8009194:	4620      	mov	r0, r4
 8009196:	4629      	mov	r1, r5
 8009198:	f7f7 f99e 	bl	80004d8 <__aeabi_dmul>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	a14b      	add	r1, pc, #300	; (adr r1, 80092d0 <__ieee754_pow+0x3b0>)
 80091a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091a6:	f7f6 ffdf 	bl	8000168 <__aeabi_dsub>
 80091aa:	4622      	mov	r2, r4
 80091ac:	462b      	mov	r3, r5
 80091ae:	f7f7 f993 	bl	80004d8 <__aeabi_dmul>
 80091b2:	4602      	mov	r2, r0
 80091b4:	460b      	mov	r3, r1
 80091b6:	2000      	movs	r0, #0
 80091b8:	494d      	ldr	r1, [pc, #308]	; (80092f0 <__ieee754_pow+0x3d0>)
 80091ba:	f7f6 ffd5 	bl	8000168 <__aeabi_dsub>
 80091be:	4622      	mov	r2, r4
 80091c0:	462b      	mov	r3, r5
 80091c2:	4680      	mov	r8, r0
 80091c4:	4689      	mov	r9, r1
 80091c6:	4620      	mov	r0, r4
 80091c8:	4629      	mov	r1, r5
 80091ca:	f7f7 f985 	bl	80004d8 <__aeabi_dmul>
 80091ce:	4602      	mov	r2, r0
 80091d0:	460b      	mov	r3, r1
 80091d2:	4640      	mov	r0, r8
 80091d4:	4649      	mov	r1, r9
 80091d6:	f7f7 f97f 	bl	80004d8 <__aeabi_dmul>
 80091da:	a33f      	add	r3, pc, #252	; (adr r3, 80092d8 <__ieee754_pow+0x3b8>)
 80091dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e0:	f7f7 f97a 	bl	80004d8 <__aeabi_dmul>
 80091e4:	4602      	mov	r2, r0
 80091e6:	460b      	mov	r3, r1
 80091e8:	4650      	mov	r0, sl
 80091ea:	4659      	mov	r1, fp
 80091ec:	f7f6 ffbc 	bl	8000168 <__aeabi_dsub>
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	4604      	mov	r4, r0
 80091f6:	460d      	mov	r5, r1
 80091f8:	4630      	mov	r0, r6
 80091fa:	4639      	mov	r1, r7
 80091fc:	f7f6 ffb6 	bl	800016c <__adddf3>
 8009200:	2000      	movs	r0, #0
 8009202:	468b      	mov	fp, r1
 8009204:	4682      	mov	sl, r0
 8009206:	4632      	mov	r2, r6
 8009208:	463b      	mov	r3, r7
 800920a:	f7f6 ffad 	bl	8000168 <__aeabi_dsub>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4620      	mov	r0, r4
 8009214:	4629      	mov	r1, r5
 8009216:	f7f6 ffa7 	bl	8000168 <__aeabi_dsub>
 800921a:	9b00      	ldr	r3, [sp, #0]
 800921c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800921e:	3b01      	subs	r3, #1
 8009220:	4313      	orrs	r3, r2
 8009222:	f04f 0300 	mov.w	r3, #0
 8009226:	bf0c      	ite	eq
 8009228:	4c32      	ldreq	r4, [pc, #200]	; (80092f4 <__ieee754_pow+0x3d4>)
 800922a:	4c2f      	ldrne	r4, [pc, #188]	; (80092e8 <__ieee754_pow+0x3c8>)
 800922c:	4606      	mov	r6, r0
 800922e:	e9cd 3400 	strd	r3, r4, [sp]
 8009232:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009236:	2400      	movs	r4, #0
 8009238:	460f      	mov	r7, r1
 800923a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800923e:	4622      	mov	r2, r4
 8009240:	462b      	mov	r3, r5
 8009242:	f7f6 ff91 	bl	8000168 <__aeabi_dsub>
 8009246:	4652      	mov	r2, sl
 8009248:	465b      	mov	r3, fp
 800924a:	f7f7 f945 	bl	80004d8 <__aeabi_dmul>
 800924e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009252:	4680      	mov	r8, r0
 8009254:	4689      	mov	r9, r1
 8009256:	4630      	mov	r0, r6
 8009258:	4639      	mov	r1, r7
 800925a:	f7f7 f93d 	bl	80004d8 <__aeabi_dmul>
 800925e:	4602      	mov	r2, r0
 8009260:	460b      	mov	r3, r1
 8009262:	4640      	mov	r0, r8
 8009264:	4649      	mov	r1, r9
 8009266:	f7f6 ff81 	bl	800016c <__adddf3>
 800926a:	4622      	mov	r2, r4
 800926c:	462b      	mov	r3, r5
 800926e:	4680      	mov	r8, r0
 8009270:	4689      	mov	r9, r1
 8009272:	4650      	mov	r0, sl
 8009274:	4659      	mov	r1, fp
 8009276:	f7f7 f92f 	bl	80004d8 <__aeabi_dmul>
 800927a:	4604      	mov	r4, r0
 800927c:	460d      	mov	r5, r1
 800927e:	460b      	mov	r3, r1
 8009280:	4602      	mov	r2, r0
 8009282:	4649      	mov	r1, r9
 8009284:	4640      	mov	r0, r8
 8009286:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800928a:	f7f6 ff6f 	bl	800016c <__adddf3>
 800928e:	4b1a      	ldr	r3, [pc, #104]	; (80092f8 <__ieee754_pow+0x3d8>)
 8009290:	4682      	mov	sl, r0
 8009292:	4299      	cmp	r1, r3
 8009294:	460f      	mov	r7, r1
 8009296:	460e      	mov	r6, r1
 8009298:	f340 82e1 	ble.w	800985e <__ieee754_pow+0x93e>
 800929c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80092a0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80092a4:	4303      	orrs	r3, r0
 80092a6:	f000 81db 	beq.w	8009660 <__ieee754_pow+0x740>
 80092aa:	a30d      	add	r3, pc, #52	; (adr r3, 80092e0 <__ieee754_pow+0x3c0>)
 80092ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092b4:	f7f7 f910 	bl	80004d8 <__aeabi_dmul>
 80092b8:	a309      	add	r3, pc, #36	; (adr r3, 80092e0 <__ieee754_pow+0x3c0>)
 80092ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092be:	e6c4      	b.n	800904a <__ieee754_pow+0x12a>
 80092c0:	60000000 	.word	0x60000000
 80092c4:	3ff71547 	.word	0x3ff71547
 80092c8:	f85ddf44 	.word	0xf85ddf44
 80092cc:	3e54ae0b 	.word	0x3e54ae0b
 80092d0:	55555555 	.word	0x55555555
 80092d4:	3fd55555 	.word	0x3fd55555
 80092d8:	652b82fe 	.word	0x652b82fe
 80092dc:	3ff71547 	.word	0x3ff71547
 80092e0:	8800759c 	.word	0x8800759c
 80092e4:	7e37e43c 	.word	0x7e37e43c
 80092e8:	3ff00000 	.word	0x3ff00000
 80092ec:	3fd00000 	.word	0x3fd00000
 80092f0:	3fe00000 	.word	0x3fe00000
 80092f4:	bff00000 	.word	0xbff00000
 80092f8:	408fffff 	.word	0x408fffff
 80092fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009300:	f04f 0200 	mov.w	r2, #0
 8009304:	da08      	bge.n	8009318 <__ieee754_pow+0x3f8>
 8009306:	4658      	mov	r0, fp
 8009308:	4bcd      	ldr	r3, [pc, #820]	; (8009640 <__ieee754_pow+0x720>)
 800930a:	4661      	mov	r1, ip
 800930c:	f7f7 f8e4 	bl	80004d8 <__aeabi_dmul>
 8009310:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009314:	4683      	mov	fp, r0
 8009316:	460c      	mov	r4, r1
 8009318:	1523      	asrs	r3, r4, #20
 800931a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800931e:	4413      	add	r3, r2
 8009320:	930c      	str	r3, [sp, #48]	; 0x30
 8009322:	4bc8      	ldr	r3, [pc, #800]	; (8009644 <__ieee754_pow+0x724>)
 8009324:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009328:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800932c:	429c      	cmp	r4, r3
 800932e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009332:	dd08      	ble.n	8009346 <__ieee754_pow+0x426>
 8009334:	4bc4      	ldr	r3, [pc, #784]	; (8009648 <__ieee754_pow+0x728>)
 8009336:	429c      	cmp	r4, r3
 8009338:	f340 815b 	ble.w	80095f2 <__ieee754_pow+0x6d2>
 800933c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800933e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009342:	3301      	adds	r3, #1
 8009344:	930c      	str	r3, [sp, #48]	; 0x30
 8009346:	f04f 0800 	mov.w	r8, #0
 800934a:	4658      	mov	r0, fp
 800934c:	4629      	mov	r1, r5
 800934e:	4bbf      	ldr	r3, [pc, #764]	; (800964c <__ieee754_pow+0x72c>)
 8009350:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8009354:	444b      	add	r3, r9
 8009356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800935a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800935e:	461a      	mov	r2, r3
 8009360:	4623      	mov	r3, r4
 8009362:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009366:	f7f6 feff 	bl	8000168 <__aeabi_dsub>
 800936a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800936e:	4606      	mov	r6, r0
 8009370:	460f      	mov	r7, r1
 8009372:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009376:	f7f6 fef9 	bl	800016c <__adddf3>
 800937a:	4602      	mov	r2, r0
 800937c:	460b      	mov	r3, r1
 800937e:	2000      	movs	r0, #0
 8009380:	49b3      	ldr	r1, [pc, #716]	; (8009650 <__ieee754_pow+0x730>)
 8009382:	f7f7 f9d3 	bl	800072c <__aeabi_ddiv>
 8009386:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800938a:	4602      	mov	r2, r0
 800938c:	460b      	mov	r3, r1
 800938e:	4630      	mov	r0, r6
 8009390:	4639      	mov	r1, r7
 8009392:	f7f7 f8a1 	bl	80004d8 <__aeabi_dmul>
 8009396:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800939a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800939e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80093a2:	2300      	movs	r3, #0
 80093a4:	2200      	movs	r2, #0
 80093a6:	106d      	asrs	r5, r5, #1
 80093a8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80093ac:	9304      	str	r3, [sp, #16]
 80093ae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80093b2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80093b6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80093ba:	4650      	mov	r0, sl
 80093bc:	4659      	mov	r1, fp
 80093be:	4614      	mov	r4, r2
 80093c0:	461d      	mov	r5, r3
 80093c2:	f7f7 f889 	bl	80004d8 <__aeabi_dmul>
 80093c6:	4602      	mov	r2, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	4630      	mov	r0, r6
 80093cc:	4639      	mov	r1, r7
 80093ce:	f7f6 fecb 	bl	8000168 <__aeabi_dsub>
 80093d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80093d6:	4606      	mov	r6, r0
 80093d8:	460f      	mov	r7, r1
 80093da:	4620      	mov	r0, r4
 80093dc:	4629      	mov	r1, r5
 80093de:	f7f6 fec3 	bl	8000168 <__aeabi_dsub>
 80093e2:	4602      	mov	r2, r0
 80093e4:	460b      	mov	r3, r1
 80093e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80093ea:	f7f6 febd 	bl	8000168 <__aeabi_dsub>
 80093ee:	4652      	mov	r2, sl
 80093f0:	465b      	mov	r3, fp
 80093f2:	f7f7 f871 	bl	80004d8 <__aeabi_dmul>
 80093f6:	4602      	mov	r2, r0
 80093f8:	460b      	mov	r3, r1
 80093fa:	4630      	mov	r0, r6
 80093fc:	4639      	mov	r1, r7
 80093fe:	f7f6 feb3 	bl	8000168 <__aeabi_dsub>
 8009402:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009406:	f7f7 f867 	bl	80004d8 <__aeabi_dmul>
 800940a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800940e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009412:	4610      	mov	r0, r2
 8009414:	4619      	mov	r1, r3
 8009416:	f7f7 f85f 	bl	80004d8 <__aeabi_dmul>
 800941a:	a377      	add	r3, pc, #476	; (adr r3, 80095f8 <__ieee754_pow+0x6d8>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	4604      	mov	r4, r0
 8009422:	460d      	mov	r5, r1
 8009424:	f7f7 f858 	bl	80004d8 <__aeabi_dmul>
 8009428:	a375      	add	r3, pc, #468	; (adr r3, 8009600 <__ieee754_pow+0x6e0>)
 800942a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942e:	f7f6 fe9d 	bl	800016c <__adddf3>
 8009432:	4622      	mov	r2, r4
 8009434:	462b      	mov	r3, r5
 8009436:	f7f7 f84f 	bl	80004d8 <__aeabi_dmul>
 800943a:	a373      	add	r3, pc, #460	; (adr r3, 8009608 <__ieee754_pow+0x6e8>)
 800943c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009440:	f7f6 fe94 	bl	800016c <__adddf3>
 8009444:	4622      	mov	r2, r4
 8009446:	462b      	mov	r3, r5
 8009448:	f7f7 f846 	bl	80004d8 <__aeabi_dmul>
 800944c:	a370      	add	r3, pc, #448	; (adr r3, 8009610 <__ieee754_pow+0x6f0>)
 800944e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009452:	f7f6 fe8b 	bl	800016c <__adddf3>
 8009456:	4622      	mov	r2, r4
 8009458:	462b      	mov	r3, r5
 800945a:	f7f7 f83d 	bl	80004d8 <__aeabi_dmul>
 800945e:	a36e      	add	r3, pc, #440	; (adr r3, 8009618 <__ieee754_pow+0x6f8>)
 8009460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009464:	f7f6 fe82 	bl	800016c <__adddf3>
 8009468:	4622      	mov	r2, r4
 800946a:	462b      	mov	r3, r5
 800946c:	f7f7 f834 	bl	80004d8 <__aeabi_dmul>
 8009470:	a36b      	add	r3, pc, #428	; (adr r3, 8009620 <__ieee754_pow+0x700>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	f7f6 fe79 	bl	800016c <__adddf3>
 800947a:	4622      	mov	r2, r4
 800947c:	4606      	mov	r6, r0
 800947e:	460f      	mov	r7, r1
 8009480:	462b      	mov	r3, r5
 8009482:	4620      	mov	r0, r4
 8009484:	4629      	mov	r1, r5
 8009486:	f7f7 f827 	bl	80004d8 <__aeabi_dmul>
 800948a:	4602      	mov	r2, r0
 800948c:	460b      	mov	r3, r1
 800948e:	4630      	mov	r0, r6
 8009490:	4639      	mov	r1, r7
 8009492:	f7f7 f821 	bl	80004d8 <__aeabi_dmul>
 8009496:	4604      	mov	r4, r0
 8009498:	460d      	mov	r5, r1
 800949a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800949e:	4652      	mov	r2, sl
 80094a0:	465b      	mov	r3, fp
 80094a2:	f7f6 fe63 	bl	800016c <__adddf3>
 80094a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80094aa:	f7f7 f815 	bl	80004d8 <__aeabi_dmul>
 80094ae:	4622      	mov	r2, r4
 80094b0:	462b      	mov	r3, r5
 80094b2:	f7f6 fe5b 	bl	800016c <__adddf3>
 80094b6:	4652      	mov	r2, sl
 80094b8:	4606      	mov	r6, r0
 80094ba:	460f      	mov	r7, r1
 80094bc:	465b      	mov	r3, fp
 80094be:	4650      	mov	r0, sl
 80094c0:	4659      	mov	r1, fp
 80094c2:	f7f7 f809 	bl	80004d8 <__aeabi_dmul>
 80094c6:	2200      	movs	r2, #0
 80094c8:	4b62      	ldr	r3, [pc, #392]	; (8009654 <__ieee754_pow+0x734>)
 80094ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80094ce:	f7f6 fe4d 	bl	800016c <__adddf3>
 80094d2:	4632      	mov	r2, r6
 80094d4:	463b      	mov	r3, r7
 80094d6:	f7f6 fe49 	bl	800016c <__adddf3>
 80094da:	9804      	ldr	r0, [sp, #16]
 80094dc:	460d      	mov	r5, r1
 80094de:	4604      	mov	r4, r0
 80094e0:	4602      	mov	r2, r0
 80094e2:	460b      	mov	r3, r1
 80094e4:	4650      	mov	r0, sl
 80094e6:	4659      	mov	r1, fp
 80094e8:	f7f6 fff6 	bl	80004d8 <__aeabi_dmul>
 80094ec:	2200      	movs	r2, #0
 80094ee:	4682      	mov	sl, r0
 80094f0:	468b      	mov	fp, r1
 80094f2:	4b58      	ldr	r3, [pc, #352]	; (8009654 <__ieee754_pow+0x734>)
 80094f4:	4620      	mov	r0, r4
 80094f6:	4629      	mov	r1, r5
 80094f8:	f7f6 fe36 	bl	8000168 <__aeabi_dsub>
 80094fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009500:	f7f6 fe32 	bl	8000168 <__aeabi_dsub>
 8009504:	4602      	mov	r2, r0
 8009506:	460b      	mov	r3, r1
 8009508:	4630      	mov	r0, r6
 800950a:	4639      	mov	r1, r7
 800950c:	f7f6 fe2c 	bl	8000168 <__aeabi_dsub>
 8009510:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009514:	f7f6 ffe0 	bl	80004d8 <__aeabi_dmul>
 8009518:	4622      	mov	r2, r4
 800951a:	4606      	mov	r6, r0
 800951c:	460f      	mov	r7, r1
 800951e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009522:	462b      	mov	r3, r5
 8009524:	f7f6 ffd8 	bl	80004d8 <__aeabi_dmul>
 8009528:	4602      	mov	r2, r0
 800952a:	460b      	mov	r3, r1
 800952c:	4630      	mov	r0, r6
 800952e:	4639      	mov	r1, r7
 8009530:	f7f6 fe1c 	bl	800016c <__adddf3>
 8009534:	4606      	mov	r6, r0
 8009536:	460f      	mov	r7, r1
 8009538:	4602      	mov	r2, r0
 800953a:	460b      	mov	r3, r1
 800953c:	4650      	mov	r0, sl
 800953e:	4659      	mov	r1, fp
 8009540:	f7f6 fe14 	bl	800016c <__adddf3>
 8009544:	a338      	add	r3, pc, #224	; (adr r3, 8009628 <__ieee754_pow+0x708>)
 8009546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954a:	9804      	ldr	r0, [sp, #16]
 800954c:	460d      	mov	r5, r1
 800954e:	4604      	mov	r4, r0
 8009550:	f7f6 ffc2 	bl	80004d8 <__aeabi_dmul>
 8009554:	4652      	mov	r2, sl
 8009556:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800955a:	465b      	mov	r3, fp
 800955c:	4620      	mov	r0, r4
 800955e:	4629      	mov	r1, r5
 8009560:	f7f6 fe02 	bl	8000168 <__aeabi_dsub>
 8009564:	4602      	mov	r2, r0
 8009566:	460b      	mov	r3, r1
 8009568:	4630      	mov	r0, r6
 800956a:	4639      	mov	r1, r7
 800956c:	f7f6 fdfc 	bl	8000168 <__aeabi_dsub>
 8009570:	a32f      	add	r3, pc, #188	; (adr r3, 8009630 <__ieee754_pow+0x710>)
 8009572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009576:	f7f6 ffaf 	bl	80004d8 <__aeabi_dmul>
 800957a:	a32f      	add	r3, pc, #188	; (adr r3, 8009638 <__ieee754_pow+0x718>)
 800957c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009580:	4606      	mov	r6, r0
 8009582:	460f      	mov	r7, r1
 8009584:	4620      	mov	r0, r4
 8009586:	4629      	mov	r1, r5
 8009588:	f7f6 ffa6 	bl	80004d8 <__aeabi_dmul>
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	4630      	mov	r0, r6
 8009592:	4639      	mov	r1, r7
 8009594:	f7f6 fdea 	bl	800016c <__adddf3>
 8009598:	4b2f      	ldr	r3, [pc, #188]	; (8009658 <__ieee754_pow+0x738>)
 800959a:	444b      	add	r3, r9
 800959c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a0:	f7f6 fde4 	bl	800016c <__adddf3>
 80095a4:	4604      	mov	r4, r0
 80095a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80095a8:	460d      	mov	r5, r1
 80095aa:	f7f6 ff2b 	bl	8000404 <__aeabi_i2d>
 80095ae:	4606      	mov	r6, r0
 80095b0:	460f      	mov	r7, r1
 80095b2:	4b2a      	ldr	r3, [pc, #168]	; (800965c <__ieee754_pow+0x73c>)
 80095b4:	4622      	mov	r2, r4
 80095b6:	444b      	add	r3, r9
 80095b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095bc:	462b      	mov	r3, r5
 80095be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095c2:	f7f6 fdd3 	bl	800016c <__adddf3>
 80095c6:	4642      	mov	r2, r8
 80095c8:	464b      	mov	r3, r9
 80095ca:	f7f6 fdcf 	bl	800016c <__adddf3>
 80095ce:	4632      	mov	r2, r6
 80095d0:	463b      	mov	r3, r7
 80095d2:	f7f6 fdcb 	bl	800016c <__adddf3>
 80095d6:	9804      	ldr	r0, [sp, #16]
 80095d8:	4632      	mov	r2, r6
 80095da:	463b      	mov	r3, r7
 80095dc:	4682      	mov	sl, r0
 80095de:	468b      	mov	fp, r1
 80095e0:	f7f6 fdc2 	bl	8000168 <__aeabi_dsub>
 80095e4:	4642      	mov	r2, r8
 80095e6:	464b      	mov	r3, r9
 80095e8:	f7f6 fdbe 	bl	8000168 <__aeabi_dsub>
 80095ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095f0:	e60b      	b.n	800920a <__ieee754_pow+0x2ea>
 80095f2:	f04f 0801 	mov.w	r8, #1
 80095f6:	e6a8      	b.n	800934a <__ieee754_pow+0x42a>
 80095f8:	4a454eef 	.word	0x4a454eef
 80095fc:	3fca7e28 	.word	0x3fca7e28
 8009600:	93c9db65 	.word	0x93c9db65
 8009604:	3fcd864a 	.word	0x3fcd864a
 8009608:	a91d4101 	.word	0xa91d4101
 800960c:	3fd17460 	.word	0x3fd17460
 8009610:	518f264d 	.word	0x518f264d
 8009614:	3fd55555 	.word	0x3fd55555
 8009618:	db6fabff 	.word	0xdb6fabff
 800961c:	3fdb6db6 	.word	0x3fdb6db6
 8009620:	33333303 	.word	0x33333303
 8009624:	3fe33333 	.word	0x3fe33333
 8009628:	e0000000 	.word	0xe0000000
 800962c:	3feec709 	.word	0x3feec709
 8009630:	dc3a03fd 	.word	0xdc3a03fd
 8009634:	3feec709 	.word	0x3feec709
 8009638:	145b01f5 	.word	0x145b01f5
 800963c:	be3e2fe0 	.word	0xbe3e2fe0
 8009640:	43400000 	.word	0x43400000
 8009644:	0003988e 	.word	0x0003988e
 8009648:	000bb679 	.word	0x000bb679
 800964c:	0800bfb0 	.word	0x0800bfb0
 8009650:	3ff00000 	.word	0x3ff00000
 8009654:	40080000 	.word	0x40080000
 8009658:	0800bfd0 	.word	0x0800bfd0
 800965c:	0800bfc0 	.word	0x0800bfc0
 8009660:	a39b      	add	r3, pc, #620	; (adr r3, 80098d0 <__ieee754_pow+0x9b0>)
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	4640      	mov	r0, r8
 8009668:	4649      	mov	r1, r9
 800966a:	f7f6 fd7f 	bl	800016c <__adddf3>
 800966e:	4622      	mov	r2, r4
 8009670:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009674:	462b      	mov	r3, r5
 8009676:	4650      	mov	r0, sl
 8009678:	4639      	mov	r1, r7
 800967a:	f7f6 fd75 	bl	8000168 <__aeabi_dsub>
 800967e:	4602      	mov	r2, r0
 8009680:	460b      	mov	r3, r1
 8009682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009686:	f7f7 f9b7 	bl	80009f8 <__aeabi_dcmpgt>
 800968a:	2800      	cmp	r0, #0
 800968c:	f47f ae0d 	bne.w	80092aa <__ieee754_pow+0x38a>
 8009690:	4aa3      	ldr	r2, [pc, #652]	; (8009920 <__ieee754_pow+0xa00>)
 8009692:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8009696:	4293      	cmp	r3, r2
 8009698:	f340 8103 	ble.w	80098a2 <__ieee754_pow+0x982>
 800969c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80096a0:	2000      	movs	r0, #0
 80096a2:	151b      	asrs	r3, r3, #20
 80096a4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80096a8:	fa4a f303 	asr.w	r3, sl, r3
 80096ac:	4433      	add	r3, r6
 80096ae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80096b2:	4f9c      	ldr	r7, [pc, #624]	; (8009924 <__ieee754_pow+0xa04>)
 80096b4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80096b8:	4117      	asrs	r7, r2
 80096ba:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80096be:	ea23 0107 	bic.w	r1, r3, r7
 80096c2:	f1c2 0214 	rsb	r2, r2, #20
 80096c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80096ca:	fa4a fa02 	asr.w	sl, sl, r2
 80096ce:	2e00      	cmp	r6, #0
 80096d0:	4602      	mov	r2, r0
 80096d2:	460b      	mov	r3, r1
 80096d4:	4620      	mov	r0, r4
 80096d6:	4629      	mov	r1, r5
 80096d8:	bfb8      	it	lt
 80096da:	f1ca 0a00 	rsblt	sl, sl, #0
 80096de:	f7f6 fd43 	bl	8000168 <__aeabi_dsub>
 80096e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096ea:	4642      	mov	r2, r8
 80096ec:	464b      	mov	r3, r9
 80096ee:	f7f6 fd3d 	bl	800016c <__adddf3>
 80096f2:	a379      	add	r3, pc, #484	; (adr r3, 80098d8 <__ieee754_pow+0x9b8>)
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	2000      	movs	r0, #0
 80096fa:	460d      	mov	r5, r1
 80096fc:	4604      	mov	r4, r0
 80096fe:	f7f6 feeb 	bl	80004d8 <__aeabi_dmul>
 8009702:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009706:	4606      	mov	r6, r0
 8009708:	460f      	mov	r7, r1
 800970a:	4620      	mov	r0, r4
 800970c:	4629      	mov	r1, r5
 800970e:	f7f6 fd2b 	bl	8000168 <__aeabi_dsub>
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	4640      	mov	r0, r8
 8009718:	4649      	mov	r1, r9
 800971a:	f7f6 fd25 	bl	8000168 <__aeabi_dsub>
 800971e:	a370      	add	r3, pc, #448	; (adr r3, 80098e0 <__ieee754_pow+0x9c0>)
 8009720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009724:	f7f6 fed8 	bl	80004d8 <__aeabi_dmul>
 8009728:	a36f      	add	r3, pc, #444	; (adr r3, 80098e8 <__ieee754_pow+0x9c8>)
 800972a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972e:	4680      	mov	r8, r0
 8009730:	4689      	mov	r9, r1
 8009732:	4620      	mov	r0, r4
 8009734:	4629      	mov	r1, r5
 8009736:	f7f6 fecf 	bl	80004d8 <__aeabi_dmul>
 800973a:	4602      	mov	r2, r0
 800973c:	460b      	mov	r3, r1
 800973e:	4640      	mov	r0, r8
 8009740:	4649      	mov	r1, r9
 8009742:	f7f6 fd13 	bl	800016c <__adddf3>
 8009746:	4604      	mov	r4, r0
 8009748:	460d      	mov	r5, r1
 800974a:	4602      	mov	r2, r0
 800974c:	460b      	mov	r3, r1
 800974e:	4630      	mov	r0, r6
 8009750:	4639      	mov	r1, r7
 8009752:	f7f6 fd0b 	bl	800016c <__adddf3>
 8009756:	4632      	mov	r2, r6
 8009758:	463b      	mov	r3, r7
 800975a:	4680      	mov	r8, r0
 800975c:	4689      	mov	r9, r1
 800975e:	f7f6 fd03 	bl	8000168 <__aeabi_dsub>
 8009762:	4602      	mov	r2, r0
 8009764:	460b      	mov	r3, r1
 8009766:	4620      	mov	r0, r4
 8009768:	4629      	mov	r1, r5
 800976a:	f7f6 fcfd 	bl	8000168 <__aeabi_dsub>
 800976e:	4642      	mov	r2, r8
 8009770:	4606      	mov	r6, r0
 8009772:	460f      	mov	r7, r1
 8009774:	464b      	mov	r3, r9
 8009776:	4640      	mov	r0, r8
 8009778:	4649      	mov	r1, r9
 800977a:	f7f6 fead 	bl	80004d8 <__aeabi_dmul>
 800977e:	a35c      	add	r3, pc, #368	; (adr r3, 80098f0 <__ieee754_pow+0x9d0>)
 8009780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009784:	4604      	mov	r4, r0
 8009786:	460d      	mov	r5, r1
 8009788:	f7f6 fea6 	bl	80004d8 <__aeabi_dmul>
 800978c:	a35a      	add	r3, pc, #360	; (adr r3, 80098f8 <__ieee754_pow+0x9d8>)
 800978e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009792:	f7f6 fce9 	bl	8000168 <__aeabi_dsub>
 8009796:	4622      	mov	r2, r4
 8009798:	462b      	mov	r3, r5
 800979a:	f7f6 fe9d 	bl	80004d8 <__aeabi_dmul>
 800979e:	a358      	add	r3, pc, #352	; (adr r3, 8009900 <__ieee754_pow+0x9e0>)
 80097a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a4:	f7f6 fce2 	bl	800016c <__adddf3>
 80097a8:	4622      	mov	r2, r4
 80097aa:	462b      	mov	r3, r5
 80097ac:	f7f6 fe94 	bl	80004d8 <__aeabi_dmul>
 80097b0:	a355      	add	r3, pc, #340	; (adr r3, 8009908 <__ieee754_pow+0x9e8>)
 80097b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b6:	f7f6 fcd7 	bl	8000168 <__aeabi_dsub>
 80097ba:	4622      	mov	r2, r4
 80097bc:	462b      	mov	r3, r5
 80097be:	f7f6 fe8b 	bl	80004d8 <__aeabi_dmul>
 80097c2:	a353      	add	r3, pc, #332	; (adr r3, 8009910 <__ieee754_pow+0x9f0>)
 80097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c8:	f7f6 fcd0 	bl	800016c <__adddf3>
 80097cc:	4622      	mov	r2, r4
 80097ce:	462b      	mov	r3, r5
 80097d0:	f7f6 fe82 	bl	80004d8 <__aeabi_dmul>
 80097d4:	4602      	mov	r2, r0
 80097d6:	460b      	mov	r3, r1
 80097d8:	4640      	mov	r0, r8
 80097da:	4649      	mov	r1, r9
 80097dc:	f7f6 fcc4 	bl	8000168 <__aeabi_dsub>
 80097e0:	4604      	mov	r4, r0
 80097e2:	460d      	mov	r5, r1
 80097e4:	4602      	mov	r2, r0
 80097e6:	460b      	mov	r3, r1
 80097e8:	4640      	mov	r0, r8
 80097ea:	4649      	mov	r1, r9
 80097ec:	f7f6 fe74 	bl	80004d8 <__aeabi_dmul>
 80097f0:	2200      	movs	r2, #0
 80097f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097fa:	4620      	mov	r0, r4
 80097fc:	4629      	mov	r1, r5
 80097fe:	f7f6 fcb3 	bl	8000168 <__aeabi_dsub>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800980a:	f7f6 ff8f 	bl	800072c <__aeabi_ddiv>
 800980e:	4632      	mov	r2, r6
 8009810:	4604      	mov	r4, r0
 8009812:	460d      	mov	r5, r1
 8009814:	463b      	mov	r3, r7
 8009816:	4640      	mov	r0, r8
 8009818:	4649      	mov	r1, r9
 800981a:	f7f6 fe5d 	bl	80004d8 <__aeabi_dmul>
 800981e:	4632      	mov	r2, r6
 8009820:	463b      	mov	r3, r7
 8009822:	f7f6 fca3 	bl	800016c <__adddf3>
 8009826:	4602      	mov	r2, r0
 8009828:	460b      	mov	r3, r1
 800982a:	4620      	mov	r0, r4
 800982c:	4629      	mov	r1, r5
 800982e:	f7f6 fc9b 	bl	8000168 <__aeabi_dsub>
 8009832:	4642      	mov	r2, r8
 8009834:	464b      	mov	r3, r9
 8009836:	f7f6 fc97 	bl	8000168 <__aeabi_dsub>
 800983a:	4602      	mov	r2, r0
 800983c:	460b      	mov	r3, r1
 800983e:	2000      	movs	r0, #0
 8009840:	4939      	ldr	r1, [pc, #228]	; (8009928 <__ieee754_pow+0xa08>)
 8009842:	f7f6 fc91 	bl	8000168 <__aeabi_dsub>
 8009846:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800984a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800984e:	da2b      	bge.n	80098a8 <__ieee754_pow+0x988>
 8009850:	4652      	mov	r2, sl
 8009852:	f001 f8ed 	bl	800aa30 <scalbn>
 8009856:	e9dd 2300 	ldrd	r2, r3, [sp]
 800985a:	f7ff bbf6 	b.w	800904a <__ieee754_pow+0x12a>
 800985e:	4b33      	ldr	r3, [pc, #204]	; (800992c <__ieee754_pow+0xa0c>)
 8009860:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8009864:	429f      	cmp	r7, r3
 8009866:	f77f af13 	ble.w	8009690 <__ieee754_pow+0x770>
 800986a:	4b31      	ldr	r3, [pc, #196]	; (8009930 <__ieee754_pow+0xa10>)
 800986c:	440b      	add	r3, r1
 800986e:	4303      	orrs	r3, r0
 8009870:	d00b      	beq.n	800988a <__ieee754_pow+0x96a>
 8009872:	a329      	add	r3, pc, #164	; (adr r3, 8009918 <__ieee754_pow+0x9f8>)
 8009874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009878:	e9dd 0100 	ldrd	r0, r1, [sp]
 800987c:	f7f6 fe2c 	bl	80004d8 <__aeabi_dmul>
 8009880:	a325      	add	r3, pc, #148	; (adr r3, 8009918 <__ieee754_pow+0x9f8>)
 8009882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009886:	f7ff bbe0 	b.w	800904a <__ieee754_pow+0x12a>
 800988a:	4622      	mov	r2, r4
 800988c:	462b      	mov	r3, r5
 800988e:	f7f6 fc6b 	bl	8000168 <__aeabi_dsub>
 8009892:	4642      	mov	r2, r8
 8009894:	464b      	mov	r3, r9
 8009896:	f7f7 f8a5 	bl	80009e4 <__aeabi_dcmpge>
 800989a:	2800      	cmp	r0, #0
 800989c:	f43f aef8 	beq.w	8009690 <__ieee754_pow+0x770>
 80098a0:	e7e7      	b.n	8009872 <__ieee754_pow+0x952>
 80098a2:	f04f 0a00 	mov.w	sl, #0
 80098a6:	e71e      	b.n	80096e6 <__ieee754_pow+0x7c6>
 80098a8:	4621      	mov	r1, r4
 80098aa:	e7d4      	b.n	8009856 <__ieee754_pow+0x936>
 80098ac:	f04f 0b00 	mov.w	fp, #0
 80098b0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009928 <__ieee754_pow+0xa08>
 80098b4:	f7ff bb95 	b.w	8008fe2 <__ieee754_pow+0xc2>
 80098b8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80098bc:	f7ff bb91 	b.w	8008fe2 <__ieee754_pow+0xc2>
 80098c0:	4638      	mov	r0, r7
 80098c2:	4641      	mov	r1, r8
 80098c4:	f7ff bbc3 	b.w	800904e <__ieee754_pow+0x12e>
 80098c8:	9200      	str	r2, [sp, #0]
 80098ca:	f7ff bb9f 	b.w	800900c <__ieee754_pow+0xec>
 80098ce:	bf00      	nop
 80098d0:	652b82fe 	.word	0x652b82fe
 80098d4:	3c971547 	.word	0x3c971547
 80098d8:	00000000 	.word	0x00000000
 80098dc:	3fe62e43 	.word	0x3fe62e43
 80098e0:	fefa39ef 	.word	0xfefa39ef
 80098e4:	3fe62e42 	.word	0x3fe62e42
 80098e8:	0ca86c39 	.word	0x0ca86c39
 80098ec:	be205c61 	.word	0xbe205c61
 80098f0:	72bea4d0 	.word	0x72bea4d0
 80098f4:	3e663769 	.word	0x3e663769
 80098f8:	c5d26bf1 	.word	0xc5d26bf1
 80098fc:	3ebbbd41 	.word	0x3ebbbd41
 8009900:	af25de2c 	.word	0xaf25de2c
 8009904:	3f11566a 	.word	0x3f11566a
 8009908:	16bebd93 	.word	0x16bebd93
 800990c:	3f66c16c 	.word	0x3f66c16c
 8009910:	5555553e 	.word	0x5555553e
 8009914:	3fc55555 	.word	0x3fc55555
 8009918:	c2f8f359 	.word	0xc2f8f359
 800991c:	01a56e1f 	.word	0x01a56e1f
 8009920:	3fe00000 	.word	0x3fe00000
 8009924:	000fffff 	.word	0x000fffff
 8009928:	3ff00000 	.word	0x3ff00000
 800992c:	4090cbff 	.word	0x4090cbff
 8009930:	3f6f3400 	.word	0x3f6f3400
 8009934:	00000000 	.word	0x00000000

08009938 <__ieee754_rem_pio2>:
 8009938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800993c:	4614      	mov	r4, r2
 800993e:	4ac2      	ldr	r2, [pc, #776]	; (8009c48 <__ieee754_rem_pio2+0x310>)
 8009940:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8009944:	4592      	cmp	sl, r2
 8009946:	b08d      	sub	sp, #52	; 0x34
 8009948:	468b      	mov	fp, r1
 800994a:	dc07      	bgt.n	800995c <__ieee754_rem_pio2+0x24>
 800994c:	2200      	movs	r2, #0
 800994e:	2300      	movs	r3, #0
 8009950:	e9c4 0100 	strd	r0, r1, [r4]
 8009954:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8009958:	2500      	movs	r5, #0
 800995a:	e023      	b.n	80099a4 <__ieee754_rem_pio2+0x6c>
 800995c:	4abb      	ldr	r2, [pc, #748]	; (8009c4c <__ieee754_rem_pio2+0x314>)
 800995e:	4592      	cmp	sl, r2
 8009960:	dc71      	bgt.n	8009a46 <__ieee754_rem_pio2+0x10e>
 8009962:	a3ab      	add	r3, pc, #684	; (adr r3, 8009c10 <__ieee754_rem_pio2+0x2d8>)
 8009964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009968:	2900      	cmp	r1, #0
 800996a:	4db9      	ldr	r5, [pc, #740]	; (8009c50 <__ieee754_rem_pio2+0x318>)
 800996c:	dd36      	ble.n	80099dc <__ieee754_rem_pio2+0xa4>
 800996e:	f7f6 fbfb 	bl	8000168 <__aeabi_dsub>
 8009972:	45aa      	cmp	sl, r5
 8009974:	4606      	mov	r6, r0
 8009976:	460f      	mov	r7, r1
 8009978:	d018      	beq.n	80099ac <__ieee754_rem_pio2+0x74>
 800997a:	a3a7      	add	r3, pc, #668	; (adr r3, 8009c18 <__ieee754_rem_pio2+0x2e0>)
 800997c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009980:	f7f6 fbf2 	bl	8000168 <__aeabi_dsub>
 8009984:	4602      	mov	r2, r0
 8009986:	460b      	mov	r3, r1
 8009988:	4630      	mov	r0, r6
 800998a:	e9c4 2300 	strd	r2, r3, [r4]
 800998e:	4639      	mov	r1, r7
 8009990:	f7f6 fbea 	bl	8000168 <__aeabi_dsub>
 8009994:	a3a0      	add	r3, pc, #640	; (adr r3, 8009c18 <__ieee754_rem_pio2+0x2e0>)
 8009996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999a:	f7f6 fbe5 	bl	8000168 <__aeabi_dsub>
 800999e:	2501      	movs	r5, #1
 80099a0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80099a4:	4628      	mov	r0, r5
 80099a6:	b00d      	add	sp, #52	; 0x34
 80099a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ac:	a39c      	add	r3, pc, #624	; (adr r3, 8009c20 <__ieee754_rem_pio2+0x2e8>)
 80099ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b2:	f7f6 fbd9 	bl	8000168 <__aeabi_dsub>
 80099b6:	a39c      	add	r3, pc, #624	; (adr r3, 8009c28 <__ieee754_rem_pio2+0x2f0>)
 80099b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099bc:	4606      	mov	r6, r0
 80099be:	460f      	mov	r7, r1
 80099c0:	f7f6 fbd2 	bl	8000168 <__aeabi_dsub>
 80099c4:	4602      	mov	r2, r0
 80099c6:	460b      	mov	r3, r1
 80099c8:	4630      	mov	r0, r6
 80099ca:	e9c4 2300 	strd	r2, r3, [r4]
 80099ce:	4639      	mov	r1, r7
 80099d0:	f7f6 fbca 	bl	8000168 <__aeabi_dsub>
 80099d4:	a394      	add	r3, pc, #592	; (adr r3, 8009c28 <__ieee754_rem_pio2+0x2f0>)
 80099d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099da:	e7de      	b.n	800999a <__ieee754_rem_pio2+0x62>
 80099dc:	f7f6 fbc6 	bl	800016c <__adddf3>
 80099e0:	45aa      	cmp	sl, r5
 80099e2:	4606      	mov	r6, r0
 80099e4:	460f      	mov	r7, r1
 80099e6:	d016      	beq.n	8009a16 <__ieee754_rem_pio2+0xde>
 80099e8:	a38b      	add	r3, pc, #556	; (adr r3, 8009c18 <__ieee754_rem_pio2+0x2e0>)
 80099ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ee:	f7f6 fbbd 	bl	800016c <__adddf3>
 80099f2:	4602      	mov	r2, r0
 80099f4:	460b      	mov	r3, r1
 80099f6:	4630      	mov	r0, r6
 80099f8:	e9c4 2300 	strd	r2, r3, [r4]
 80099fc:	4639      	mov	r1, r7
 80099fe:	f7f6 fbb3 	bl	8000168 <__aeabi_dsub>
 8009a02:	a385      	add	r3, pc, #532	; (adr r3, 8009c18 <__ieee754_rem_pio2+0x2e0>)
 8009a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a08:	f7f6 fbb0 	bl	800016c <__adddf3>
 8009a0c:	f04f 35ff 	mov.w	r5, #4294967295
 8009a10:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009a14:	e7c6      	b.n	80099a4 <__ieee754_rem_pio2+0x6c>
 8009a16:	a382      	add	r3, pc, #520	; (adr r3, 8009c20 <__ieee754_rem_pio2+0x2e8>)
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	f7f6 fba6 	bl	800016c <__adddf3>
 8009a20:	a381      	add	r3, pc, #516	; (adr r3, 8009c28 <__ieee754_rem_pio2+0x2f0>)
 8009a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a26:	4606      	mov	r6, r0
 8009a28:	460f      	mov	r7, r1
 8009a2a:	f7f6 fb9f 	bl	800016c <__adddf3>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	4630      	mov	r0, r6
 8009a34:	e9c4 2300 	strd	r2, r3, [r4]
 8009a38:	4639      	mov	r1, r7
 8009a3a:	f7f6 fb95 	bl	8000168 <__aeabi_dsub>
 8009a3e:	a37a      	add	r3, pc, #488	; (adr r3, 8009c28 <__ieee754_rem_pio2+0x2f0>)
 8009a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a44:	e7e0      	b.n	8009a08 <__ieee754_rem_pio2+0xd0>
 8009a46:	4a83      	ldr	r2, [pc, #524]	; (8009c54 <__ieee754_rem_pio2+0x31c>)
 8009a48:	4592      	cmp	sl, r2
 8009a4a:	f300 80d2 	bgt.w	8009bf2 <__ieee754_rem_pio2+0x2ba>
 8009a4e:	f000 fecd 	bl	800a7ec <fabs>
 8009a52:	a377      	add	r3, pc, #476	; (adr r3, 8009c30 <__ieee754_rem_pio2+0x2f8>)
 8009a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a58:	4606      	mov	r6, r0
 8009a5a:	460f      	mov	r7, r1
 8009a5c:	f7f6 fd3c 	bl	80004d8 <__aeabi_dmul>
 8009a60:	2200      	movs	r2, #0
 8009a62:	4b7d      	ldr	r3, [pc, #500]	; (8009c58 <__ieee754_rem_pio2+0x320>)
 8009a64:	f7f6 fb82 	bl	800016c <__adddf3>
 8009a68:	f7f6 ffe6 	bl	8000a38 <__aeabi_d2iz>
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	f7f6 fcc9 	bl	8000404 <__aeabi_i2d>
 8009a72:	a367      	add	r3, pc, #412	; (adr r3, 8009c10 <__ieee754_rem_pio2+0x2d8>)
 8009a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a7c:	f7f6 fd2c 	bl	80004d8 <__aeabi_dmul>
 8009a80:	4602      	mov	r2, r0
 8009a82:	460b      	mov	r3, r1
 8009a84:	4630      	mov	r0, r6
 8009a86:	4639      	mov	r1, r7
 8009a88:	f7f6 fb6e 	bl	8000168 <__aeabi_dsub>
 8009a8c:	a362      	add	r3, pc, #392	; (adr r3, 8009c18 <__ieee754_rem_pio2+0x2e0>)
 8009a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a92:	4606      	mov	r6, r0
 8009a94:	460f      	mov	r7, r1
 8009a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a9a:	f7f6 fd1d 	bl	80004d8 <__aeabi_dmul>
 8009a9e:	2d1f      	cmp	r5, #31
 8009aa0:	4680      	mov	r8, r0
 8009aa2:	4689      	mov	r9, r1
 8009aa4:	dc0e      	bgt.n	8009ac4 <__ieee754_rem_pio2+0x18c>
 8009aa6:	4b6d      	ldr	r3, [pc, #436]	; (8009c5c <__ieee754_rem_pio2+0x324>)
 8009aa8:	1e6a      	subs	r2, r5, #1
 8009aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aae:	4553      	cmp	r3, sl
 8009ab0:	d008      	beq.n	8009ac4 <__ieee754_rem_pio2+0x18c>
 8009ab2:	4642      	mov	r2, r8
 8009ab4:	464b      	mov	r3, r9
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	4639      	mov	r1, r7
 8009aba:	f7f6 fb55 	bl	8000168 <__aeabi_dsub>
 8009abe:	e9c4 0100 	strd	r0, r1, [r4]
 8009ac2:	e011      	b.n	8009ae8 <__ieee754_rem_pio2+0x1b0>
 8009ac4:	464b      	mov	r3, r9
 8009ac6:	4642      	mov	r2, r8
 8009ac8:	4630      	mov	r0, r6
 8009aca:	4639      	mov	r1, r7
 8009acc:	f7f6 fb4c 	bl	8000168 <__aeabi_dsub>
 8009ad0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009ad4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009ad8:	ebaa 0303 	sub.w	r3, sl, r3
 8009adc:	2b10      	cmp	r3, #16
 8009ade:	dc1f      	bgt.n	8009b20 <__ieee754_rem_pio2+0x1e8>
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	e9c4 2300 	strd	r2, r3, [r4]
 8009ae8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8009aec:	4630      	mov	r0, r6
 8009aee:	4653      	mov	r3, sl
 8009af0:	4639      	mov	r1, r7
 8009af2:	f7f6 fb39 	bl	8000168 <__aeabi_dsub>
 8009af6:	4642      	mov	r2, r8
 8009af8:	464b      	mov	r3, r9
 8009afa:	f7f6 fb35 	bl	8000168 <__aeabi_dsub>
 8009afe:	4602      	mov	r2, r0
 8009b00:	460b      	mov	r3, r1
 8009b02:	f1bb 0f00 	cmp.w	fp, #0
 8009b06:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8009b0a:	f6bf af4b 	bge.w	80099a4 <__ieee754_rem_pio2+0x6c>
 8009b0e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8009b12:	e9c4 3001 	strd	r3, r0, [r4, #4]
 8009b16:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8009b1a:	60e1      	str	r1, [r4, #12]
 8009b1c:	426d      	negs	r5, r5
 8009b1e:	e741      	b.n	80099a4 <__ieee754_rem_pio2+0x6c>
 8009b20:	a33f      	add	r3, pc, #252	; (adr r3, 8009c20 <__ieee754_rem_pio2+0x2e8>)
 8009b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b2a:	f7f6 fcd5 	bl	80004d8 <__aeabi_dmul>
 8009b2e:	4680      	mov	r8, r0
 8009b30:	4689      	mov	r9, r1
 8009b32:	4602      	mov	r2, r0
 8009b34:	460b      	mov	r3, r1
 8009b36:	4630      	mov	r0, r6
 8009b38:	4639      	mov	r1, r7
 8009b3a:	f7f6 fb15 	bl	8000168 <__aeabi_dsub>
 8009b3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b42:	4602      	mov	r2, r0
 8009b44:	460b      	mov	r3, r1
 8009b46:	4630      	mov	r0, r6
 8009b48:	4639      	mov	r1, r7
 8009b4a:	f7f6 fb0d 	bl	8000168 <__aeabi_dsub>
 8009b4e:	4642      	mov	r2, r8
 8009b50:	464b      	mov	r3, r9
 8009b52:	f7f6 fb09 	bl	8000168 <__aeabi_dsub>
 8009b56:	a334      	add	r3, pc, #208	; (adr r3, 8009c28 <__ieee754_rem_pio2+0x2f0>)
 8009b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5c:	4606      	mov	r6, r0
 8009b5e:	460f      	mov	r7, r1
 8009b60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b64:	f7f6 fcb8 	bl	80004d8 <__aeabi_dmul>
 8009b68:	4632      	mov	r2, r6
 8009b6a:	463b      	mov	r3, r7
 8009b6c:	f7f6 fafc 	bl	8000168 <__aeabi_dsub>
 8009b70:	460b      	mov	r3, r1
 8009b72:	4602      	mov	r2, r0
 8009b74:	4680      	mov	r8, r0
 8009b76:	4689      	mov	r9, r1
 8009b78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b7c:	f7f6 faf4 	bl	8000168 <__aeabi_dsub>
 8009b80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009b84:	ebaa 0a03 	sub.w	sl, sl, r3
 8009b88:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8009b8c:	dc06      	bgt.n	8009b9c <__ieee754_rem_pio2+0x264>
 8009b8e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8009b92:	4602      	mov	r2, r0
 8009b94:	460b      	mov	r3, r1
 8009b96:	e9c4 2300 	strd	r2, r3, [r4]
 8009b9a:	e7a5      	b.n	8009ae8 <__ieee754_rem_pio2+0x1b0>
 8009b9c:	a326      	add	r3, pc, #152	; (adr r3, 8009c38 <__ieee754_rem_pio2+0x300>)
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ba6:	f7f6 fc97 	bl	80004d8 <__aeabi_dmul>
 8009baa:	4680      	mov	r8, r0
 8009bac:	4689      	mov	r9, r1
 8009bae:	4602      	mov	r2, r0
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bb6:	f7f6 fad7 	bl	8000168 <__aeabi_dsub>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	460f      	mov	r7, r1
 8009bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bc6:	f7f6 facf 	bl	8000168 <__aeabi_dsub>
 8009bca:	4642      	mov	r2, r8
 8009bcc:	464b      	mov	r3, r9
 8009bce:	f7f6 facb 	bl	8000168 <__aeabi_dsub>
 8009bd2:	a31b      	add	r3, pc, #108	; (adr r3, 8009c40 <__ieee754_rem_pio2+0x308>)
 8009bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd8:	4680      	mov	r8, r0
 8009bda:	4689      	mov	r9, r1
 8009bdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009be0:	f7f6 fc7a 	bl	80004d8 <__aeabi_dmul>
 8009be4:	4642      	mov	r2, r8
 8009be6:	464b      	mov	r3, r9
 8009be8:	f7f6 fabe 	bl	8000168 <__aeabi_dsub>
 8009bec:	4680      	mov	r8, r0
 8009bee:	4689      	mov	r9, r1
 8009bf0:	e75f      	b.n	8009ab2 <__ieee754_rem_pio2+0x17a>
 8009bf2:	4a1b      	ldr	r2, [pc, #108]	; (8009c60 <__ieee754_rem_pio2+0x328>)
 8009bf4:	4592      	cmp	sl, r2
 8009bf6:	dd35      	ble.n	8009c64 <__ieee754_rem_pio2+0x32c>
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	f7f6 fab4 	bl	8000168 <__aeabi_dsub>
 8009c00:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c04:	e9c4 0100 	strd	r0, r1, [r4]
 8009c08:	e6a6      	b.n	8009958 <__ieee754_rem_pio2+0x20>
 8009c0a:	bf00      	nop
 8009c0c:	f3af 8000 	nop.w
 8009c10:	54400000 	.word	0x54400000
 8009c14:	3ff921fb 	.word	0x3ff921fb
 8009c18:	1a626331 	.word	0x1a626331
 8009c1c:	3dd0b461 	.word	0x3dd0b461
 8009c20:	1a600000 	.word	0x1a600000
 8009c24:	3dd0b461 	.word	0x3dd0b461
 8009c28:	2e037073 	.word	0x2e037073
 8009c2c:	3ba3198a 	.word	0x3ba3198a
 8009c30:	6dc9c883 	.word	0x6dc9c883
 8009c34:	3fe45f30 	.word	0x3fe45f30
 8009c38:	2e000000 	.word	0x2e000000
 8009c3c:	3ba3198a 	.word	0x3ba3198a
 8009c40:	252049c1 	.word	0x252049c1
 8009c44:	397b839a 	.word	0x397b839a
 8009c48:	3fe921fb 	.word	0x3fe921fb
 8009c4c:	4002d97b 	.word	0x4002d97b
 8009c50:	3ff921fb 	.word	0x3ff921fb
 8009c54:	413921fb 	.word	0x413921fb
 8009c58:	3fe00000 	.word	0x3fe00000
 8009c5c:	0800bfe0 	.word	0x0800bfe0
 8009c60:	7fefffff 	.word	0x7fefffff
 8009c64:	ea4f 552a 	mov.w	r5, sl, asr #20
 8009c68:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8009c6c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8009c70:	460f      	mov	r7, r1
 8009c72:	4606      	mov	r6, r0
 8009c74:	f7f6 fee0 	bl	8000a38 <__aeabi_d2iz>
 8009c78:	f7f6 fbc4 	bl	8000404 <__aeabi_i2d>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	460b      	mov	r3, r1
 8009c80:	4630      	mov	r0, r6
 8009c82:	4639      	mov	r1, r7
 8009c84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009c88:	f7f6 fa6e 	bl	8000168 <__aeabi_dsub>
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	4b20      	ldr	r3, [pc, #128]	; (8009d10 <__ieee754_rem_pio2+0x3d8>)
 8009c90:	f7f6 fc22 	bl	80004d8 <__aeabi_dmul>
 8009c94:	460f      	mov	r7, r1
 8009c96:	4606      	mov	r6, r0
 8009c98:	f7f6 fece 	bl	8000a38 <__aeabi_d2iz>
 8009c9c:	f7f6 fbb2 	bl	8000404 <__aeabi_i2d>
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4630      	mov	r0, r6
 8009ca6:	4639      	mov	r1, r7
 8009ca8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009cac:	f7f6 fa5c 	bl	8000168 <__aeabi_dsub>
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	4b17      	ldr	r3, [pc, #92]	; (8009d10 <__ieee754_rem_pio2+0x3d8>)
 8009cb4:	f7f6 fc10 	bl	80004d8 <__aeabi_dmul>
 8009cb8:	f04f 0803 	mov.w	r8, #3
 8009cbc:	2600      	movs	r6, #0
 8009cbe:	2700      	movs	r7, #0
 8009cc0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009cc4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009cc8:	4632      	mov	r2, r6
 8009cca:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009cce:	463b      	mov	r3, r7
 8009cd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8009cd4:	f7f6 fe68 	bl	80009a8 <__aeabi_dcmpeq>
 8009cd8:	b9b8      	cbnz	r0, 8009d0a <__ieee754_rem_pio2+0x3d2>
 8009cda:	4b0e      	ldr	r3, [pc, #56]	; (8009d14 <__ieee754_rem_pio2+0x3dc>)
 8009cdc:	462a      	mov	r2, r5
 8009cde:	9301      	str	r3, [sp, #4]
 8009ce0:	2302      	movs	r3, #2
 8009ce2:	4621      	mov	r1, r4
 8009ce4:	9300      	str	r3, [sp, #0]
 8009ce6:	a806      	add	r0, sp, #24
 8009ce8:	4643      	mov	r3, r8
 8009cea:	f000 f97f 	bl	8009fec <__kernel_rem_pio2>
 8009cee:	f1bb 0f00 	cmp.w	fp, #0
 8009cf2:	4605      	mov	r5, r0
 8009cf4:	f6bf ae56 	bge.w	80099a4 <__ieee754_rem_pio2+0x6c>
 8009cf8:	6863      	ldr	r3, [r4, #4]
 8009cfa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009cfe:	6063      	str	r3, [r4, #4]
 8009d00:	68e3      	ldr	r3, [r4, #12]
 8009d02:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d06:	60e3      	str	r3, [r4, #12]
 8009d08:	e708      	b.n	8009b1c <__ieee754_rem_pio2+0x1e4>
 8009d0a:	46d0      	mov	r8, sl
 8009d0c:	e7dc      	b.n	8009cc8 <__ieee754_rem_pio2+0x390>
 8009d0e:	bf00      	nop
 8009d10:	41700000 	.word	0x41700000
 8009d14:	0800c060 	.word	0x0800c060

08009d18 <__ieee754_sqrt>:
 8009d18:	4b54      	ldr	r3, [pc, #336]	; (8009e6c <__ieee754_sqrt+0x154>)
 8009d1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d1e:	438b      	bics	r3, r1
 8009d20:	4606      	mov	r6, r0
 8009d22:	460d      	mov	r5, r1
 8009d24:	460a      	mov	r2, r1
 8009d26:	460c      	mov	r4, r1
 8009d28:	d10f      	bne.n	8009d4a <__ieee754_sqrt+0x32>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	f7f6 fbd3 	bl	80004d8 <__aeabi_dmul>
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	4630      	mov	r0, r6
 8009d38:	4629      	mov	r1, r5
 8009d3a:	f7f6 fa17 	bl	800016c <__adddf3>
 8009d3e:	4606      	mov	r6, r0
 8009d40:	460d      	mov	r5, r1
 8009d42:	4630      	mov	r0, r6
 8009d44:	4629      	mov	r1, r5
 8009d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d4a:	2900      	cmp	r1, #0
 8009d4c:	4607      	mov	r7, r0
 8009d4e:	4603      	mov	r3, r0
 8009d50:	dc0e      	bgt.n	8009d70 <__ieee754_sqrt+0x58>
 8009d52:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8009d56:	ea5c 0707 	orrs.w	r7, ip, r7
 8009d5a:	d0f2      	beq.n	8009d42 <__ieee754_sqrt+0x2a>
 8009d5c:	b141      	cbz	r1, 8009d70 <__ieee754_sqrt+0x58>
 8009d5e:	4602      	mov	r2, r0
 8009d60:	460b      	mov	r3, r1
 8009d62:	f7f6 fa01 	bl	8000168 <__aeabi_dsub>
 8009d66:	4602      	mov	r2, r0
 8009d68:	460b      	mov	r3, r1
 8009d6a:	f7f6 fcdf 	bl	800072c <__aeabi_ddiv>
 8009d6e:	e7e6      	b.n	8009d3e <__ieee754_sqrt+0x26>
 8009d70:	1512      	asrs	r2, r2, #20
 8009d72:	d074      	beq.n	8009e5e <__ieee754_sqrt+0x146>
 8009d74:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009d78:	07d5      	lsls	r5, r2, #31
 8009d7a:	f04f 0500 	mov.w	r5, #0
 8009d7e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009d82:	bf48      	it	mi
 8009d84:	0fd9      	lsrmi	r1, r3, #31
 8009d86:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8009d8a:	bf44      	itt	mi
 8009d8c:	005b      	lslmi	r3, r3, #1
 8009d8e:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8009d92:	1051      	asrs	r1, r2, #1
 8009d94:	0fda      	lsrs	r2, r3, #31
 8009d96:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8009d9a:	4628      	mov	r0, r5
 8009d9c:	2216      	movs	r2, #22
 8009d9e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009da2:	005b      	lsls	r3, r3, #1
 8009da4:	1987      	adds	r7, r0, r6
 8009da6:	42a7      	cmp	r7, r4
 8009da8:	bfde      	ittt	le
 8009daa:	19b8      	addle	r0, r7, r6
 8009dac:	1be4      	suble	r4, r4, r7
 8009dae:	19ad      	addle	r5, r5, r6
 8009db0:	0fdf      	lsrs	r7, r3, #31
 8009db2:	3a01      	subs	r2, #1
 8009db4:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8009db8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009dbc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009dc0:	d1f0      	bne.n	8009da4 <__ieee754_sqrt+0x8c>
 8009dc2:	f04f 0c20 	mov.w	ip, #32
 8009dc6:	4696      	mov	lr, r2
 8009dc8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009dcc:	4284      	cmp	r4, r0
 8009dce:	eb06 070e 	add.w	r7, r6, lr
 8009dd2:	dc02      	bgt.n	8009dda <__ieee754_sqrt+0xc2>
 8009dd4:	d112      	bne.n	8009dfc <__ieee754_sqrt+0xe4>
 8009dd6:	429f      	cmp	r7, r3
 8009dd8:	d810      	bhi.n	8009dfc <__ieee754_sqrt+0xe4>
 8009dda:	2f00      	cmp	r7, #0
 8009ddc:	eb07 0e06 	add.w	lr, r7, r6
 8009de0:	da42      	bge.n	8009e68 <__ieee754_sqrt+0x150>
 8009de2:	f1be 0f00 	cmp.w	lr, #0
 8009de6:	db3f      	blt.n	8009e68 <__ieee754_sqrt+0x150>
 8009de8:	f100 0801 	add.w	r8, r0, #1
 8009dec:	1a24      	subs	r4, r4, r0
 8009dee:	4640      	mov	r0, r8
 8009df0:	429f      	cmp	r7, r3
 8009df2:	bf88      	it	hi
 8009df4:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8009df8:	1bdb      	subs	r3, r3, r7
 8009dfa:	4432      	add	r2, r6
 8009dfc:	0064      	lsls	r4, r4, #1
 8009dfe:	f1bc 0c01 	subs.w	ip, ip, #1
 8009e02:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8009e06:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009e0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e0e:	d1dd      	bne.n	8009dcc <__ieee754_sqrt+0xb4>
 8009e10:	4323      	orrs	r3, r4
 8009e12:	d006      	beq.n	8009e22 <__ieee754_sqrt+0x10a>
 8009e14:	1c54      	adds	r4, r2, #1
 8009e16:	bf0b      	itete	eq
 8009e18:	4662      	moveq	r2, ip
 8009e1a:	3201      	addne	r2, #1
 8009e1c:	3501      	addeq	r5, #1
 8009e1e:	f022 0201 	bicne.w	r2, r2, #1
 8009e22:	106b      	asrs	r3, r5, #1
 8009e24:	0852      	lsrs	r2, r2, #1
 8009e26:	07e8      	lsls	r0, r5, #31
 8009e28:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009e2c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009e30:	bf48      	it	mi
 8009e32:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009e36:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8009e3a:	4616      	mov	r6, r2
 8009e3c:	e781      	b.n	8009d42 <__ieee754_sqrt+0x2a>
 8009e3e:	0adc      	lsrs	r4, r3, #11
 8009e40:	3915      	subs	r1, #21
 8009e42:	055b      	lsls	r3, r3, #21
 8009e44:	2c00      	cmp	r4, #0
 8009e46:	d0fa      	beq.n	8009e3e <__ieee754_sqrt+0x126>
 8009e48:	02e6      	lsls	r6, r4, #11
 8009e4a:	d50a      	bpl.n	8009e62 <__ieee754_sqrt+0x14a>
 8009e4c:	f1c2 0020 	rsb	r0, r2, #32
 8009e50:	fa23 f000 	lsr.w	r0, r3, r0
 8009e54:	1e55      	subs	r5, r2, #1
 8009e56:	4093      	lsls	r3, r2
 8009e58:	4304      	orrs	r4, r0
 8009e5a:	1b4a      	subs	r2, r1, r5
 8009e5c:	e78a      	b.n	8009d74 <__ieee754_sqrt+0x5c>
 8009e5e:	4611      	mov	r1, r2
 8009e60:	e7f0      	b.n	8009e44 <__ieee754_sqrt+0x12c>
 8009e62:	0064      	lsls	r4, r4, #1
 8009e64:	3201      	adds	r2, #1
 8009e66:	e7ef      	b.n	8009e48 <__ieee754_sqrt+0x130>
 8009e68:	4680      	mov	r8, r0
 8009e6a:	e7bf      	b.n	8009dec <__ieee754_sqrt+0xd4>
 8009e6c:	7ff00000 	.word	0x7ff00000

08009e70 <__kernel_cos>:
 8009e70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009e78:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8009e7c:	4680      	mov	r8, r0
 8009e7e:	460f      	mov	r7, r1
 8009e80:	e9cd 2300 	strd	r2, r3, [sp]
 8009e84:	da04      	bge.n	8009e90 <__kernel_cos+0x20>
 8009e86:	f7f6 fdd7 	bl	8000a38 <__aeabi_d2iz>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	f000 8086 	beq.w	8009f9c <__kernel_cos+0x12c>
 8009e90:	4642      	mov	r2, r8
 8009e92:	463b      	mov	r3, r7
 8009e94:	4640      	mov	r0, r8
 8009e96:	4639      	mov	r1, r7
 8009e98:	f7f6 fb1e 	bl	80004d8 <__aeabi_dmul>
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	4b4e      	ldr	r3, [pc, #312]	; (8009fd8 <__kernel_cos+0x168>)
 8009ea0:	4604      	mov	r4, r0
 8009ea2:	460d      	mov	r5, r1
 8009ea4:	f7f6 fb18 	bl	80004d8 <__aeabi_dmul>
 8009ea8:	a33f      	add	r3, pc, #252	; (adr r3, 8009fa8 <__kernel_cos+0x138>)
 8009eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eae:	4682      	mov	sl, r0
 8009eb0:	468b      	mov	fp, r1
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	f7f6 fb0f 	bl	80004d8 <__aeabi_dmul>
 8009eba:	a33d      	add	r3, pc, #244	; (adr r3, 8009fb0 <__kernel_cos+0x140>)
 8009ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec0:	f7f6 f954 	bl	800016c <__adddf3>
 8009ec4:	4622      	mov	r2, r4
 8009ec6:	462b      	mov	r3, r5
 8009ec8:	f7f6 fb06 	bl	80004d8 <__aeabi_dmul>
 8009ecc:	a33a      	add	r3, pc, #232	; (adr r3, 8009fb8 <__kernel_cos+0x148>)
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	f7f6 f949 	bl	8000168 <__aeabi_dsub>
 8009ed6:	4622      	mov	r2, r4
 8009ed8:	462b      	mov	r3, r5
 8009eda:	f7f6 fafd 	bl	80004d8 <__aeabi_dmul>
 8009ede:	a338      	add	r3, pc, #224	; (adr r3, 8009fc0 <__kernel_cos+0x150>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	f7f6 f942 	bl	800016c <__adddf3>
 8009ee8:	4622      	mov	r2, r4
 8009eea:	462b      	mov	r3, r5
 8009eec:	f7f6 faf4 	bl	80004d8 <__aeabi_dmul>
 8009ef0:	a335      	add	r3, pc, #212	; (adr r3, 8009fc8 <__kernel_cos+0x158>)
 8009ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef6:	f7f6 f937 	bl	8000168 <__aeabi_dsub>
 8009efa:	4622      	mov	r2, r4
 8009efc:	462b      	mov	r3, r5
 8009efe:	f7f6 faeb 	bl	80004d8 <__aeabi_dmul>
 8009f02:	a333      	add	r3, pc, #204	; (adr r3, 8009fd0 <__kernel_cos+0x160>)
 8009f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f08:	f7f6 f930 	bl	800016c <__adddf3>
 8009f0c:	4622      	mov	r2, r4
 8009f0e:	462b      	mov	r3, r5
 8009f10:	f7f6 fae2 	bl	80004d8 <__aeabi_dmul>
 8009f14:	4622      	mov	r2, r4
 8009f16:	462b      	mov	r3, r5
 8009f18:	f7f6 fade 	bl	80004d8 <__aeabi_dmul>
 8009f1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f20:	4604      	mov	r4, r0
 8009f22:	460d      	mov	r5, r1
 8009f24:	4640      	mov	r0, r8
 8009f26:	4639      	mov	r1, r7
 8009f28:	f7f6 fad6 	bl	80004d8 <__aeabi_dmul>
 8009f2c:	460b      	mov	r3, r1
 8009f2e:	4602      	mov	r2, r0
 8009f30:	4629      	mov	r1, r5
 8009f32:	4620      	mov	r0, r4
 8009f34:	f7f6 f918 	bl	8000168 <__aeabi_dsub>
 8009f38:	4b28      	ldr	r3, [pc, #160]	; (8009fdc <__kernel_cos+0x16c>)
 8009f3a:	4680      	mov	r8, r0
 8009f3c:	429e      	cmp	r6, r3
 8009f3e:	4689      	mov	r9, r1
 8009f40:	dc0e      	bgt.n	8009f60 <__kernel_cos+0xf0>
 8009f42:	4602      	mov	r2, r0
 8009f44:	460b      	mov	r3, r1
 8009f46:	4650      	mov	r0, sl
 8009f48:	4659      	mov	r1, fp
 8009f4a:	f7f6 f90d 	bl	8000168 <__aeabi_dsub>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	2000      	movs	r0, #0
 8009f52:	460b      	mov	r3, r1
 8009f54:	4922      	ldr	r1, [pc, #136]	; (8009fe0 <__kernel_cos+0x170>)
 8009f56:	f7f6 f907 	bl	8000168 <__aeabi_dsub>
 8009f5a:	b003      	add	sp, #12
 8009f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f60:	2400      	movs	r4, #0
 8009f62:	4b20      	ldr	r3, [pc, #128]	; (8009fe4 <__kernel_cos+0x174>)
 8009f64:	4622      	mov	r2, r4
 8009f66:	429e      	cmp	r6, r3
 8009f68:	bfcc      	ite	gt
 8009f6a:	4d1f      	ldrgt	r5, [pc, #124]	; (8009fe8 <__kernel_cos+0x178>)
 8009f6c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8009f70:	462b      	mov	r3, r5
 8009f72:	2000      	movs	r0, #0
 8009f74:	491a      	ldr	r1, [pc, #104]	; (8009fe0 <__kernel_cos+0x170>)
 8009f76:	f7f6 f8f7 	bl	8000168 <__aeabi_dsub>
 8009f7a:	4622      	mov	r2, r4
 8009f7c:	4606      	mov	r6, r0
 8009f7e:	460f      	mov	r7, r1
 8009f80:	462b      	mov	r3, r5
 8009f82:	4650      	mov	r0, sl
 8009f84:	4659      	mov	r1, fp
 8009f86:	f7f6 f8ef 	bl	8000168 <__aeabi_dsub>
 8009f8a:	4642      	mov	r2, r8
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	f7f6 f8eb 	bl	8000168 <__aeabi_dsub>
 8009f92:	4602      	mov	r2, r0
 8009f94:	460b      	mov	r3, r1
 8009f96:	4630      	mov	r0, r6
 8009f98:	4639      	mov	r1, r7
 8009f9a:	e7dc      	b.n	8009f56 <__kernel_cos+0xe6>
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	4910      	ldr	r1, [pc, #64]	; (8009fe0 <__kernel_cos+0x170>)
 8009fa0:	e7db      	b.n	8009f5a <__kernel_cos+0xea>
 8009fa2:	bf00      	nop
 8009fa4:	f3af 8000 	nop.w
 8009fa8:	be8838d4 	.word	0xbe8838d4
 8009fac:	bda8fae9 	.word	0xbda8fae9
 8009fb0:	bdb4b1c4 	.word	0xbdb4b1c4
 8009fb4:	3e21ee9e 	.word	0x3e21ee9e
 8009fb8:	809c52ad 	.word	0x809c52ad
 8009fbc:	3e927e4f 	.word	0x3e927e4f
 8009fc0:	19cb1590 	.word	0x19cb1590
 8009fc4:	3efa01a0 	.word	0x3efa01a0
 8009fc8:	16c15177 	.word	0x16c15177
 8009fcc:	3f56c16c 	.word	0x3f56c16c
 8009fd0:	5555554c 	.word	0x5555554c
 8009fd4:	3fa55555 	.word	0x3fa55555
 8009fd8:	3fe00000 	.word	0x3fe00000
 8009fdc:	3fd33332 	.word	0x3fd33332
 8009fe0:	3ff00000 	.word	0x3ff00000
 8009fe4:	3fe90000 	.word	0x3fe90000
 8009fe8:	3fd20000 	.word	0x3fd20000

08009fec <__kernel_rem_pio2>:
 8009fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ff0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8009ff4:	9307      	str	r3, [sp, #28]
 8009ff6:	9104      	str	r1, [sp, #16]
 8009ff8:	4bbf      	ldr	r3, [pc, #764]	; (800a2f8 <__kernel_rem_pio2+0x30c>)
 8009ffa:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8009ffc:	1ed4      	subs	r4, r2, #3
 8009ffe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a002:	2500      	movs	r5, #0
 800a004:	9302      	str	r3, [sp, #8]
 800a006:	9b07      	ldr	r3, [sp, #28]
 800a008:	9008      	str	r0, [sp, #32]
 800a00a:	3b01      	subs	r3, #1
 800a00c:	9306      	str	r3, [sp, #24]
 800a00e:	2318      	movs	r3, #24
 800a010:	fb94 f4f3 	sdiv	r4, r4, r3
 800a014:	f06f 0317 	mvn.w	r3, #23
 800a018:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a01c:	fb04 3303 	mla	r3, r4, r3, r3
 800a020:	eb03 0a02 	add.w	sl, r3, r2
 800a024:	9a06      	ldr	r2, [sp, #24]
 800a026:	9b02      	ldr	r3, [sp, #8]
 800a028:	1aa7      	subs	r7, r4, r2
 800a02a:	eb03 0802 	add.w	r8, r3, r2
 800a02e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a030:	2200      	movs	r2, #0
 800a032:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a036:	2300      	movs	r3, #0
 800a038:	ae1e      	add	r6, sp, #120	; 0x78
 800a03a:	4545      	cmp	r5, r8
 800a03c:	dd14      	ble.n	800a068 <__kernel_rem_pio2+0x7c>
 800a03e:	2600      	movs	r6, #0
 800a040:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800a044:	9b02      	ldr	r3, [sp, #8]
 800a046:	429e      	cmp	r6, r3
 800a048:	dc39      	bgt.n	800a0be <__kernel_rem_pio2+0xd2>
 800a04a:	9b08      	ldr	r3, [sp, #32]
 800a04c:	f04f 0800 	mov.w	r8, #0
 800a050:	3b08      	subs	r3, #8
 800a052:	9300      	str	r3, [sp, #0]
 800a054:	9b07      	ldr	r3, [sp, #28]
 800a056:	f04f 0900 	mov.w	r9, #0
 800a05a:	199d      	adds	r5, r3, r6
 800a05c:	ab20      	add	r3, sp, #128	; 0x80
 800a05e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a062:	9305      	str	r3, [sp, #20]
 800a064:	2700      	movs	r7, #0
 800a066:	e023      	b.n	800a0b0 <__kernel_rem_pio2+0xc4>
 800a068:	42ef      	cmn	r7, r5
 800a06a:	d40b      	bmi.n	800a084 <__kernel_rem_pio2+0x98>
 800a06c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a070:	e9cd 2300 	strd	r2, r3, [sp]
 800a074:	f7f6 f9c6 	bl	8000404 <__aeabi_i2d>
 800a078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a07c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800a080:	3501      	adds	r5, #1
 800a082:	e7da      	b.n	800a03a <__kernel_rem_pio2+0x4e>
 800a084:	4610      	mov	r0, r2
 800a086:	4619      	mov	r1, r3
 800a088:	e7f8      	b.n	800a07c <__kernel_rem_pio2+0x90>
 800a08a:	9905      	ldr	r1, [sp, #20]
 800a08c:	9d00      	ldr	r5, [sp, #0]
 800a08e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a092:	9105      	str	r1, [sp, #20]
 800a094:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800a098:	9500      	str	r5, [sp, #0]
 800a09a:	f7f6 fa1d 	bl	80004d8 <__aeabi_dmul>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4640      	mov	r0, r8
 800a0a4:	4649      	mov	r1, r9
 800a0a6:	f7f6 f861 	bl	800016c <__adddf3>
 800a0aa:	4680      	mov	r8, r0
 800a0ac:	4689      	mov	r9, r1
 800a0ae:	3701      	adds	r7, #1
 800a0b0:	9b06      	ldr	r3, [sp, #24]
 800a0b2:	429f      	cmp	r7, r3
 800a0b4:	dde9      	ble.n	800a08a <__kernel_rem_pio2+0x9e>
 800a0b6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800a0ba:	3601      	adds	r6, #1
 800a0bc:	e7c2      	b.n	800a044 <__kernel_rem_pio2+0x58>
 800a0be:	9b02      	ldr	r3, [sp, #8]
 800a0c0:	aa0c      	add	r2, sp, #48	; 0x30
 800a0c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a0c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0c8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a0ca:	9f02      	ldr	r7, [sp, #8]
 800a0cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a0d0:	930a      	str	r3, [sp, #40]	; 0x28
 800a0d2:	2600      	movs	r6, #0
 800a0d4:	ab98      	add	r3, sp, #608	; 0x260
 800a0d6:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800a0da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a0de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a0e2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a0e6:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a0ea:	ab98      	add	r3, sp, #608	; 0x260
 800a0ec:	445b      	add	r3, fp
 800a0ee:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 800a0f2:	1bbb      	subs	r3, r7, r6
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	dc71      	bgt.n	800a1dc <__kernel_rem_pio2+0x1f0>
 800a0f8:	4652      	mov	r2, sl
 800a0fa:	4640      	mov	r0, r8
 800a0fc:	4649      	mov	r1, r9
 800a0fe:	f000 fc97 	bl	800aa30 <scalbn>
 800a102:	2200      	movs	r2, #0
 800a104:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a108:	4604      	mov	r4, r0
 800a10a:	460d      	mov	r5, r1
 800a10c:	f7f6 f9e4 	bl	80004d8 <__aeabi_dmul>
 800a110:	f000 fb76 	bl	800a800 <floor>
 800a114:	2200      	movs	r2, #0
 800a116:	4b79      	ldr	r3, [pc, #484]	; (800a2fc <__kernel_rem_pio2+0x310>)
 800a118:	f7f6 f9de 	bl	80004d8 <__aeabi_dmul>
 800a11c:	4602      	mov	r2, r0
 800a11e:	460b      	mov	r3, r1
 800a120:	4620      	mov	r0, r4
 800a122:	4629      	mov	r1, r5
 800a124:	f7f6 f820 	bl	8000168 <__aeabi_dsub>
 800a128:	460d      	mov	r5, r1
 800a12a:	4604      	mov	r4, r0
 800a12c:	f7f6 fc84 	bl	8000a38 <__aeabi_d2iz>
 800a130:	9005      	str	r0, [sp, #20]
 800a132:	f7f6 f967 	bl	8000404 <__aeabi_i2d>
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	4620      	mov	r0, r4
 800a13c:	4629      	mov	r1, r5
 800a13e:	f7f6 f813 	bl	8000168 <__aeabi_dsub>
 800a142:	f1ba 0f00 	cmp.w	sl, #0
 800a146:	4680      	mov	r8, r0
 800a148:	4689      	mov	r9, r1
 800a14a:	dd6c      	ble.n	800a226 <__kernel_rem_pio2+0x23a>
 800a14c:	1e7a      	subs	r2, r7, #1
 800a14e:	ab0c      	add	r3, sp, #48	; 0x30
 800a150:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a154:	f1ca 0118 	rsb	r1, sl, #24
 800a158:	9c05      	ldr	r4, [sp, #20]
 800a15a:	fa40 f301 	asr.w	r3, r0, r1
 800a15e:	441c      	add	r4, r3
 800a160:	408b      	lsls	r3, r1
 800a162:	1ac0      	subs	r0, r0, r3
 800a164:	ab0c      	add	r3, sp, #48	; 0x30
 800a166:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a16a:	f1ca 0317 	rsb	r3, sl, #23
 800a16e:	9405      	str	r4, [sp, #20]
 800a170:	fa40 f303 	asr.w	r3, r0, r3
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	9b00      	ldr	r3, [sp, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	dd62      	ble.n	800a242 <__kernel_rem_pio2+0x256>
 800a17c:	2200      	movs	r2, #0
 800a17e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a182:	4614      	mov	r4, r2
 800a184:	9b05      	ldr	r3, [sp, #20]
 800a186:	3301      	adds	r3, #1
 800a188:	9305      	str	r3, [sp, #20]
 800a18a:	4297      	cmp	r7, r2
 800a18c:	f300 809f 	bgt.w	800a2ce <__kernel_rem_pio2+0x2e2>
 800a190:	f1ba 0f00 	cmp.w	sl, #0
 800a194:	dd07      	ble.n	800a1a6 <__kernel_rem_pio2+0x1ba>
 800a196:	f1ba 0f01 	cmp.w	sl, #1
 800a19a:	f000 80bb 	beq.w	800a314 <__kernel_rem_pio2+0x328>
 800a19e:	f1ba 0f02 	cmp.w	sl, #2
 800a1a2:	f000 80c1 	beq.w	800a328 <__kernel_rem_pio2+0x33c>
 800a1a6:	9b00      	ldr	r3, [sp, #0]
 800a1a8:	2b02      	cmp	r3, #2
 800a1aa:	d14a      	bne.n	800a242 <__kernel_rem_pio2+0x256>
 800a1ac:	4642      	mov	r2, r8
 800a1ae:	464b      	mov	r3, r9
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	4953      	ldr	r1, [pc, #332]	; (800a300 <__kernel_rem_pio2+0x314>)
 800a1b4:	f7f5 ffd8 	bl	8000168 <__aeabi_dsub>
 800a1b8:	4680      	mov	r8, r0
 800a1ba:	4689      	mov	r9, r1
 800a1bc:	2c00      	cmp	r4, #0
 800a1be:	d040      	beq.n	800a242 <__kernel_rem_pio2+0x256>
 800a1c0:	4652      	mov	r2, sl
 800a1c2:	2000      	movs	r0, #0
 800a1c4:	494e      	ldr	r1, [pc, #312]	; (800a300 <__kernel_rem_pio2+0x314>)
 800a1c6:	f000 fc33 	bl	800aa30 <scalbn>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4640      	mov	r0, r8
 800a1d0:	4649      	mov	r1, r9
 800a1d2:	f7f5 ffc9 	bl	8000168 <__aeabi_dsub>
 800a1d6:	4680      	mov	r8, r0
 800a1d8:	4689      	mov	r9, r1
 800a1da:	e032      	b.n	800a242 <__kernel_rem_pio2+0x256>
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4b49      	ldr	r3, [pc, #292]	; (800a304 <__kernel_rem_pio2+0x318>)
 800a1e0:	4640      	mov	r0, r8
 800a1e2:	4649      	mov	r1, r9
 800a1e4:	f7f6 f978 	bl	80004d8 <__aeabi_dmul>
 800a1e8:	f7f6 fc26 	bl	8000a38 <__aeabi_d2iz>
 800a1ec:	f7f6 f90a 	bl	8000404 <__aeabi_i2d>
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	4b45      	ldr	r3, [pc, #276]	; (800a308 <__kernel_rem_pio2+0x31c>)
 800a1f4:	e9cd 0100 	strd	r0, r1, [sp]
 800a1f8:	f7f6 f96e 	bl	80004d8 <__aeabi_dmul>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	460b      	mov	r3, r1
 800a200:	4640      	mov	r0, r8
 800a202:	4649      	mov	r1, r9
 800a204:	f7f5 ffb0 	bl	8000168 <__aeabi_dsub>
 800a208:	f7f6 fc16 	bl	8000a38 <__aeabi_d2iz>
 800a20c:	ab0c      	add	r3, sp, #48	; 0x30
 800a20e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800a212:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a216:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a21a:	f7f5 ffa7 	bl	800016c <__adddf3>
 800a21e:	3601      	adds	r6, #1
 800a220:	4680      	mov	r8, r0
 800a222:	4689      	mov	r9, r1
 800a224:	e765      	b.n	800a0f2 <__kernel_rem_pio2+0x106>
 800a226:	d105      	bne.n	800a234 <__kernel_rem_pio2+0x248>
 800a228:	1e7b      	subs	r3, r7, #1
 800a22a:	aa0c      	add	r2, sp, #48	; 0x30
 800a22c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a230:	15c3      	asrs	r3, r0, #23
 800a232:	e79f      	b.n	800a174 <__kernel_rem_pio2+0x188>
 800a234:	2200      	movs	r2, #0
 800a236:	4b35      	ldr	r3, [pc, #212]	; (800a30c <__kernel_rem_pio2+0x320>)
 800a238:	f7f6 fbd4 	bl	80009e4 <__aeabi_dcmpge>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d143      	bne.n	800a2c8 <__kernel_rem_pio2+0x2dc>
 800a240:	9000      	str	r0, [sp, #0]
 800a242:	2200      	movs	r2, #0
 800a244:	2300      	movs	r3, #0
 800a246:	4640      	mov	r0, r8
 800a248:	4649      	mov	r1, r9
 800a24a:	f7f6 fbad 	bl	80009a8 <__aeabi_dcmpeq>
 800a24e:	2800      	cmp	r0, #0
 800a250:	f000 80c3 	beq.w	800a3da <__kernel_rem_pio2+0x3ee>
 800a254:	1e7c      	subs	r4, r7, #1
 800a256:	4623      	mov	r3, r4
 800a258:	2200      	movs	r2, #0
 800a25a:	9902      	ldr	r1, [sp, #8]
 800a25c:	428b      	cmp	r3, r1
 800a25e:	da6a      	bge.n	800a336 <__kernel_rem_pio2+0x34a>
 800a260:	2a00      	cmp	r2, #0
 800a262:	f000 8084 	beq.w	800a36e <__kernel_rem_pio2+0x382>
 800a266:	ab0c      	add	r3, sp, #48	; 0x30
 800a268:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a26c:	f1aa 0a18 	sub.w	sl, sl, #24
 800a270:	2b00      	cmp	r3, #0
 800a272:	f000 80b0 	beq.w	800a3d6 <__kernel_rem_pio2+0x3ea>
 800a276:	4652      	mov	r2, sl
 800a278:	2000      	movs	r0, #0
 800a27a:	4921      	ldr	r1, [pc, #132]	; (800a300 <__kernel_rem_pio2+0x314>)
 800a27c:	f000 fbd8 	bl	800aa30 <scalbn>
 800a280:	4625      	mov	r5, r4
 800a282:	4606      	mov	r6, r0
 800a284:	460f      	mov	r7, r1
 800a286:	f04f 0a00 	mov.w	sl, #0
 800a28a:	00e3      	lsls	r3, r4, #3
 800a28c:	aa98      	add	r2, sp, #608	; 0x260
 800a28e:	eb02 0803 	add.w	r8, r2, r3
 800a292:	f8df b070 	ldr.w	fp, [pc, #112]	; 800a304 <__kernel_rem_pio2+0x318>
 800a296:	9306      	str	r3, [sp, #24]
 800a298:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800a29c:	2d00      	cmp	r5, #0
 800a29e:	f280 80d2 	bge.w	800a446 <__kernel_rem_pio2+0x45a>
 800a2a2:	2500      	movs	r5, #0
 800a2a4:	9a06      	ldr	r2, [sp, #24]
 800a2a6:	ab98      	add	r3, sp, #608	; 0x260
 800a2a8:	189e      	adds	r6, r3, r2
 800a2aa:	3ea8      	subs	r6, #168	; 0xa8
 800a2ac:	1b63      	subs	r3, r4, r5
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f2c0 80f9 	blt.w	800a4a6 <__kernel_rem_pio2+0x4ba>
 800a2b4:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800a310 <__kernel_rem_pio2+0x324>
 800a2b8:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 800a2bc:	f04f 0a00 	mov.w	sl, #0
 800a2c0:	f04f 0b00 	mov.w	fp, #0
 800a2c4:	2700      	movs	r7, #0
 800a2c6:	e0e2      	b.n	800a48e <__kernel_rem_pio2+0x4a2>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	9300      	str	r3, [sp, #0]
 800a2cc:	e756      	b.n	800a17c <__kernel_rem_pio2+0x190>
 800a2ce:	ab0c      	add	r3, sp, #48	; 0x30
 800a2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d4:	b94c      	cbnz	r4, 800a2ea <__kernel_rem_pio2+0x2fe>
 800a2d6:	b12b      	cbz	r3, 800a2e4 <__kernel_rem_pio2+0x2f8>
 800a2d8:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a2dc:	a80c      	add	r0, sp, #48	; 0x30
 800a2de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	3201      	adds	r2, #1
 800a2e6:	461c      	mov	r4, r3
 800a2e8:	e74f      	b.n	800a18a <__kernel_rem_pio2+0x19e>
 800a2ea:	1acb      	subs	r3, r1, r3
 800a2ec:	a80c      	add	r0, sp, #48	; 0x30
 800a2ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a2f2:	4623      	mov	r3, r4
 800a2f4:	e7f6      	b.n	800a2e4 <__kernel_rem_pio2+0x2f8>
 800a2f6:	bf00      	nop
 800a2f8:	0800c1a8 	.word	0x0800c1a8
 800a2fc:	40200000 	.word	0x40200000
 800a300:	3ff00000 	.word	0x3ff00000
 800a304:	3e700000 	.word	0x3e700000
 800a308:	41700000 	.word	0x41700000
 800a30c:	3fe00000 	.word	0x3fe00000
 800a310:	0800c160 	.word	0x0800c160
 800a314:	1e7a      	subs	r2, r7, #1
 800a316:	ab0c      	add	r3, sp, #48	; 0x30
 800a318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a31c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a320:	a90c      	add	r1, sp, #48	; 0x30
 800a322:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a326:	e73e      	b.n	800a1a6 <__kernel_rem_pio2+0x1ba>
 800a328:	1e7a      	subs	r2, r7, #1
 800a32a:	ab0c      	add	r3, sp, #48	; 0x30
 800a32c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a330:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a334:	e7f4      	b.n	800a320 <__kernel_rem_pio2+0x334>
 800a336:	a90c      	add	r1, sp, #48	; 0x30
 800a338:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a33c:	3b01      	subs	r3, #1
 800a33e:	430a      	orrs	r2, r1
 800a340:	e78b      	b.n	800a25a <__kernel_rem_pio2+0x26e>
 800a342:	3401      	adds	r4, #1
 800a344:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a348:	2a00      	cmp	r2, #0
 800a34a:	d0fa      	beq.n	800a342 <__kernel_rem_pio2+0x356>
 800a34c:	ab98      	add	r3, sp, #608	; 0x260
 800a34e:	449b      	add	fp, r3
 800a350:	9b07      	ldr	r3, [sp, #28]
 800a352:	1c7e      	adds	r6, r7, #1
 800a354:	19dd      	adds	r5, r3, r7
 800a356:	ab98      	add	r3, sp, #608	; 0x260
 800a358:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a35c:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 800a360:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800a364:	443c      	add	r4, r7
 800a366:	42b4      	cmp	r4, r6
 800a368:	da04      	bge.n	800a374 <__kernel_rem_pio2+0x388>
 800a36a:	4627      	mov	r7, r4
 800a36c:	e6b1      	b.n	800a0d2 <__kernel_rem_pio2+0xe6>
 800a36e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a370:	2401      	movs	r4, #1
 800a372:	e7e7      	b.n	800a344 <__kernel_rem_pio2+0x358>
 800a374:	f105 0308 	add.w	r3, r5, #8
 800a378:	9309      	str	r3, [sp, #36]	; 0x24
 800a37a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a37c:	2700      	movs	r7, #0
 800a37e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a382:	f7f6 f83f 	bl	8000404 <__aeabi_i2d>
 800a386:	f04f 0800 	mov.w	r8, #0
 800a38a:	f04f 0900 	mov.w	r9, #0
 800a38e:	9b08      	ldr	r3, [sp, #32]
 800a390:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800a394:	3b08      	subs	r3, #8
 800a396:	9300      	str	r3, [sp, #0]
 800a398:	f105 0310 	add.w	r3, r5, #16
 800a39c:	9305      	str	r3, [sp, #20]
 800a39e:	9b06      	ldr	r3, [sp, #24]
 800a3a0:	429f      	cmp	r7, r3
 800a3a2:	dd04      	ble.n	800a3ae <__kernel_rem_pio2+0x3c2>
 800a3a4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800a3a8:	3601      	adds	r6, #1
 800a3aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a3ac:	e7db      	b.n	800a366 <__kernel_rem_pio2+0x37a>
 800a3ae:	9905      	ldr	r1, [sp, #20]
 800a3b0:	9d00      	ldr	r5, [sp, #0]
 800a3b2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a3b6:	9105      	str	r1, [sp, #20]
 800a3b8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800a3bc:	9500      	str	r5, [sp, #0]
 800a3be:	f7f6 f88b 	bl	80004d8 <__aeabi_dmul>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	4640      	mov	r0, r8
 800a3c8:	4649      	mov	r1, r9
 800a3ca:	f7f5 fecf 	bl	800016c <__adddf3>
 800a3ce:	3701      	adds	r7, #1
 800a3d0:	4680      	mov	r8, r0
 800a3d2:	4689      	mov	r9, r1
 800a3d4:	e7e3      	b.n	800a39e <__kernel_rem_pio2+0x3b2>
 800a3d6:	3c01      	subs	r4, #1
 800a3d8:	e745      	b.n	800a266 <__kernel_rem_pio2+0x27a>
 800a3da:	f1ca 0200 	rsb	r2, sl, #0
 800a3de:	4640      	mov	r0, r8
 800a3e0:	4649      	mov	r1, r9
 800a3e2:	f000 fb25 	bl	800aa30 <scalbn>
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	4ba3      	ldr	r3, [pc, #652]	; (800a678 <__kernel_rem_pio2+0x68c>)
 800a3ea:	4604      	mov	r4, r0
 800a3ec:	460d      	mov	r5, r1
 800a3ee:	f7f6 faf9 	bl	80009e4 <__aeabi_dcmpge>
 800a3f2:	b1f8      	cbz	r0, 800a434 <__kernel_rem_pio2+0x448>
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	4ba1      	ldr	r3, [pc, #644]	; (800a67c <__kernel_rem_pio2+0x690>)
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	4629      	mov	r1, r5
 800a3fc:	f7f6 f86c 	bl	80004d8 <__aeabi_dmul>
 800a400:	f7f6 fb1a 	bl	8000a38 <__aeabi_d2iz>
 800a404:	4606      	mov	r6, r0
 800a406:	f7f5 fffd 	bl	8000404 <__aeabi_i2d>
 800a40a:	2200      	movs	r2, #0
 800a40c:	4b9a      	ldr	r3, [pc, #616]	; (800a678 <__kernel_rem_pio2+0x68c>)
 800a40e:	f7f6 f863 	bl	80004d8 <__aeabi_dmul>
 800a412:	460b      	mov	r3, r1
 800a414:	4602      	mov	r2, r0
 800a416:	4629      	mov	r1, r5
 800a418:	4620      	mov	r0, r4
 800a41a:	f7f5 fea5 	bl	8000168 <__aeabi_dsub>
 800a41e:	f7f6 fb0b 	bl	8000a38 <__aeabi_d2iz>
 800a422:	1c7c      	adds	r4, r7, #1
 800a424:	ab0c      	add	r3, sp, #48	; 0x30
 800a426:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800a42a:	f10a 0a18 	add.w	sl, sl, #24
 800a42e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800a432:	e720      	b.n	800a276 <__kernel_rem_pio2+0x28a>
 800a434:	4620      	mov	r0, r4
 800a436:	4629      	mov	r1, r5
 800a438:	f7f6 fafe 	bl	8000a38 <__aeabi_d2iz>
 800a43c:	ab0c      	add	r3, sp, #48	; 0x30
 800a43e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800a442:	463c      	mov	r4, r7
 800a444:	e717      	b.n	800a276 <__kernel_rem_pio2+0x28a>
 800a446:	ab0c      	add	r3, sp, #48	; 0x30
 800a448:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a44c:	f7f5 ffda 	bl	8000404 <__aeabi_i2d>
 800a450:	4632      	mov	r2, r6
 800a452:	463b      	mov	r3, r7
 800a454:	f7f6 f840 	bl	80004d8 <__aeabi_dmul>
 800a458:	4652      	mov	r2, sl
 800a45a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800a45e:	465b      	mov	r3, fp
 800a460:	4630      	mov	r0, r6
 800a462:	4639      	mov	r1, r7
 800a464:	f7f6 f838 	bl	80004d8 <__aeabi_dmul>
 800a468:	3d01      	subs	r5, #1
 800a46a:	4606      	mov	r6, r0
 800a46c:	460f      	mov	r7, r1
 800a46e:	e715      	b.n	800a29c <__kernel_rem_pio2+0x2b0>
 800a470:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800a474:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800a478:	f7f6 f82e 	bl	80004d8 <__aeabi_dmul>
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	4650      	mov	r0, sl
 800a482:	4659      	mov	r1, fp
 800a484:	f7f5 fe72 	bl	800016c <__adddf3>
 800a488:	4682      	mov	sl, r0
 800a48a:	468b      	mov	fp, r1
 800a48c:	3701      	adds	r7, #1
 800a48e:	9b02      	ldr	r3, [sp, #8]
 800a490:	429f      	cmp	r7, r3
 800a492:	dc01      	bgt.n	800a498 <__kernel_rem_pio2+0x4ac>
 800a494:	42bd      	cmp	r5, r7
 800a496:	daeb      	bge.n	800a470 <__kernel_rem_pio2+0x484>
 800a498:	ab48      	add	r3, sp, #288	; 0x120
 800a49a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a49e:	e9c3 ab00 	strd	sl, fp, [r3]
 800a4a2:	3501      	adds	r5, #1
 800a4a4:	e702      	b.n	800a2ac <__kernel_rem_pio2+0x2c0>
 800a4a6:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800a4a8:	2b03      	cmp	r3, #3
 800a4aa:	d86c      	bhi.n	800a586 <__kernel_rem_pio2+0x59a>
 800a4ac:	e8df f003 	tbb	[pc, r3]
 800a4b0:	022f2f59 	.word	0x022f2f59
 800a4b4:	9a06      	ldr	r2, [sp, #24]
 800a4b6:	ab48      	add	r3, sp, #288	; 0x120
 800a4b8:	189d      	adds	r5, r3, r2
 800a4ba:	46aa      	mov	sl, r5
 800a4bc:	46a3      	mov	fp, r4
 800a4be:	f1bb 0f00 	cmp.w	fp, #0
 800a4c2:	f300 8087 	bgt.w	800a5d4 <__kernel_rem_pio2+0x5e8>
 800a4c6:	46a2      	mov	sl, r4
 800a4c8:	f1ba 0f01 	cmp.w	sl, #1
 800a4cc:	f300 809f 	bgt.w	800a60e <__kernel_rem_pio2+0x622>
 800a4d0:	2700      	movs	r7, #0
 800a4d2:	463e      	mov	r6, r7
 800a4d4:	9d06      	ldr	r5, [sp, #24]
 800a4d6:	ab48      	add	r3, sp, #288	; 0x120
 800a4d8:	3508      	adds	r5, #8
 800a4da:	441d      	add	r5, r3
 800a4dc:	2c01      	cmp	r4, #1
 800a4de:	f300 80b3 	bgt.w	800a648 <__kernel_rem_pio2+0x65c>
 800a4e2:	9b00      	ldr	r3, [sp, #0]
 800a4e4:	9d48      	ldr	r5, [sp, #288]	; 0x120
 800a4e6:	9849      	ldr	r0, [sp, #292]	; 0x124
 800a4e8:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 800a4ea:	994b      	ldr	r1, [sp, #300]	; 0x12c
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	f040 80b5 	bne.w	800a65c <__kernel_rem_pio2+0x670>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	462a      	mov	r2, r5
 800a4f6:	9804      	ldr	r0, [sp, #16]
 800a4f8:	e9c0 2300 	strd	r2, r3, [r0]
 800a4fc:	4622      	mov	r2, r4
 800a4fe:	460b      	mov	r3, r1
 800a500:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a504:	463a      	mov	r2, r7
 800a506:	4633      	mov	r3, r6
 800a508:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800a50c:	e03b      	b.n	800a586 <__kernel_rem_pio2+0x59a>
 800a50e:	f04f 0c00 	mov.w	ip, #0
 800a512:	4626      	mov	r6, r4
 800a514:	4667      	mov	r7, ip
 800a516:	9d06      	ldr	r5, [sp, #24]
 800a518:	ab48      	add	r3, sp, #288	; 0x120
 800a51a:	3508      	adds	r5, #8
 800a51c:	441d      	add	r5, r3
 800a51e:	2e00      	cmp	r6, #0
 800a520:	da42      	bge.n	800a5a8 <__kernel_rem_pio2+0x5bc>
 800a522:	9b00      	ldr	r3, [sp, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d049      	beq.n	800a5bc <__kernel_rem_pio2+0x5d0>
 800a528:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800a52c:	4662      	mov	r2, ip
 800a52e:	460b      	mov	r3, r1
 800a530:	9904      	ldr	r1, [sp, #16]
 800a532:	2601      	movs	r6, #1
 800a534:	e9c1 2300 	strd	r2, r3, [r1]
 800a538:	a948      	add	r1, sp, #288	; 0x120
 800a53a:	463b      	mov	r3, r7
 800a53c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a540:	f7f5 fe12 	bl	8000168 <__aeabi_dsub>
 800a544:	4684      	mov	ip, r0
 800a546:	460f      	mov	r7, r1
 800a548:	ad48      	add	r5, sp, #288	; 0x120
 800a54a:	42b4      	cmp	r4, r6
 800a54c:	da38      	bge.n	800a5c0 <__kernel_rem_pio2+0x5d4>
 800a54e:	9b00      	ldr	r3, [sp, #0]
 800a550:	b10b      	cbz	r3, 800a556 <__kernel_rem_pio2+0x56a>
 800a552:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800a556:	4662      	mov	r2, ip
 800a558:	463b      	mov	r3, r7
 800a55a:	9904      	ldr	r1, [sp, #16]
 800a55c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800a560:	e011      	b.n	800a586 <__kernel_rem_pio2+0x59a>
 800a562:	2700      	movs	r7, #0
 800a564:	463d      	mov	r5, r7
 800a566:	9b06      	ldr	r3, [sp, #24]
 800a568:	aa98      	add	r2, sp, #608	; 0x260
 800a56a:	4413      	add	r3, r2
 800a56c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800a570:	2c00      	cmp	r4, #0
 800a572:	da0f      	bge.n	800a594 <__kernel_rem_pio2+0x5a8>
 800a574:	9b00      	ldr	r3, [sp, #0]
 800a576:	b10b      	cbz	r3, 800a57c <__kernel_rem_pio2+0x590>
 800a578:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800a57c:	463a      	mov	r2, r7
 800a57e:	462b      	mov	r3, r5
 800a580:	9904      	ldr	r1, [sp, #16]
 800a582:	e9c1 2300 	strd	r2, r3, [r1]
 800a586:	9b05      	ldr	r3, [sp, #20]
 800a588:	f003 0007 	and.w	r0, r3, #7
 800a58c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800a590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a594:	4638      	mov	r0, r7
 800a596:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a59a:	4629      	mov	r1, r5
 800a59c:	f7f5 fde6 	bl	800016c <__adddf3>
 800a5a0:	3c01      	subs	r4, #1
 800a5a2:	4607      	mov	r7, r0
 800a5a4:	460d      	mov	r5, r1
 800a5a6:	e7e3      	b.n	800a570 <__kernel_rem_pio2+0x584>
 800a5a8:	4660      	mov	r0, ip
 800a5aa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a5ae:	4639      	mov	r1, r7
 800a5b0:	f7f5 fddc 	bl	800016c <__adddf3>
 800a5b4:	3e01      	subs	r6, #1
 800a5b6:	4684      	mov	ip, r0
 800a5b8:	460f      	mov	r7, r1
 800a5ba:	e7b0      	b.n	800a51e <__kernel_rem_pio2+0x532>
 800a5bc:	4639      	mov	r1, r7
 800a5be:	e7b5      	b.n	800a52c <__kernel_rem_pio2+0x540>
 800a5c0:	4660      	mov	r0, ip
 800a5c2:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800a5c6:	4639      	mov	r1, r7
 800a5c8:	f7f5 fdd0 	bl	800016c <__adddf3>
 800a5cc:	3601      	adds	r6, #1
 800a5ce:	4684      	mov	ip, r0
 800a5d0:	460f      	mov	r7, r1
 800a5d2:	e7ba      	b.n	800a54a <__kernel_rem_pio2+0x55e>
 800a5d4:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 800a5d8:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 800a5dc:	4640      	mov	r0, r8
 800a5de:	4649      	mov	r1, r9
 800a5e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a5e4:	f7f5 fdc2 	bl	800016c <__adddf3>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	460b      	mov	r3, r1
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	460f      	mov	r7, r1
 800a5f0:	4640      	mov	r0, r8
 800a5f2:	4649      	mov	r1, r9
 800a5f4:	f7f5 fdb8 	bl	8000168 <__aeabi_dsub>
 800a5f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5fc:	f7f5 fdb6 	bl	800016c <__adddf3>
 800a600:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a604:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a608:	e9ca 6700 	strd	r6, r7, [sl]
 800a60c:	e757      	b.n	800a4be <__kernel_rem_pio2+0x4d2>
 800a60e:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 800a612:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800a616:	4630      	mov	r0, r6
 800a618:	4639      	mov	r1, r7
 800a61a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a61e:	f7f5 fda5 	bl	800016c <__adddf3>
 800a622:	4602      	mov	r2, r0
 800a624:	460b      	mov	r3, r1
 800a626:	4680      	mov	r8, r0
 800a628:	4689      	mov	r9, r1
 800a62a:	4630      	mov	r0, r6
 800a62c:	4639      	mov	r1, r7
 800a62e:	f7f5 fd9b 	bl	8000168 <__aeabi_dsub>
 800a632:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a636:	f7f5 fd99 	bl	800016c <__adddf3>
 800a63a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a63e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800a642:	e9c5 8900 	strd	r8, r9, [r5]
 800a646:	e73f      	b.n	800a4c8 <__kernel_rem_pio2+0x4dc>
 800a648:	4638      	mov	r0, r7
 800a64a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a64e:	4631      	mov	r1, r6
 800a650:	f7f5 fd8c 	bl	800016c <__adddf3>
 800a654:	3c01      	subs	r4, #1
 800a656:	4607      	mov	r7, r0
 800a658:	460e      	mov	r6, r1
 800a65a:	e73f      	b.n	800a4dc <__kernel_rem_pio2+0x4f0>
 800a65c:	9b04      	ldr	r3, [sp, #16]
 800a65e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a662:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800a666:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800a66a:	601d      	str	r5, [r3, #0]
 800a66c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800a670:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800a674:	615e      	str	r6, [r3, #20]
 800a676:	e786      	b.n	800a586 <__kernel_rem_pio2+0x59a>
 800a678:	41700000 	.word	0x41700000
 800a67c:	3e700000 	.word	0x3e700000

0800a680 <__kernel_sin>:
 800a680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a684:	b086      	sub	sp, #24
 800a686:	e9cd 2300 	strd	r2, r3, [sp]
 800a68a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a68e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a692:	4682      	mov	sl, r0
 800a694:	460c      	mov	r4, r1
 800a696:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a698:	da03      	bge.n	800a6a2 <__kernel_sin+0x22>
 800a69a:	f7f6 f9cd 	bl	8000a38 <__aeabi_d2iz>
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	d050      	beq.n	800a744 <__kernel_sin+0xc4>
 800a6a2:	4652      	mov	r2, sl
 800a6a4:	4623      	mov	r3, r4
 800a6a6:	4650      	mov	r0, sl
 800a6a8:	4621      	mov	r1, r4
 800a6aa:	f7f5 ff15 	bl	80004d8 <__aeabi_dmul>
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	460f      	mov	r7, r1
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4650      	mov	r0, sl
 800a6b8:	4621      	mov	r1, r4
 800a6ba:	f7f5 ff0d 	bl	80004d8 <__aeabi_dmul>
 800a6be:	a33e      	add	r3, pc, #248	; (adr r3, 800a7b8 <__kernel_sin+0x138>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	4680      	mov	r8, r0
 800a6c6:	4689      	mov	r9, r1
 800a6c8:	4630      	mov	r0, r6
 800a6ca:	4639      	mov	r1, r7
 800a6cc:	f7f5 ff04 	bl	80004d8 <__aeabi_dmul>
 800a6d0:	a33b      	add	r3, pc, #236	; (adr r3, 800a7c0 <__kernel_sin+0x140>)
 800a6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d6:	f7f5 fd47 	bl	8000168 <__aeabi_dsub>
 800a6da:	4632      	mov	r2, r6
 800a6dc:	463b      	mov	r3, r7
 800a6de:	f7f5 fefb 	bl	80004d8 <__aeabi_dmul>
 800a6e2:	a339      	add	r3, pc, #228	; (adr r3, 800a7c8 <__kernel_sin+0x148>)
 800a6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e8:	f7f5 fd40 	bl	800016c <__adddf3>
 800a6ec:	4632      	mov	r2, r6
 800a6ee:	463b      	mov	r3, r7
 800a6f0:	f7f5 fef2 	bl	80004d8 <__aeabi_dmul>
 800a6f4:	a336      	add	r3, pc, #216	; (adr r3, 800a7d0 <__kernel_sin+0x150>)
 800a6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fa:	f7f5 fd35 	bl	8000168 <__aeabi_dsub>
 800a6fe:	4632      	mov	r2, r6
 800a700:	463b      	mov	r3, r7
 800a702:	f7f5 fee9 	bl	80004d8 <__aeabi_dmul>
 800a706:	a334      	add	r3, pc, #208	; (adr r3, 800a7d8 <__kernel_sin+0x158>)
 800a708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70c:	f7f5 fd2e 	bl	800016c <__adddf3>
 800a710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a714:	b9dd      	cbnz	r5, 800a74e <__kernel_sin+0xce>
 800a716:	4602      	mov	r2, r0
 800a718:	460b      	mov	r3, r1
 800a71a:	4630      	mov	r0, r6
 800a71c:	4639      	mov	r1, r7
 800a71e:	f7f5 fedb 	bl	80004d8 <__aeabi_dmul>
 800a722:	a32f      	add	r3, pc, #188	; (adr r3, 800a7e0 <__kernel_sin+0x160>)
 800a724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a728:	f7f5 fd1e 	bl	8000168 <__aeabi_dsub>
 800a72c:	4642      	mov	r2, r8
 800a72e:	464b      	mov	r3, r9
 800a730:	f7f5 fed2 	bl	80004d8 <__aeabi_dmul>
 800a734:	4602      	mov	r2, r0
 800a736:	460b      	mov	r3, r1
 800a738:	4650      	mov	r0, sl
 800a73a:	4621      	mov	r1, r4
 800a73c:	f7f5 fd16 	bl	800016c <__adddf3>
 800a740:	4682      	mov	sl, r0
 800a742:	460c      	mov	r4, r1
 800a744:	4650      	mov	r0, sl
 800a746:	4621      	mov	r1, r4
 800a748:	b006      	add	sp, #24
 800a74a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a74e:	2200      	movs	r2, #0
 800a750:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a754:	4b24      	ldr	r3, [pc, #144]	; (800a7e8 <__kernel_sin+0x168>)
 800a756:	f7f5 febf 	bl	80004d8 <__aeabi_dmul>
 800a75a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a75e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a762:	4640      	mov	r0, r8
 800a764:	4649      	mov	r1, r9
 800a766:	f7f5 feb7 	bl	80004d8 <__aeabi_dmul>
 800a76a:	4602      	mov	r2, r0
 800a76c:	460b      	mov	r3, r1
 800a76e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a772:	f7f5 fcf9 	bl	8000168 <__aeabi_dsub>
 800a776:	4632      	mov	r2, r6
 800a778:	463b      	mov	r3, r7
 800a77a:	f7f5 fead 	bl	80004d8 <__aeabi_dmul>
 800a77e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a782:	f7f5 fcf1 	bl	8000168 <__aeabi_dsub>
 800a786:	a316      	add	r3, pc, #88	; (adr r3, 800a7e0 <__kernel_sin+0x160>)
 800a788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78c:	4606      	mov	r6, r0
 800a78e:	460f      	mov	r7, r1
 800a790:	4640      	mov	r0, r8
 800a792:	4649      	mov	r1, r9
 800a794:	f7f5 fea0 	bl	80004d8 <__aeabi_dmul>
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	4630      	mov	r0, r6
 800a79e:	4639      	mov	r1, r7
 800a7a0:	f7f5 fce4 	bl	800016c <__adddf3>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	4650      	mov	r0, sl
 800a7aa:	4621      	mov	r1, r4
 800a7ac:	f7f5 fcdc 	bl	8000168 <__aeabi_dsub>
 800a7b0:	e7c6      	b.n	800a740 <__kernel_sin+0xc0>
 800a7b2:	bf00      	nop
 800a7b4:	f3af 8000 	nop.w
 800a7b8:	5acfd57c 	.word	0x5acfd57c
 800a7bc:	3de5d93a 	.word	0x3de5d93a
 800a7c0:	8a2b9ceb 	.word	0x8a2b9ceb
 800a7c4:	3e5ae5e6 	.word	0x3e5ae5e6
 800a7c8:	57b1fe7d 	.word	0x57b1fe7d
 800a7cc:	3ec71de3 	.word	0x3ec71de3
 800a7d0:	19c161d5 	.word	0x19c161d5
 800a7d4:	3f2a01a0 	.word	0x3f2a01a0
 800a7d8:	1110f8a6 	.word	0x1110f8a6
 800a7dc:	3f811111 	.word	0x3f811111
 800a7e0:	55555549 	.word	0x55555549
 800a7e4:	3fc55555 	.word	0x3fc55555
 800a7e8:	3fe00000 	.word	0x3fe00000

0800a7ec <fabs>:
 800a7ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	4770      	bx	lr

0800a7f4 <finite>:
 800a7f4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800a7f8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800a7fc:	0fc0      	lsrs	r0, r0, #31
 800a7fe:	4770      	bx	lr

0800a800 <floor>:
 800a800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a804:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800a808:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800a80c:	2e13      	cmp	r6, #19
 800a80e:	4607      	mov	r7, r0
 800a810:	460b      	mov	r3, r1
 800a812:	460c      	mov	r4, r1
 800a814:	4605      	mov	r5, r0
 800a816:	dc35      	bgt.n	800a884 <floor+0x84>
 800a818:	2e00      	cmp	r6, #0
 800a81a:	da16      	bge.n	800a84a <floor+0x4a>
 800a81c:	a336      	add	r3, pc, #216	; (adr r3, 800a8f8 <floor+0xf8>)
 800a81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a822:	f7f5 fca3 	bl	800016c <__adddf3>
 800a826:	2200      	movs	r2, #0
 800a828:	2300      	movs	r3, #0
 800a82a:	f7f6 f8e5 	bl	80009f8 <__aeabi_dcmpgt>
 800a82e:	b148      	cbz	r0, 800a844 <floor+0x44>
 800a830:	2c00      	cmp	r4, #0
 800a832:	da5b      	bge.n	800a8ec <floor+0xec>
 800a834:	2500      	movs	r5, #0
 800a836:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a83a:	4a31      	ldr	r2, [pc, #196]	; (800a900 <floor+0x100>)
 800a83c:	433b      	orrs	r3, r7
 800a83e:	42ab      	cmp	r3, r5
 800a840:	bf18      	it	ne
 800a842:	4614      	movne	r4, r2
 800a844:	4623      	mov	r3, r4
 800a846:	462f      	mov	r7, r5
 800a848:	e026      	b.n	800a898 <floor+0x98>
 800a84a:	4a2e      	ldr	r2, [pc, #184]	; (800a904 <floor+0x104>)
 800a84c:	fa42 f806 	asr.w	r8, r2, r6
 800a850:	ea01 0208 	and.w	r2, r1, r8
 800a854:	4302      	orrs	r2, r0
 800a856:	d01f      	beq.n	800a898 <floor+0x98>
 800a858:	a327      	add	r3, pc, #156	; (adr r3, 800a8f8 <floor+0xf8>)
 800a85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85e:	f7f5 fc85 	bl	800016c <__adddf3>
 800a862:	2200      	movs	r2, #0
 800a864:	2300      	movs	r3, #0
 800a866:	f7f6 f8c7 	bl	80009f8 <__aeabi_dcmpgt>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	d0ea      	beq.n	800a844 <floor+0x44>
 800a86e:	2c00      	cmp	r4, #0
 800a870:	bfbe      	ittt	lt
 800a872:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a876:	fa43 f606 	asrlt.w	r6, r3, r6
 800a87a:	19a4      	addlt	r4, r4, r6
 800a87c:	ea24 0408 	bic.w	r4, r4, r8
 800a880:	2500      	movs	r5, #0
 800a882:	e7df      	b.n	800a844 <floor+0x44>
 800a884:	2e33      	cmp	r6, #51	; 0x33
 800a886:	dd0b      	ble.n	800a8a0 <floor+0xa0>
 800a888:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a88c:	d104      	bne.n	800a898 <floor+0x98>
 800a88e:	4602      	mov	r2, r0
 800a890:	f7f5 fc6c 	bl	800016c <__adddf3>
 800a894:	4607      	mov	r7, r0
 800a896:	460b      	mov	r3, r1
 800a898:	4638      	mov	r0, r7
 800a89a:	4619      	mov	r1, r3
 800a89c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8a4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800a8a8:	fa22 f808 	lsr.w	r8, r2, r8
 800a8ac:	ea18 0f00 	tst.w	r8, r0
 800a8b0:	d0f2      	beq.n	800a898 <floor+0x98>
 800a8b2:	a311      	add	r3, pc, #68	; (adr r3, 800a8f8 <floor+0xf8>)
 800a8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b8:	f7f5 fc58 	bl	800016c <__adddf3>
 800a8bc:	2200      	movs	r2, #0
 800a8be:	2300      	movs	r3, #0
 800a8c0:	f7f6 f89a 	bl	80009f8 <__aeabi_dcmpgt>
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	d0bd      	beq.n	800a844 <floor+0x44>
 800a8c8:	2c00      	cmp	r4, #0
 800a8ca:	da02      	bge.n	800a8d2 <floor+0xd2>
 800a8cc:	2e14      	cmp	r6, #20
 800a8ce:	d103      	bne.n	800a8d8 <floor+0xd8>
 800a8d0:	3401      	adds	r4, #1
 800a8d2:	ea25 0508 	bic.w	r5, r5, r8
 800a8d6:	e7b5      	b.n	800a844 <floor+0x44>
 800a8d8:	2301      	movs	r3, #1
 800a8da:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a8de:	fa03 f606 	lsl.w	r6, r3, r6
 800a8e2:	4435      	add	r5, r6
 800a8e4:	42bd      	cmp	r5, r7
 800a8e6:	bf38      	it	cc
 800a8e8:	18e4      	addcc	r4, r4, r3
 800a8ea:	e7f2      	b.n	800a8d2 <floor+0xd2>
 800a8ec:	2500      	movs	r5, #0
 800a8ee:	462c      	mov	r4, r5
 800a8f0:	e7a8      	b.n	800a844 <floor+0x44>
 800a8f2:	bf00      	nop
 800a8f4:	f3af 8000 	nop.w
 800a8f8:	8800759c 	.word	0x8800759c
 800a8fc:	7e37e43c 	.word	0x7e37e43c
 800a900:	bff00000 	.word	0xbff00000
 800a904:	000fffff 	.word	0x000fffff

0800a908 <matherr>:
 800a908:	2000      	movs	r0, #0
 800a90a:	4770      	bx	lr

0800a90c <nan>:
 800a90c:	2000      	movs	r0, #0
 800a90e:	4901      	ldr	r1, [pc, #4]	; (800a914 <nan+0x8>)
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop
 800a914:	7ff80000 	.word	0x7ff80000

0800a918 <rint>:
 800a918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a91a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a91e:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800a922:	f1bc 0f13 	cmp.w	ip, #19
 800a926:	4604      	mov	r4, r0
 800a928:	460d      	mov	r5, r1
 800a92a:	460b      	mov	r3, r1
 800a92c:	4606      	mov	r6, r0
 800a92e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800a932:	dc5a      	bgt.n	800a9ea <rint+0xd2>
 800a934:	f1bc 0f00 	cmp.w	ip, #0
 800a938:	da2b      	bge.n	800a992 <rint+0x7a>
 800a93a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a93e:	4302      	orrs	r2, r0
 800a940:	d023      	beq.n	800a98a <rint+0x72>
 800a942:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a946:	4302      	orrs	r2, r0
 800a948:	4256      	negs	r6, r2
 800a94a:	4316      	orrs	r6, r2
 800a94c:	0c4b      	lsrs	r3, r1, #17
 800a94e:	0b36      	lsrs	r6, r6, #12
 800a950:	4934      	ldr	r1, [pc, #208]	; (800aa24 <rint+0x10c>)
 800a952:	045b      	lsls	r3, r3, #17
 800a954:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 800a958:	ea46 0503 	orr.w	r5, r6, r3
 800a95c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800a960:	4602      	mov	r2, r0
 800a962:	462b      	mov	r3, r5
 800a964:	e9d1 4500 	ldrd	r4, r5, [r1]
 800a968:	4620      	mov	r0, r4
 800a96a:	4629      	mov	r1, r5
 800a96c:	f7f5 fbfe 	bl	800016c <__adddf3>
 800a970:	e9cd 0100 	strd	r0, r1, [sp]
 800a974:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a978:	462b      	mov	r3, r5
 800a97a:	4622      	mov	r2, r4
 800a97c:	f7f5 fbf4 	bl	8000168 <__aeabi_dsub>
 800a980:	4604      	mov	r4, r0
 800a982:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a986:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 800a98a:	4620      	mov	r0, r4
 800a98c:	4629      	mov	r1, r5
 800a98e:	b003      	add	sp, #12
 800a990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a992:	4a25      	ldr	r2, [pc, #148]	; (800aa28 <rint+0x110>)
 800a994:	fa42 f20c 	asr.w	r2, r2, ip
 800a998:	4011      	ands	r1, r2
 800a99a:	4301      	orrs	r1, r0
 800a99c:	d0f5      	beq.n	800a98a <rint+0x72>
 800a99e:	0852      	lsrs	r2, r2, #1
 800a9a0:	ea05 0102 	and.w	r1, r5, r2
 800a9a4:	ea50 0601 	orrs.w	r6, r0, r1
 800a9a8:	d00c      	beq.n	800a9c4 <rint+0xac>
 800a9aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a9ae:	f1bc 0f13 	cmp.w	ip, #19
 800a9b2:	bf0c      	ite	eq
 800a9b4:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 800a9b8:	2600      	movne	r6, #0
 800a9ba:	ea25 0202 	bic.w	r2, r5, r2
 800a9be:	fa43 f30c 	asr.w	r3, r3, ip
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	4917      	ldr	r1, [pc, #92]	; (800aa24 <rint+0x10c>)
 800a9c6:	4632      	mov	r2, r6
 800a9c8:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800a9cc:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	4629      	mov	r1, r5
 800a9d4:	f7f5 fbca 	bl	800016c <__adddf3>
 800a9d8:	e9cd 0100 	strd	r0, r1, [sp]
 800a9dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9e0:	4622      	mov	r2, r4
 800a9e2:	462b      	mov	r3, r5
 800a9e4:	f7f5 fbc0 	bl	8000168 <__aeabi_dsub>
 800a9e8:	e008      	b.n	800a9fc <rint+0xe4>
 800a9ea:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800a9ee:	dd08      	ble.n	800aa02 <rint+0xea>
 800a9f0:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800a9f4:	d1c9      	bne.n	800a98a <rint+0x72>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	f7f5 fbb8 	bl	800016c <__adddf3>
 800a9fc:	4604      	mov	r4, r0
 800a9fe:	460d      	mov	r5, r1
 800aa00:	e7c3      	b.n	800a98a <rint+0x72>
 800aa02:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800aa06:	f04f 32ff 	mov.w	r2, #4294967295
 800aa0a:	40ca      	lsrs	r2, r1
 800aa0c:	4210      	tst	r0, r2
 800aa0e:	d0bc      	beq.n	800a98a <rint+0x72>
 800aa10:	0852      	lsrs	r2, r2, #1
 800aa12:	4210      	tst	r0, r2
 800aa14:	bf1f      	itttt	ne
 800aa16:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800aa1a:	ea20 0202 	bicne.w	r2, r0, r2
 800aa1e:	410e      	asrne	r6, r1
 800aa20:	4316      	orrne	r6, r2
 800aa22:	e7cf      	b.n	800a9c4 <rint+0xac>
 800aa24:	0800c1b8 	.word	0x0800c1b8
 800aa28:	000fffff 	.word	0x000fffff
 800aa2c:	00000000 	.word	0x00000000

0800aa30 <scalbn>:
 800aa30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa32:	4616      	mov	r6, r2
 800aa34:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aa38:	4604      	mov	r4, r0
 800aa3a:	460d      	mov	r5, r1
 800aa3c:	460b      	mov	r3, r1
 800aa3e:	b982      	cbnz	r2, 800aa62 <scalbn+0x32>
 800aa40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aa44:	4303      	orrs	r3, r0
 800aa46:	d034      	beq.n	800aab2 <scalbn+0x82>
 800aa48:	4b2d      	ldr	r3, [pc, #180]	; (800ab00 <scalbn+0xd0>)
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f7f5 fd44 	bl	80004d8 <__aeabi_dmul>
 800aa50:	4b2c      	ldr	r3, [pc, #176]	; (800ab04 <scalbn+0xd4>)
 800aa52:	4604      	mov	r4, r0
 800aa54:	429e      	cmp	r6, r3
 800aa56:	460d      	mov	r5, r1
 800aa58:	da0d      	bge.n	800aa76 <scalbn+0x46>
 800aa5a:	a325      	add	r3, pc, #148	; (adr r3, 800aaf0 <scalbn+0xc0>)
 800aa5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa60:	e01c      	b.n	800aa9c <scalbn+0x6c>
 800aa62:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800aa66:	42ba      	cmp	r2, r7
 800aa68:	d109      	bne.n	800aa7e <scalbn+0x4e>
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	f7f5 fb7e 	bl	800016c <__adddf3>
 800aa70:	4604      	mov	r4, r0
 800aa72:	460d      	mov	r5, r1
 800aa74:	e01d      	b.n	800aab2 <scalbn+0x82>
 800aa76:	460b      	mov	r3, r1
 800aa78:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aa7c:	3a36      	subs	r2, #54	; 0x36
 800aa7e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800aa82:	4432      	add	r2, r6
 800aa84:	428a      	cmp	r2, r1
 800aa86:	dd0c      	ble.n	800aaa2 <scalbn+0x72>
 800aa88:	4622      	mov	r2, r4
 800aa8a:	462b      	mov	r3, r5
 800aa8c:	a11a      	add	r1, pc, #104	; (adr r1, 800aaf8 <scalbn+0xc8>)
 800aa8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa92:	f000 f83b 	bl	800ab0c <copysign>
 800aa96:	a318      	add	r3, pc, #96	; (adr r3, 800aaf8 <scalbn+0xc8>)
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	f7f5 fd1c 	bl	80004d8 <__aeabi_dmul>
 800aaa0:	e7e6      	b.n	800aa70 <scalbn+0x40>
 800aaa2:	2a00      	cmp	r2, #0
 800aaa4:	dd08      	ble.n	800aab8 <scalbn+0x88>
 800aaa6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aaaa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800aaae:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800aab2:	4620      	mov	r0, r4
 800aab4:	4629      	mov	r1, r5
 800aab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aab8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800aabc:	da0b      	bge.n	800aad6 <scalbn+0xa6>
 800aabe:	f24c 3350 	movw	r3, #50000	; 0xc350
 800aac2:	429e      	cmp	r6, r3
 800aac4:	4622      	mov	r2, r4
 800aac6:	462b      	mov	r3, r5
 800aac8:	dce0      	bgt.n	800aa8c <scalbn+0x5c>
 800aaca:	a109      	add	r1, pc, #36	; (adr r1, 800aaf0 <scalbn+0xc0>)
 800aacc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aad0:	f000 f81c 	bl	800ab0c <copysign>
 800aad4:	e7c1      	b.n	800aa5a <scalbn+0x2a>
 800aad6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aada:	3236      	adds	r2, #54	; 0x36
 800aadc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800aae0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800aae4:	4620      	mov	r0, r4
 800aae6:	4629      	mov	r1, r5
 800aae8:	2200      	movs	r2, #0
 800aaea:	4b07      	ldr	r3, [pc, #28]	; (800ab08 <scalbn+0xd8>)
 800aaec:	e7d6      	b.n	800aa9c <scalbn+0x6c>
 800aaee:	bf00      	nop
 800aaf0:	c2f8f359 	.word	0xc2f8f359
 800aaf4:	01a56e1f 	.word	0x01a56e1f
 800aaf8:	8800759c 	.word	0x8800759c
 800aafc:	7e37e43c 	.word	0x7e37e43c
 800ab00:	43500000 	.word	0x43500000
 800ab04:	ffff3cb0 	.word	0xffff3cb0
 800ab08:	3c900000 	.word	0x3c900000

0800ab0c <copysign>:
 800ab0c:	b530      	push	{r4, r5, lr}
 800ab0e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ab12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab16:	ea42 0503 	orr.w	r5, r2, r3
 800ab1a:	4629      	mov	r1, r5
 800ab1c:	bd30      	pop	{r4, r5, pc}
	...

0800ab20 <_init>:
 800ab20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab22:	bf00      	nop
 800ab24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab26:	bc08      	pop	{r3}
 800ab28:	469e      	mov	lr, r3
 800ab2a:	4770      	bx	lr

0800ab2c <_fini>:
 800ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2e:	bf00      	nop
 800ab30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab32:	bc08      	pop	{r3}
 800ab34:	469e      	mov	lr, r3
 800ab36:	4770      	bx	lr
