{"ast":null,"code":"var _jsxFileName = \"C:\\\\Users\\\\omdag\\\\OneDrive\\\\Desktop\\\\gfg\\\\client\\\\src\\\\pages\\\\Modules.jsx\",\n  _s = $RefreshSig$();\nimport React, { useState } from 'react';\nimport { Link } from 'react-router-dom';\nimport { Box, Typography, Grid, Card, CardContent, CardMedia, CardActionArea, Chip, TextField, InputAdornment, FormControl, InputLabel, Select, MenuItem, Pagination, Divider } from '@mui/material';\nimport { Search, FilterList } from '@mui/icons-material';\nimport { jsxDEV as _jsxDEV } from \"react/jsx-dev-runtime\";\nconst Modules = () => {\n  _s();\n  // State for filters and pagination\n  const [searchQuery, setSearchQuery] = useState('');\n  const [categoryFilter, setCategoryFilter] = useState('all');\n  const [levelFilter, setLevelFilter] = useState('all');\n  const [page, setPage] = useState(1);\n\n  // Array of modules\n  const modules = [{\n    id: 1,\n    title: \"Verilog Fundamentals\",\n    description: \"Master the basics of Verilog HDL and start your journey in digital design\",\n    level: \"Beginner\",\n    duration: \"4 weeks\",\n    image: \"https://www.fpgakey.com/upload/2020/04/29/20200429102215-b170db2c.png\",\n    topics: [\"Introduction to Hardware Description Languages\", \"Verilog Syntax and Basic Constructs\", \"Module Declaration and Instantiation\", \"Combinational Logic Design\", \"Sequential Logic Design\", \"Structural vs. Behavioral Modeling\", \"Test Bench Development\"],\n    prerequisites: [],\n    instructor: \"Dr. Sarah Johnson\",\n    exercises: 12,\n    enrolledCount: 2845\n  }, {\n    id: 2,\n    title: \"Sequential Circuit Design\",\n    description: \"Learn the principles of designing sequential logic circuits using Verilog\",\n    level: \"Intermediate\",\n    duration: \"3 weeks\",\n    image: \"https://i.ytimg.com/vi/FZ0EQNF0Jig/maxresdefault.jpg\",\n    topics: [\"Flip-Flops and Latches\", \"Registers and Counters\", \"Finite State Machines (FSM)\", \"FSM Encoding Techniques\", \"Clock Domain Crossing\", \"Metastability and Synchronization\", \"Sequential Optimizations\"],\n    prerequisites: [1],\n    instructor: \"Prof. David Chang\",\n    exercises: 10,\n    enrolledCount: 1876\n  }, {\n    id: 3,\n    title: \"Advanced Testbench Techniques\",\n    description: \"Master comprehensive verification strategies for complex digital designs\",\n    level: \"Intermediate\",\n    duration: \"4 weeks\",\n    image: \"https://www.einfochips.com/blog/wp-content/uploads/2018/12/Functional_Verification_trend_in_SOC_Design_Blog_Fetaured_Image.jpg\",\n    topics: [\"Self-Checking Testbenches\", \"Test Vectors and Stimulus Generation\", \"Assertions and Functional Coverage\", \"Scoreboarding Techniques\", \"Randomized Testing\", \"Code Coverage Analysis\", \"Verification Planning\"],\n    prerequisites: [1],\n    instructor: \"Dr. Lisa Wong\",\n    exercises: 8,\n    enrolledCount: 1532\n  }, {\n    id: 4,\n    title: \"SystemVerilog for Verification\",\n    description: \"Explore object-oriented verification using SystemVerilog\",\n    level: \"Advanced\",\n    duration: \"6 weeks\",\n    image: \"https://www.design-reuse.com/news_img/20231113_systemverilog.png\",\n    topics: [\"SystemVerilog Data Types\", \"Classes and Objects\", \"Inheritance and Polymorphism\", \"Interfaces and Modports\", \"Randomization and Constraints\", \"Functional Coverage\", \"Introduction to UVM\"],\n    prerequisites: [1, 3],\n    instructor: \"Prof. Michael Chen\",\n    exercises: 14,\n    enrolledCount: 985\n  }, {\n    id: 5,\n    title: \"Universal Verification Methodology (UVM)\",\n    description: \"Master the industry-standard verification methodology for complex designs\",\n    level: \"Expert\",\n    duration: \"8 weeks\",\n    image: \"https://www.doulos.com/media/1097/uvm-methodology.png\",\n    topics: [\"UVM Components and Architecture\", \"UVM Factory Pattern\", \"Sequences and Sequencers\", \"UVM Phases\", \"Configuring Testbenches\", \"Register Layer\", \"Advanced Scoreboards\"],\n    prerequisites: [1, 3, 4],\n    instructor: \"Dr. James Roberts\",\n    exercises: 12,\n    enrolledCount: 756\n  }, {\n    id: 6,\n    title: \"FPGA Implementation Techniques\",\n    description: \"Learn practical techniques for efficient FPGA implementation\",\n    level: \"Intermediate\",\n    duration: \"5 weeks\",\n    image: \"https://www.eetasia.com/wp-content/uploads/sites/2/2023/02/FPGA-board-1024x570.jpg\",\n    topics: [\"FPGA Architecture Overview\", \"Synthesis Optimization\", \"Timing Constraints\", \"Static Timing Analysis\", \"Clock Domain Crossing\", \"Resource Utilization\", \"Design for Debug\"],\n    prerequisites: [1, 2],\n    instructor: \"Prof. Emily Rodriguez\",\n    exercises: 10,\n    enrolledCount: 1245\n  }, {\n    id: 7,\n    title: \"Arithmetic Circuit Design\",\n    description: \"Master the design of efficient arithmetic circuits for digital systems\",\n    level: \"Intermediate\",\n    duration: \"4 weeks\",\n    image: \"https://www.analog.com/-/media/images/analog-dialogue/en/volume-44/number-2/articles/adders-in-fpgas/adders-fig-01.svg?h=270&hash=F6EA8DA6E67B1E38E8C9A4BC90C5A5EB&la=en\",\n    topics: [\"Adders and Subtractors\", \"Multipliers and Optimization\", \"Division Algorithms\", \"Floating-Point Arithmetic\", \"Fixed-Point Arithmetic\", \"DSP Block Utilization\", \"Pipelining for Performance\"],\n    prerequisites: [1, 2],\n    instructor: \"Dr. Thomas Lee\",\n    exercises: 12,\n    enrolledCount: 1105\n  }, {\n    id: 8,\n    title: \"Memory Controller Design\",\n    description: \"Learn to design efficient memory controllers for different memory technologies\",\n    level: \"Advanced\",\n    duration: \"5 weeks\",\n    image: \"https://www.synopsys.com/content/dam/synopsys/solutions/interface-ip/images/hbm3-interface-ip-block-diagram-2550x1418.jpg.imgw.850.x.jpg\",\n    topics: [\"Memory Technologies Overview\", \"SDRAM Controllers\", \"DDR4/DDR5 Interface Design\", \"Memory Timing Parameters\", \"Arbitration Schemes\", \"Cache Controllers\", \"Memory Testing and Verification\"],\n    prerequisites: [1, 2, 6],\n    instructor: \"Prof. Robert Zhang\",\n    exercises: 9,\n    enrolledCount: 785\n  }, {\n    id: 9,\n    title: \"Low Power Design Techniques\",\n    description: \"Master strategies to minimize power consumption in digital designs\",\n    level: \"Advanced\",\n    duration: \"4 weeks\",\n    image: \"https://www.gartner.com/imagesrv/newsroom/images/power-consumption-semiconductor.jpg\",\n    topics: [\"Power Consumption Fundamentals\", \"Clock Gating Techniques\", \"Power Gating and Isolation\", \"Multiple Voltage Domains\", \"Dynamic Frequency Scaling\", \"Low Power State Machines\", \"Power Analysis and Optimization\"],\n    prerequisites: [1, 2, 6],\n    instructor: \"Dr. Laura Martinez\",\n    exercises: 8,\n    enrolledCount: 692\n  }, {\n    id: 10,\n    title: \"Hardware-Software Co-Design\",\n    description: \"Learn techniques for designing hardware and software components together\",\n    level: \"Advanced\",\n    duration: \"6 weeks\",\n    image: \"https://www.scielo.org.mx/img/revistas/cys/v22n4/2007-9737-cys-22-04-1129-gf1.jpg\",\n    topics: [\"SoC Architecture\", \"Embedded Processor Integration\", \"Custom Instructions\", \"Hardware Accelerators\", \"Memory Architecture\", \"Interface Protocols\", \"Debugging Co-designed Systems\"],\n    prerequisites: [1, 2, 6],\n    instructor: \"Prof. William Kim\",\n    exercises: 10,\n    enrolledCount: 842\n  }, {\n    id: 11,\n    title: \"High-Speed Interface Design\",\n    description: \"Master the design of high-speed digital interfaces for modern systems\",\n    level: \"Expert\",\n    duration: \"6 weeks\",\n    image: \"https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs42835-020-00405-w/MediaObjects/42835_2020_405_Fig1_HTML.png\",\n    topics: [\"High-Speed Signaling Fundamentals\", \"SerDes Architecture\", \"PCIe Interface Design\", \"Signal Integrity\", \"Equalization Techniques\", \"Clock and Data Recovery\", \"Jitter Analysis and Mitigation\"],\n    prerequisites: [1, 2, 6, 8],\n    instructor: \"Dr. Richard Taylor\",\n    exercises: 8,\n    enrolledCount: 574\n  }, {\n    id: 12,\n    title: \"Design for Testability\",\n    description: \"Learn techniques to make digital designs easily testable\",\n    level: \"Intermediate\",\n    duration: \"4 weeks\",\n    image: \"https://www.doulos.com/media/1083/scan-based-testing-figure.png\",\n    topics: [\"DFT Fundamentals\", \"Scan Chain Design\", \"ATPG Principles\", \"Boundary Scan (JTAG)\", \"Built-In Self-Test (BIST)\", \"Memory Testing\", \"DFT for SoC Designs\"],\n    prerequisites: [1, 2],\n    instructor: \"Prof. Sandra Patel\",\n    exercises: 9,\n    enrolledCount: 653\n  }, {\n    id: 13,\n    title: \"Formal Verification Techniques\",\n    description: \"Master mathematical methods to prove design correctness\",\n    level: \"Expert\",\n    duration: \"5 weeks\",\n    image: \"https://www.design-reuse.com/news_img/1622_formal-verification-in-chip-design.jpg\",\n    topics: [\"Formal Verification Fundamentals\", \"Property Specification\", \"SystemVerilog Assertions (SVA)\", \"Formal Property Verification\", \"Equivalence Checking\", \"Model Checking\", \"Formal Coverage Analysis\"],\n    prerequisites: [1, 3, 4],\n    instructor: \"Dr. Alan Wilson\",\n    exercises: 7,\n    enrolledCount: 489\n  }, {\n    id: 14,\n    title: \"Advanced SystemVerilog Features\",\n    description: \"Explore advanced language features and design patterns in SystemVerilog\",\n    level: \"Expert\",\n    duration: \"6 weeks\",\n    image: \"https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs00542-020-04951-1/MediaObjects/542_2020_4951_Fig1_HTML.png\",\n    topics: [\"Advanced Data Types\", \"Interfaces and Virtual Interfaces\", \"Design Patterns in SystemVerilog\", \"Anonymous Programs\", \"Parameterization Techniques\", \"Assertion-Based Verification\", \"SystemVerilog DPI\"],\n    prerequisites: [1, 4],\n    instructor: \"Prof. Mark Johnson\",\n    exercises: 11,\n    enrolledCount: 512\n  }, {\n    id: 15,\n    title: \"Error Detection and Correction\",\n    description: \"Learn techniques for implementing reliable communications in digital systems\",\n    level: \"Intermediate\",\n    duration: \"4 weeks\",\n    image: \"https://www.researchgate.net/publication/351638232/figure/fig3/AS:1024095551283201@1621360723372/Hardware-implementation-of-the-LDPC-decoder-with-the-optimized-architecture.png\",\n    topics: [\"Error Control Coding Basics\", \"Parity and Checksum\", \"CRC Design and Implementation\", \"Hamming Codes\", \"Reed-Solomon Codes\", \"LDPC Codes\", \"Hardware Implementation Techniques\"],\n    prerequisites: [1, 7],\n    instructor: \"Dr. Christine Moore\",\n    exercises: 8,\n    enrolledCount: 723\n  }, {\n    id: 16,\n    title: \"Advanced Finite State Machines\",\n    description: \"Master complex state machine design techniques and optimizations\",\n    level: \"Advanced\",\n    duration: \"5 weeks\",\n    image: \"https://upload.wikimedia.org/wikipedia/commons/thumb/c/cf/Finite_state_machine_example_with_comments.svg/1200px-Finite_state_machine_example_with_comments.svg.png\",\n    topics: [\"Hierarchical State Machines\", \"One-Hot vs. Encoded FSMs\", \"State Minimization\", \"Multi-Clock Domain FSMs\", \"Safe State Machine Design\", \"FSM with Datapath\", \"Formal Verification of FSMs\"],\n    prerequisites: [1, 2],\n    instructor: \"Prof. Jennifer Adams\",\n    exercises: 10,\n    enrolledCount: 894\n  }, {\n    id: 17,\n    title: \"Digital Signal Processing with FPGAs\",\n    description: \"Implement efficient DSP algorithms on FPGAs using Verilog\",\n    level: \"Advanced\",\n    duration: \"7 weeks\",\n    image: \"https://www.allaboutcircuits.com/uploads/articles/introduction-to-fpga-external-ram-for-a-digital-signal-processing-circuit-aac-fet.jpg\",\n    topics: [\"DSP Fundamentals for Hardware\", \"FIR Filter Implementation\", \"IIR Filter Design\", \"FFT Architectures\", \"Polyphase Filters\", \"DSP48 Block Utilization\", \"Streaming DSP Implementations\"],\n    prerequisites: [1, 6, 7],\n    instructor: \"Dr. Andrew Parker\",\n    exercises: 12,\n    enrolledCount: 756\n  }, {\n    id: 18,\n    title: \"Microprocessor Design\",\n    description: \"Design a complete RISC microprocessor from scratch\",\n    level: \"Expert\",\n    duration: \"8 weeks\",\n    image: \"https://www.elprocus.com/wp-content/uploads/2023/02/RISC-Processor.png\",\n    topics: [\"CPU Architecture Fundamentals\", \"Single-Cycle RISC Processor\", \"Multi-Cycle Implementation\", \"Pipelined Processor Design\", \"Hazard Resolution\", \"Branch Prediction\", \"Memory Hierarchy\"],\n    prerequisites: [1, 2, 6, 7, 10],\n    instructor: \"Prof. Daniel Wright\",\n    exercises: 14,\n    enrolledCount: 612\n  }, {\n    id: 19,\n    title: \"NOC and Interconnect Design\",\n    description: \"Master techniques for designing efficient on-chip communication networks\",\n    level: \"Expert\",\n    duration: \"6 weeks\",\n    image: \"https://www.mdpi.com/electronics/electronics-10-02697/article_deploy/html/images/electronics-10-02697-g002.png\",\n    topics: [\"SoC Interconnect Fundamentals\", \"Bus Architectures\", \"Crossbar Switch Design\", \"Network-on-Chip Topologies\", \"Routing Algorithms\", \"Flow Control Mechanisms\", \"QoS in On-Chip Networks\"],\n    prerequisites: [1, 2, 6, 10],\n    instructor: \"Dr. Michelle Lin\",\n    exercises: 9,\n    enrolledCount: 423\n  }, {\n    id: 20,\n    title: \"AXI Protocol Implementation\",\n    description: \"Design and implement AXI-compliant interfaces for SoC integration\",\n    level: \"Advanced\",\n    duration: \"5 weeks\",\n    image: \"https://www.design-reuse.com/news_img/20211115_2.png\",\n    topics: [\"AXI Protocol Overview\", \"AXI-Lite Implementation\", \"Full AXI4 Interface Design\", \"AXI Stream Interface\", \"AXI Interconnect\", \"AXI Clock Domain Crossing\", \"AXI Performance Optimization\"],\n    prerequisites: [1, 2, 6, 10],\n    instructor: \"Prof. Gregory Evans\",\n    exercises: 10,\n    enrolledCount: 518\n  }, {\n    id: 21,\n    title: \"Hardware Security\",\n    description: \"Learn techniques to protect hardware designs from security threats\",\n    level: \"Advanced\",\n    duration: \"5 weeks\",\n    image: \"https://www.mdpi.com/electronics/electronics-09-00097/article_deploy/html/images/electronics-09-00097-g001.png\",\n    topics: [\"Hardware Security Fundamentals\", \"Side-Channel Attacks\", \"Physical Unclonable Functions (PUFs)\", \"Secure Boot and Authentication\", \"Hardware Trojans\", \"Cryptographic Hardware\", \"Design Obfuscation\"],\n    prerequisites: [1, 2, 6],\n    instructor: \"Dr. Nicholas Rivera\",\n    exercises: 8,\n    enrolledCount: 675\n  }, {\n    id: 22,\n    title: \"Mixed-Signal Verification\",\n    description: \"Master techniques for verifying designs with analog and digital components\",\n    level: \"Expert\",\n    duration: \"6 weeks\",\n    image: \"https://www.truenorth-compliance.com/wp-content/uploads/2019/11/mixed-signal.jpg\",\n    topics: [\"Mixed-Signal Design Concepts\", \"AMS Extensions in Verilog-AMS\", \"Real Number Modeling\", \"Digital Control of Analog Circuits\", \"Data Converters (ADC/DAC)\", \"PLL Verification\", \"Mixed-Signal Testbenches\"],\n    prerequisites: [1, 3, 4],\n    instructor: \"Prof. Diana Scott\",\n    exercises: 9,\n    enrolledCount: 384\n  }, {\n    id: 23,\n    title: \"RISC-V Processor Design\",\n    description: \"Implement a complete RISC-V processor with advanced features\",\n    level: \"Expert\",\n    duration: \"10 weeks\",\n    image: \"https://www.cnx-software.com/wp-content/uploads/2020/10/RISC-V-VegaFEmicro.jpg\",\n    topics: [\"RISC-V ISA Fundamentals\", \"Base Integer Instructions (RV32I)\", \"Pipeline Implementation\", \"Hazard Resolution\", \"Branch Prediction\", \"Memory Hierarchy\", \"Extension Support (M, F, C)\"],\n    prerequisites: [1, 2, 6, 7, 10, 18],\n    instructor: \"Dr. Brian Miller\",\n    exercises: 15,\n    enrolledCount: 542\n  }, {\n    id: 24,\n    title: \"High-Level Synthesis\",\n    description: \"Learn to design hardware using high-level programming languages\",\n    level: \"Intermediate\",\n    duration: \"5 weeks\",\n    image: \"https://www.aldec.com/images/content/articles/hls_flow.png\",\n    topics: [\"HLS Fundamentals\", \"C/C++ for Hardware Design\", \"Interfaces and Protocols\", \"Loop Optimizations\", \"Memory Architecture\", \"Timing and Resource Constraints\", \"Verification of HLS Designs\"],\n    prerequisites: [1, 2, 6],\n    instructor: \"Prof. Rebecca Torres\",\n    exercises: 11,\n    enrolledCount: 867\n  }];\n\n  // Filter modules based on search and filters\n  const filteredModules = modules.filter(module => {\n    const matchesSearch = module.title.toLowerCase().includes(searchQuery.toLowerCase()) || module.description.toLowerCase().includes(searchQuery.toLowerCase()) || module.topics.some(topic => topic.toLowerCase().includes(searchQuery.toLowerCase()));\n    const matchesCategory = categoryFilter === 'all' || module.level === categoryFilter;\n    const matchesLevel = levelFilter === 'all' || module.level === levelFilter;\n    return matchesSearch && matchesCategory && matchesLevel;\n  });\n\n  // Get unique categories and levels for filter options\n  const categories = [...new Set(modules.map(module => module.level))];\n  const levels = [...new Set(modules.map(module => module.level))];\n\n  // Pagination logic\n  const modulesPerPage = 6;\n  const pagesCount = Math.ceil(filteredModules.length / modulesPerPage);\n  const displayedModules = filteredModules.slice((page - 1) * modulesPerPage, page * modulesPerPage);\n  return /*#__PURE__*/_jsxDEV(Box, {\n    className: \"container page-container\",\n    children: [/*#__PURE__*/_jsxDEV(Typography, {\n      variant: \"h3\",\n      component: \"h1\",\n      gutterBottom: true,\n      color: \"primary\",\n      children: \"VeriGeek Learning Modules\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 550,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Typography, {\n      variant: \"subtitle1\",\n      paragraph: true,\n      sx: {\n        mb: 4\n      },\n      children: \"Browse our comprehensive collection of Verilog modules designed to take you from beginner to expert. Each module contains theory, examples, and hands-on exercises.\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 553,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Grid, {\n      container: true,\n      spacing: 3,\n      sx: {\n        mb: 4\n      },\n      children: [/*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        md: 6,\n        children: /*#__PURE__*/_jsxDEV(TextField, {\n          fullWidth: true,\n          label: \"Search Modules\",\n          placeholder: \"Search by title, description, or topics\",\n          variant: \"outlined\",\n          value: searchQuery,\n          onChange: e => setSearchQuery(e.target.value),\n          InputProps: {\n            startAdornment: /*#__PURE__*/_jsxDEV(InputAdornment, {\n              position: \"start\",\n              children: /*#__PURE__*/_jsxDEV(Search, {}, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 570,\n                columnNumber: 19\n              }, this)\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 569,\n              columnNumber: 17\n            }, this)\n          }\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 560,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 559,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        sm: 6,\n        md: 3,\n        children: /*#__PURE__*/_jsxDEV(FormControl, {\n          fullWidth: true,\n          variant: \"outlined\",\n          children: [/*#__PURE__*/_jsxDEV(InputLabel, {\n            id: \"category-filter-label\",\n            children: \"Category\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 578,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Select, {\n            labelId: \"category-filter-label\",\n            id: \"category-filter\",\n            value: categoryFilter,\n            onChange: e => setCategoryFilter(e.target.value),\n            label: \"Category\",\n            startAdornment: /*#__PURE__*/_jsxDEV(InputAdornment, {\n              position: \"start\",\n              children: /*#__PURE__*/_jsxDEV(FilterList, {}, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 587,\n                columnNumber: 19\n              }, this)\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 586,\n              columnNumber: 17\n            }, this),\n            children: [/*#__PURE__*/_jsxDEV(MenuItem, {\n              value: \"all\",\n              children: \"All Categories\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 591,\n              columnNumber: 15\n            }, this), categories.map(category => /*#__PURE__*/_jsxDEV(MenuItem, {\n              value: category,\n              children: category\n            }, category, false, {\n              fileName: _jsxFileName,\n              lineNumber: 593,\n              columnNumber: 17\n            }, this))]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 579,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 577,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 576,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        sm: 6,\n        md: 3,\n        children: /*#__PURE__*/_jsxDEV(FormControl, {\n          fullWidth: true,\n          variant: \"outlined\",\n          children: [/*#__PURE__*/_jsxDEV(InputLabel, {\n            id: \"level-filter-label\",\n            children: \"Level\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 600,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(Select, {\n            labelId: \"level-filter-label\",\n            id: \"level-filter\",\n            value: levelFilter,\n            onChange: e => setLevelFilter(e.target.value),\n            label: \"Level\",\n            startAdornment: /*#__PURE__*/_jsxDEV(InputAdornment, {\n              position: \"start\",\n              children: /*#__PURE__*/_jsxDEV(FilterList, {}, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 609,\n                columnNumber: 19\n              }, this)\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 608,\n              columnNumber: 17\n            }, this),\n            children: [/*#__PURE__*/_jsxDEV(MenuItem, {\n              value: \"all\",\n              children: \"All Levels\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 613,\n              columnNumber: 15\n            }, this), levels.map(level => /*#__PURE__*/_jsxDEV(MenuItem, {\n              value: level,\n              children: level\n            }, level, false, {\n              fileName: _jsxFileName,\n              lineNumber: 615,\n              columnNumber: 17\n            }, this))]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 601,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 599,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 598,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 558,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        display: 'flex',\n        justifyContent: 'space-between',\n        alignItems: 'center',\n        mb: 3\n      },\n      children: /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        color: \"text.secondary\",\n        children: [\"Showing \", displayedModules.length, \" of \", filteredModules.length, \" modules\"]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 624,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 623,\n      columnNumber: 7\n    }, this), displayedModules.length > 0 ? /*#__PURE__*/_jsxDEV(Grid, {\n      container: true,\n      spacing: 4,\n      sx: {\n        mb: 4\n      },\n      children: displayedModules.map(module => /*#__PURE__*/_jsxDEV(Grid, {\n        item: true,\n        xs: 12,\n        sm: 6,\n        md: 4,\n        children: /*#__PURE__*/_jsxDEV(Card, {\n          sx: {\n            height: '100%',\n            display: 'flex',\n            flexDirection: 'column',\n            transition: 'transform 0.3s, box-shadow 0.3s',\n            '&:hover': {\n              transform: 'translateY(-8px)',\n              boxShadow: 6\n            }\n          },\n          children: /*#__PURE__*/_jsxDEV(CardActionArea, {\n            component: Link,\n            to: `/modules/${module.id}`,\n            children: [/*#__PURE__*/_jsxDEV(CardMedia, {\n              component: \"img\",\n              height: \"160\",\n              image: module.image,\n              alt: module.title\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 636,\n              columnNumber: 19\n            }, this), /*#__PURE__*/_jsxDEV(CardContent, {\n              sx: {\n                flexGrow: 1\n              },\n              children: [/*#__PURE__*/_jsxDEV(Typography, {\n                variant: \"h6\",\n                component: \"h3\",\n                gutterBottom: true,\n                noWrap: true,\n                children: module.title\n              }, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 643,\n                columnNumber: 21\n              }, this), /*#__PURE__*/_jsxDEV(Box, {\n                sx: {\n                  display: 'flex',\n                  gap: 1,\n                  mb: 1\n                },\n                children: /*#__PURE__*/_jsxDEV(Chip, {\n                  label: module.level,\n                  size: \"small\",\n                  sx: {\n                    backgroundColor: module.level === 'Beginner' ? '#e3f2fd' : module.level === 'Intermediate' ? '#fff8e1' : '#fbe9e7',\n                    color: module.level === 'Beginner' ? '#0277bd' : module.level === 'Intermediate' ? '#ff8f00' : '#e64a19',\n                    fontWeight: 500,\n                    borderRadius: '4px'\n                  }\n                }, void 0, false, {\n                  fileName: _jsxFileName,\n                  lineNumber: 647,\n                  columnNumber: 23\n                }, this)\n              }, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 646,\n                columnNumber: 21\n              }, this), /*#__PURE__*/_jsxDEV(Typography, {\n                variant: \"body2\",\n                color: \"text.secondary\",\n                sx: {\n                  mb: 2\n                },\n                children: module.description\n              }, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 660,\n                columnNumber: 21\n              }, this), /*#__PURE__*/_jsxDEV(Box, {\n                sx: {\n                  mt: 1,\n                  mb: 2\n                },\n                children: [module.topics.slice(0, 3).map((topic, index) => /*#__PURE__*/_jsxDEV(Chip, {\n                  label: topic,\n                  size: \"small\",\n                  sx: {\n                    mr: 0.5,\n                    mb: 0.5,\n                    backgroundColor: 'rgba(106, 13, 173, 0.08)',\n                    fontSize: '0.7rem'\n                  }\n                }, index, false, {\n                  fileName: _jsxFileName,\n                  lineNumber: 665,\n                  columnNumber: 25\n                }, this)), module.topics.length > 3 && /*#__PURE__*/_jsxDEV(Chip, {\n                  label: `+${module.topics.length - 3} more`,\n                  size: \"small\",\n                  sx: {\n                    mb: 0.5,\n                    backgroundColor: 'rgba(106, 13, 173, 0.04)',\n                    fontSize: '0.7rem'\n                  }\n                }, void 0, false, {\n                  fileName: _jsxFileName,\n                  lineNumber: 673,\n                  columnNumber: 25\n                }, this)]\n              }, void 0, true, {\n                fileName: _jsxFileName,\n                lineNumber: 663,\n                columnNumber: 21\n              }, this), /*#__PURE__*/_jsxDEV(Divider, {\n                sx: {\n                  my: 1\n                }\n              }, void 0, false, {\n                fileName: _jsxFileName,\n                lineNumber: 680,\n                columnNumber: 21\n              }, this), /*#__PURE__*/_jsxDEV(Box, {\n                sx: {\n                  display: 'flex',\n                  justifyContent: 'space-between',\n                  mt: 1\n                },\n                children: [/*#__PURE__*/_jsxDEV(Typography, {\n                  variant: \"body2\",\n                  color: \"text.secondary\",\n                  children: [\"\\u2B50 \", module.rating, \" (\", module.students, \")\"]\n                }, void 0, true, {\n                  fileName: _jsxFileName,\n                  lineNumber: 682,\n                  columnNumber: 23\n                }, this), /*#__PURE__*/_jsxDEV(Typography, {\n                  variant: \"body2\",\n                  color: \"text.secondary\",\n                  children: [module.lessons, \" lessons \\u2022 \", module.exercises, \" exercises\"]\n                }, void 0, true, {\n                  fileName: _jsxFileName,\n                  lineNumber: 685,\n                  columnNumber: 23\n                }, this)]\n              }, void 0, true, {\n                fileName: _jsxFileName,\n                lineNumber: 681,\n                columnNumber: 21\n              }, this)]\n            }, void 0, true, {\n              fileName: _jsxFileName,\n              lineNumber: 642,\n              columnNumber: 19\n            }, this)]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 635,\n            columnNumber: 17\n          }, this)\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 634,\n          columnNumber: 15\n        }, this)\n      }, module.id, false, {\n        fileName: _jsxFileName,\n        lineNumber: 633,\n        columnNumber: 13\n      }, this))\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 631,\n      columnNumber: 9\n    }, this) : /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        textAlign: 'center',\n        my: 8\n      },\n      children: [/*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"h6\",\n        children: \"No modules found matching your criteria\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 697,\n        columnNumber: 11\n      }, this), /*#__PURE__*/_jsxDEV(Typography, {\n        variant: \"body2\",\n        color: \"text.secondary\",\n        children: \"Try adjusting your search or filters\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 700,\n        columnNumber: 11\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 696,\n      columnNumber: 9\n    }, this), pagesCount > 1 && /*#__PURE__*/_jsxDEV(Box, {\n      sx: {\n        display: 'flex',\n        justifyContent: 'center',\n        mt: 4\n      },\n      children: /*#__PURE__*/_jsxDEV(Pagination, {\n        count: pagesCount,\n        page: page,\n        onChange: (event, value) => setPage(value),\n        color: \"primary\",\n        size: \"large\",\n        showFirstButton: true,\n        showLastButton: true\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 709,\n        columnNumber: 11\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 708,\n      columnNumber: 9\n    }, this)]\n  }, void 0, true, {\n    fileName: _jsxFileName,\n    lineNumber: 549,\n    columnNumber: 5\n  }, this);\n};\n_s(Modules, \"5UURBx7FEu0Ly85YYdxTKZ6eJn0=\");\n_c = Modules;\nexport default Modules;\nvar _c;\n$RefreshReg$(_c, \"Modules\");","map":{"version":3,"names":["React","useState","Link","Box","Typography","Grid","Card","CardContent","CardMedia","CardActionArea","Chip","TextField","InputAdornment","FormControl","InputLabel","Select","MenuItem","Pagination","Divider","Search","FilterList","jsxDEV","_jsxDEV","Modules","_s","searchQuery","setSearchQuery","categoryFilter","setCategoryFilter","levelFilter","setLevelFilter","page","setPage","modules","id","title","description","level","duration","image","topics","prerequisites","instructor","exercises","enrolledCount","filteredModules","filter","module","matchesSearch","toLowerCase","includes","some","topic","matchesCategory","matchesLevel","categories","Set","map","levels","modulesPerPage","pagesCount","Math","ceil","length","displayedModules","slice","className","children","variant","component","gutterBottom","color","fileName","_jsxFileName","lineNumber","columnNumber","paragraph","sx","mb","container","spacing","item","xs","md","fullWidth","label","placeholder","value","onChange","e","target","InputProps","startAdornment","position","sm","labelId","category","display","justifyContent","alignItems","height","flexDirection","transition","transform","boxShadow","to","alt","flexGrow","noWrap","gap","size","backgroundColor","fontWeight","borderRadius","mt","index","mr","fontSize","my","rating","students","lessons","textAlign","count","event","showFirstButton","showLastButton","_c","$RefreshReg$"],"sources":["C:/Users/omdag/OneDrive/Desktop/gfg/client/src/pages/Modules.jsx"],"sourcesContent":["import React, { useState } from 'react';\r\nimport { Link } from 'react-router-dom';\r\nimport { \r\n  Box, Typography, Grid, Card, CardContent, CardMedia, CardActionArea, \r\n  Chip, TextField, InputAdornment, FormControl, InputLabel, Select, MenuItem,\r\n  Pagination, Divider\r\n} from '@mui/material';\r\nimport { Search, FilterList } from '@mui/icons-material';\r\n\r\nconst Modules = () => {\r\n  // State for filters and pagination\r\n  const [searchQuery, setSearchQuery] = useState('');\r\n  const [categoryFilter, setCategoryFilter] = useState('all');\r\n  const [levelFilter, setLevelFilter] = useState('all');\r\n  const [page, setPage] = useState(1);\r\n  \r\n  // Array of modules\r\n  const modules = [\r\n    {\r\n      id: 1,\r\n      title: \"Verilog Fundamentals\",\r\n      description: \"Master the basics of Verilog HDL and start your journey in digital design\",\r\n      level: \"Beginner\",\r\n      duration: \"4 weeks\",\r\n      image: \"https://www.fpgakey.com/upload/2020/04/29/20200429102215-b170db2c.png\",\r\n      topics: [\r\n        \"Introduction to Hardware Description Languages\",\r\n        \"Verilog Syntax and Basic Constructs\",\r\n        \"Module Declaration and Instantiation\",\r\n        \"Combinational Logic Design\",\r\n        \"Sequential Logic Design\",\r\n        \"Structural vs. Behavioral Modeling\",\r\n        \"Test Bench Development\"\r\n      ],\r\n      prerequisites: [],\r\n      instructor: \"Dr. Sarah Johnson\",\r\n      exercises: 12,\r\n      enrolledCount: 2845\r\n    },\r\n    {\r\n      id: 2,\r\n      title: \"Sequential Circuit Design\",\r\n      description: \"Learn the principles of designing sequential logic circuits using Verilog\",\r\n      level: \"Intermediate\",\r\n      duration: \"3 weeks\",\r\n      image: \"https://i.ytimg.com/vi/FZ0EQNF0Jig/maxresdefault.jpg\",\r\n      topics: [\r\n        \"Flip-Flops and Latches\",\r\n        \"Registers and Counters\",\r\n        \"Finite State Machines (FSM)\",\r\n        \"FSM Encoding Techniques\",\r\n        \"Clock Domain Crossing\",\r\n        \"Metastability and Synchronization\",\r\n        \"Sequential Optimizations\"\r\n      ],\r\n      prerequisites: [1],\r\n      instructor: \"Prof. David Chang\",\r\n      exercises: 10,\r\n      enrolledCount: 1876\r\n    },\r\n    {\r\n      id: 3,\r\n      title: \"Advanced Testbench Techniques\",\r\n      description: \"Master comprehensive verification strategies for complex digital designs\",\r\n      level: \"Intermediate\",\r\n      duration: \"4 weeks\",\r\n      image: \"https://www.einfochips.com/blog/wp-content/uploads/2018/12/Functional_Verification_trend_in_SOC_Design_Blog_Fetaured_Image.jpg\",\r\n      topics: [\r\n        \"Self-Checking Testbenches\",\r\n        \"Test Vectors and Stimulus Generation\",\r\n        \"Assertions and Functional Coverage\",\r\n        \"Scoreboarding Techniques\",\r\n        \"Randomized Testing\",\r\n        \"Code Coverage Analysis\",\r\n        \"Verification Planning\"\r\n      ],\r\n      prerequisites: [1],\r\n      instructor: \"Dr. Lisa Wong\",\r\n      exercises: 8,\r\n      enrolledCount: 1532\r\n    },\r\n    {\r\n      id: 4,\r\n      title: \"SystemVerilog for Verification\",\r\n      description: \"Explore object-oriented verification using SystemVerilog\",\r\n      level: \"Advanced\",\r\n      duration: \"6 weeks\",\r\n      image: \"https://www.design-reuse.com/news_img/20231113_systemverilog.png\",\r\n      topics: [\r\n        \"SystemVerilog Data Types\",\r\n        \"Classes and Objects\",\r\n        \"Inheritance and Polymorphism\",\r\n        \"Interfaces and Modports\",\r\n        \"Randomization and Constraints\",\r\n        \"Functional Coverage\",\r\n        \"Introduction to UVM\"\r\n      ],\r\n      prerequisites: [1, 3],\r\n      instructor: \"Prof. Michael Chen\",\r\n      exercises: 14,\r\n      enrolledCount: 985\r\n    },\r\n    {\r\n      id: 5,\r\n      title: \"Universal Verification Methodology (UVM)\",\r\n      description: \"Master the industry-standard verification methodology for complex designs\",\r\n      level: \"Expert\",\r\n      duration: \"8 weeks\",\r\n      image: \"https://www.doulos.com/media/1097/uvm-methodology.png\",\r\n      topics: [\r\n        \"UVM Components and Architecture\",\r\n        \"UVM Factory Pattern\",\r\n        \"Sequences and Sequencers\",\r\n        \"UVM Phases\",\r\n        \"Configuring Testbenches\",\r\n        \"Register Layer\",\r\n        \"Advanced Scoreboards\"\r\n      ],\r\n      prerequisites: [1, 3, 4],\r\n      instructor: \"Dr. James Roberts\",\r\n      exercises: 12,\r\n      enrolledCount: 756\r\n    },\r\n    {\r\n      id: 6,\r\n      title: \"FPGA Implementation Techniques\",\r\n      description: \"Learn practical techniques for efficient FPGA implementation\",\r\n      level: \"Intermediate\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://www.eetasia.com/wp-content/uploads/sites/2/2023/02/FPGA-board-1024x570.jpg\",\r\n      topics: [\r\n        \"FPGA Architecture Overview\",\r\n        \"Synthesis Optimization\",\r\n        \"Timing Constraints\",\r\n        \"Static Timing Analysis\",\r\n        \"Clock Domain Crossing\",\r\n        \"Resource Utilization\",\r\n        \"Design for Debug\"\r\n      ],\r\n      prerequisites: [1, 2],\r\n      instructor: \"Prof. Emily Rodriguez\",\r\n      exercises: 10,\r\n      enrolledCount: 1245\r\n    },\r\n    {\r\n      id: 7,\r\n      title: \"Arithmetic Circuit Design\",\r\n      description: \"Master the design of efficient arithmetic circuits for digital systems\",\r\n      level: \"Intermediate\",\r\n      duration: \"4 weeks\",\r\n      image: \"https://www.analog.com/-/media/images/analog-dialogue/en/volume-44/number-2/articles/adders-in-fpgas/adders-fig-01.svg?h=270&hash=F6EA8DA6E67B1E38E8C9A4BC90C5A5EB&la=en\",\r\n      topics: [\r\n        \"Adders and Subtractors\",\r\n        \"Multipliers and Optimization\",\r\n        \"Division Algorithms\",\r\n        \"Floating-Point Arithmetic\",\r\n        \"Fixed-Point Arithmetic\",\r\n        \"DSP Block Utilization\",\r\n        \"Pipelining for Performance\"\r\n      ],\r\n      prerequisites: [1, 2],\r\n      instructor: \"Dr. Thomas Lee\",\r\n      exercises: 12,\r\n      enrolledCount: 1105\r\n    },\r\n    {\r\n      id: 8,\r\n      title: \"Memory Controller Design\",\r\n      description: \"Learn to design efficient memory controllers for different memory technologies\",\r\n      level: \"Advanced\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://www.synopsys.com/content/dam/synopsys/solutions/interface-ip/images/hbm3-interface-ip-block-diagram-2550x1418.jpg.imgw.850.x.jpg\",\r\n      topics: [\r\n        \"Memory Technologies Overview\",\r\n        \"SDRAM Controllers\",\r\n        \"DDR4/DDR5 Interface Design\",\r\n        \"Memory Timing Parameters\",\r\n        \"Arbitration Schemes\",\r\n        \"Cache Controllers\",\r\n        \"Memory Testing and Verification\"\r\n      ],\r\n      prerequisites: [1, 2, 6],\r\n      instructor: \"Prof. Robert Zhang\",\r\n      exercises: 9,\r\n      enrolledCount: 785\r\n    },\r\n    {\r\n      id: 9,\r\n      title: \"Low Power Design Techniques\",\r\n      description: \"Master strategies to minimize power consumption in digital designs\",\r\n      level: \"Advanced\",\r\n      duration: \"4 weeks\",\r\n      image: \"https://www.gartner.com/imagesrv/newsroom/images/power-consumption-semiconductor.jpg\",\r\n      topics: [\r\n        \"Power Consumption Fundamentals\",\r\n        \"Clock Gating Techniques\",\r\n        \"Power Gating and Isolation\",\r\n        \"Multiple Voltage Domains\",\r\n        \"Dynamic Frequency Scaling\",\r\n        \"Low Power State Machines\",\r\n        \"Power Analysis and Optimization\"\r\n      ],\r\n      prerequisites: [1, 2, 6],\r\n      instructor: \"Dr. Laura Martinez\",\r\n      exercises: 8,\r\n      enrolledCount: 692\r\n    },\r\n    {\r\n      id: 10,\r\n      title: \"Hardware-Software Co-Design\",\r\n      description: \"Learn techniques for designing hardware and software components together\",\r\n      level: \"Advanced\",\r\n      duration: \"6 weeks\",\r\n      image: \"https://www.scielo.org.mx/img/revistas/cys/v22n4/2007-9737-cys-22-04-1129-gf1.jpg\",\r\n      topics: [\r\n        \"SoC Architecture\",\r\n        \"Embedded Processor Integration\",\r\n        \"Custom Instructions\",\r\n        \"Hardware Accelerators\",\r\n        \"Memory Architecture\",\r\n        \"Interface Protocols\",\r\n        \"Debugging Co-designed Systems\"\r\n      ],\r\n      prerequisites: [1, 2, 6],\r\n      instructor: \"Prof. William Kim\",\r\n      exercises: 10,\r\n      enrolledCount: 842\r\n    },\r\n    {\r\n      id: 11,\r\n      title: \"High-Speed Interface Design\",\r\n      description: \"Master the design of high-speed digital interfaces for modern systems\",\r\n      level: \"Expert\",\r\n      duration: \"6 weeks\",\r\n      image: \"https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs42835-020-00405-w/MediaObjects/42835_2020_405_Fig1_HTML.png\",\r\n      topics: [\r\n        \"High-Speed Signaling Fundamentals\",\r\n        \"SerDes Architecture\",\r\n        \"PCIe Interface Design\",\r\n        \"Signal Integrity\",\r\n        \"Equalization Techniques\",\r\n        \"Clock and Data Recovery\",\r\n        \"Jitter Analysis and Mitigation\"\r\n      ],\r\n      prerequisites: [1, 2, 6, 8],\r\n      instructor: \"Dr. Richard Taylor\",\r\n      exercises: 8,\r\n      enrolledCount: 574\r\n    },\r\n    {\r\n      id: 12,\r\n      title: \"Design for Testability\",\r\n      description: \"Learn techniques to make digital designs easily testable\",\r\n      level: \"Intermediate\",\r\n      duration: \"4 weeks\",\r\n      image: \"https://www.doulos.com/media/1083/scan-based-testing-figure.png\",\r\n      topics: [\r\n        \"DFT Fundamentals\",\r\n        \"Scan Chain Design\",\r\n        \"ATPG Principles\",\r\n        \"Boundary Scan (JTAG)\",\r\n        \"Built-In Self-Test (BIST)\",\r\n        \"Memory Testing\",\r\n        \"DFT for SoC Designs\"\r\n      ],\r\n      prerequisites: [1, 2],\r\n      instructor: \"Prof. Sandra Patel\",\r\n      exercises: 9,\r\n      enrolledCount: 653\r\n    },\r\n    {\r\n      id: 13,\r\n      title: \"Formal Verification Techniques\",\r\n      description: \"Master mathematical methods to prove design correctness\",\r\n      level: \"Expert\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://www.design-reuse.com/news_img/1622_formal-verification-in-chip-design.jpg\",\r\n      topics: [\r\n        \"Formal Verification Fundamentals\",\r\n        \"Property Specification\",\r\n        \"SystemVerilog Assertions (SVA)\",\r\n        \"Formal Property Verification\",\r\n        \"Equivalence Checking\",\r\n        \"Model Checking\",\r\n        \"Formal Coverage Analysis\"\r\n      ],\r\n      prerequisites: [1, 3, 4],\r\n      instructor: \"Dr. Alan Wilson\",\r\n      exercises: 7,\r\n      enrolledCount: 489\r\n    },\r\n    {\r\n      id: 14,\r\n      title: \"Advanced SystemVerilog Features\",\r\n      description: \"Explore advanced language features and design patterns in SystemVerilog\",\r\n      level: \"Expert\",\r\n      duration: \"6 weeks\",\r\n      image: \"https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs00542-020-04951-1/MediaObjects/542_2020_4951_Fig1_HTML.png\",\r\n      topics: [\r\n        \"Advanced Data Types\",\r\n        \"Interfaces and Virtual Interfaces\",\r\n        \"Design Patterns in SystemVerilog\",\r\n        \"Anonymous Programs\",\r\n        \"Parameterization Techniques\",\r\n        \"Assertion-Based Verification\",\r\n        \"SystemVerilog DPI\"\r\n      ],\r\n      prerequisites: [1, 4],\r\n      instructor: \"Prof. Mark Johnson\",\r\n      exercises: 11,\r\n      enrolledCount: 512\r\n    },\r\n    {\r\n      id: 15,\r\n      title: \"Error Detection and Correction\",\r\n      description: \"Learn techniques for implementing reliable communications in digital systems\",\r\n      level: \"Intermediate\",\r\n      duration: \"4 weeks\",\r\n      image: \"https://www.researchgate.net/publication/351638232/figure/fig3/AS:1024095551283201@1621360723372/Hardware-implementation-of-the-LDPC-decoder-with-the-optimized-architecture.png\",\r\n      topics: [\r\n        \"Error Control Coding Basics\",\r\n        \"Parity and Checksum\",\r\n        \"CRC Design and Implementation\",\r\n        \"Hamming Codes\",\r\n        \"Reed-Solomon Codes\",\r\n        \"LDPC Codes\",\r\n        \"Hardware Implementation Techniques\"\r\n      ],\r\n      prerequisites: [1, 7],\r\n      instructor: \"Dr. Christine Moore\",\r\n      exercises: 8,\r\n      enrolledCount: 723\r\n    },\r\n    {\r\n      id: 16,\r\n      title: \"Advanced Finite State Machines\",\r\n      description: \"Master complex state machine design techniques and optimizations\",\r\n      level: \"Advanced\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://upload.wikimedia.org/wikipedia/commons/thumb/c/cf/Finite_state_machine_example_with_comments.svg/1200px-Finite_state_machine_example_with_comments.svg.png\",\r\n      topics: [\r\n        \"Hierarchical State Machines\",\r\n        \"One-Hot vs. Encoded FSMs\",\r\n        \"State Minimization\",\r\n        \"Multi-Clock Domain FSMs\",\r\n        \"Safe State Machine Design\",\r\n        \"FSM with Datapath\",\r\n        \"Formal Verification of FSMs\"\r\n      ],\r\n      prerequisites: [1, 2],\r\n      instructor: \"Prof. Jennifer Adams\",\r\n      exercises: 10,\r\n      enrolledCount: 894\r\n    },\r\n    {\r\n      id: 17,\r\n      title: \"Digital Signal Processing with FPGAs\",\r\n      description: \"Implement efficient DSP algorithms on FPGAs using Verilog\",\r\n      level: \"Advanced\",\r\n      duration: \"7 weeks\",\r\n      image: \"https://www.allaboutcircuits.com/uploads/articles/introduction-to-fpga-external-ram-for-a-digital-signal-processing-circuit-aac-fet.jpg\",\r\n      topics: [\r\n        \"DSP Fundamentals for Hardware\",\r\n        \"FIR Filter Implementation\",\r\n        \"IIR Filter Design\",\r\n        \"FFT Architectures\",\r\n        \"Polyphase Filters\",\r\n        \"DSP48 Block Utilization\",\r\n        \"Streaming DSP Implementations\"\r\n      ],\r\n      prerequisites: [1, 6, 7],\r\n      instructor: \"Dr. Andrew Parker\",\r\n      exercises: 12,\r\n      enrolledCount: 756\r\n    },\r\n    {\r\n      id: 18,\r\n      title: \"Microprocessor Design\",\r\n      description: \"Design a complete RISC microprocessor from scratch\",\r\n      level: \"Expert\",\r\n      duration: \"8 weeks\",\r\n      image: \"https://www.elprocus.com/wp-content/uploads/2023/02/RISC-Processor.png\",\r\n      topics: [\r\n        \"CPU Architecture Fundamentals\",\r\n        \"Single-Cycle RISC Processor\",\r\n        \"Multi-Cycle Implementation\",\r\n        \"Pipelined Processor Design\",\r\n        \"Hazard Resolution\",\r\n        \"Branch Prediction\",\r\n        \"Memory Hierarchy\"\r\n      ],\r\n      prerequisites: [1, 2, 6, 7, 10],\r\n      instructor: \"Prof. Daniel Wright\",\r\n      exercises: 14,\r\n      enrolledCount: 612\r\n    },\r\n    {\r\n      id: 19,\r\n      title: \"NOC and Interconnect Design\",\r\n      description: \"Master techniques for designing efficient on-chip communication networks\",\r\n      level: \"Expert\",\r\n      duration: \"6 weeks\",\r\n      image: \"https://www.mdpi.com/electronics/electronics-10-02697/article_deploy/html/images/electronics-10-02697-g002.png\",\r\n      topics: [\r\n        \"SoC Interconnect Fundamentals\",\r\n        \"Bus Architectures\",\r\n        \"Crossbar Switch Design\",\r\n        \"Network-on-Chip Topologies\",\r\n        \"Routing Algorithms\",\r\n        \"Flow Control Mechanisms\",\r\n        \"QoS in On-Chip Networks\"\r\n      ],\r\n      prerequisites: [1, 2, 6, 10],\r\n      instructor: \"Dr. Michelle Lin\",\r\n      exercises: 9,\r\n      enrolledCount: 423\r\n    },\r\n    {\r\n      id: 20,\r\n      title: \"AXI Protocol Implementation\",\r\n      description: \"Design and implement AXI-compliant interfaces for SoC integration\",\r\n      level: \"Advanced\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://www.design-reuse.com/news_img/20211115_2.png\",\r\n      topics: [\r\n        \"AXI Protocol Overview\",\r\n        \"AXI-Lite Implementation\",\r\n        \"Full AXI4 Interface Design\",\r\n        \"AXI Stream Interface\",\r\n        \"AXI Interconnect\",\r\n        \"AXI Clock Domain Crossing\",\r\n        \"AXI Performance Optimization\"\r\n      ],\r\n      prerequisites: [1, 2, 6, 10],\r\n      instructor: \"Prof. Gregory Evans\",\r\n      exercises: 10,\r\n      enrolledCount: 518\r\n    },\r\n    {\r\n      id: 21,\r\n      title: \"Hardware Security\",\r\n      description: \"Learn techniques to protect hardware designs from security threats\",\r\n      level: \"Advanced\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://www.mdpi.com/electronics/electronics-09-00097/article_deploy/html/images/electronics-09-00097-g001.png\",\r\n      topics: [\r\n        \"Hardware Security Fundamentals\",\r\n        \"Side-Channel Attacks\",\r\n        \"Physical Unclonable Functions (PUFs)\",\r\n        \"Secure Boot and Authentication\",\r\n        \"Hardware Trojans\",\r\n        \"Cryptographic Hardware\",\r\n        \"Design Obfuscation\"\r\n      ],\r\n      prerequisites: [1, 2, 6],\r\n      instructor: \"Dr. Nicholas Rivera\",\r\n      exercises: 8,\r\n      enrolledCount: 675\r\n    },\r\n    {\r\n      id: 22,\r\n      title: \"Mixed-Signal Verification\",\r\n      description: \"Master techniques for verifying designs with analog and digital components\",\r\n      level: \"Expert\",\r\n      duration: \"6 weeks\",\r\n      image: \"https://www.truenorth-compliance.com/wp-content/uploads/2019/11/mixed-signal.jpg\",\r\n      topics: [\r\n        \"Mixed-Signal Design Concepts\",\r\n        \"AMS Extensions in Verilog-AMS\",\r\n        \"Real Number Modeling\",\r\n        \"Digital Control of Analog Circuits\",\r\n        \"Data Converters (ADC/DAC)\",\r\n        \"PLL Verification\",\r\n        \"Mixed-Signal Testbenches\"\r\n      ],\r\n      prerequisites: [1, 3, 4],\r\n      instructor: \"Prof. Diana Scott\",\r\n      exercises: 9,\r\n      enrolledCount: 384\r\n    },\r\n    {\r\n      id: 23,\r\n      title: \"RISC-V Processor Design\",\r\n      description: \"Implement a complete RISC-V processor with advanced features\",\r\n      level: \"Expert\",\r\n      duration: \"10 weeks\",\r\n      image: \"https://www.cnx-software.com/wp-content/uploads/2020/10/RISC-V-VegaFEmicro.jpg\",\r\n      topics: [\r\n        \"RISC-V ISA Fundamentals\",\r\n        \"Base Integer Instructions (RV32I)\",\r\n        \"Pipeline Implementation\",\r\n        \"Hazard Resolution\",\r\n        \"Branch Prediction\",\r\n        \"Memory Hierarchy\",\r\n        \"Extension Support (M, F, C)\"\r\n      ],\r\n      prerequisites: [1, 2, 6, 7, 10, 18],\r\n      instructor: \"Dr. Brian Miller\",\r\n      exercises: 15,\r\n      enrolledCount: 542\r\n    },\r\n    {\r\n      id: 24,\r\n      title: \"High-Level Synthesis\",\r\n      description: \"Learn to design hardware using high-level programming languages\",\r\n      level: \"Intermediate\",\r\n      duration: \"5 weeks\",\r\n      image: \"https://www.aldec.com/images/content/articles/hls_flow.png\",\r\n      topics: [\r\n        \"HLS Fundamentals\",\r\n        \"C/C++ for Hardware Design\",\r\n        \"Interfaces and Protocols\",\r\n        \"Loop Optimizations\",\r\n        \"Memory Architecture\",\r\n        \"Timing and Resource Constraints\",\r\n        \"Verification of HLS Designs\"\r\n      ],\r\n      prerequisites: [1, 2, 6],\r\n      instructor: \"Prof. Rebecca Torres\",\r\n      exercises: 11,\r\n      enrolledCount: 867\r\n    }\r\n  ];\r\n\r\n  // Filter modules based on search and filters\r\n  const filteredModules = modules.filter(module => {\r\n    const matchesSearch = module.title.toLowerCase().includes(searchQuery.toLowerCase()) || \r\n                         module.description.toLowerCase().includes(searchQuery.toLowerCase()) ||\r\n                         module.topics.some(topic => topic.toLowerCase().includes(searchQuery.toLowerCase()));\r\n    const matchesCategory = categoryFilter === 'all' || module.level === categoryFilter;\r\n    const matchesLevel = levelFilter === 'all' || module.level === levelFilter;\r\n    \r\n    return matchesSearch && matchesCategory && matchesLevel;\r\n  });\r\n\r\n  // Get unique categories and levels for filter options\r\n  const categories = [...new Set(modules.map(module => module.level))];\r\n  const levels = [...new Set(modules.map(module => module.level))];\r\n\r\n  // Pagination logic\r\n  const modulesPerPage = 6;\r\n  const pagesCount = Math.ceil(filteredModules.length / modulesPerPage);\r\n  const displayedModules = filteredModules.slice(\r\n    (page - 1) * modulesPerPage,\r\n    page * modulesPerPage\r\n  );\r\n\r\n  return (\r\n    <Box className=\"container page-container\">\r\n      <Typography variant=\"h3\" component=\"h1\" gutterBottom color=\"primary\">\r\n        VeriGeek Learning Modules\r\n      </Typography>\r\n      <Typography variant=\"subtitle1\" paragraph sx={{ mb: 4 }}>\r\n        Browse our comprehensive collection of Verilog modules designed to take you from beginner to expert. Each module contains theory, examples, and hands-on exercises.\r\n      </Typography>\r\n\r\n      {/* Search and Filters */}\r\n      <Grid container spacing={3} sx={{ mb: 4 }}>\r\n        <Grid item xs={12} md={6}>\r\n          <TextField\r\n            fullWidth\r\n            label=\"Search Modules\"\r\n            placeholder=\"Search by title, description, or topics\"\r\n            variant=\"outlined\"\r\n            value={searchQuery}\r\n            onChange={(e) => setSearchQuery(e.target.value)}\r\n            InputProps={{\r\n              startAdornment: (\r\n                <InputAdornment position=\"start\">\r\n                  <Search />\r\n                </InputAdornment>\r\n              ),\r\n            }}\r\n          />\r\n        </Grid>\r\n        <Grid item xs={12} sm={6} md={3}>\r\n          <FormControl fullWidth variant=\"outlined\">\r\n            <InputLabel id=\"category-filter-label\">Category</InputLabel>\r\n            <Select\r\n              labelId=\"category-filter-label\"\r\n              id=\"category-filter\"\r\n              value={categoryFilter}\r\n              onChange={(e) => setCategoryFilter(e.target.value)}\r\n              label=\"Category\"\r\n              startAdornment={\r\n                <InputAdornment position=\"start\">\r\n                  <FilterList />\r\n                </InputAdornment>\r\n              }\r\n            >\r\n              <MenuItem value=\"all\">All Categories</MenuItem>\r\n              {categories.map(category => (\r\n                <MenuItem key={category} value={category}>{category}</MenuItem>\r\n              ))}\r\n            </Select>\r\n          </FormControl>\r\n        </Grid>\r\n        <Grid item xs={12} sm={6} md={3}>\r\n          <FormControl fullWidth variant=\"outlined\">\r\n            <InputLabel id=\"level-filter-label\">Level</InputLabel>\r\n            <Select\r\n              labelId=\"level-filter-label\"\r\n              id=\"level-filter\"\r\n              value={levelFilter}\r\n              onChange={(e) => setLevelFilter(e.target.value)}\r\n              label=\"Level\"\r\n              startAdornment={\r\n                <InputAdornment position=\"start\">\r\n                  <FilterList />\r\n                </InputAdornment>\r\n              }\r\n            >\r\n              <MenuItem value=\"all\">All Levels</MenuItem>\r\n              {levels.map(level => (\r\n                <MenuItem key={level} value={level}>{level}</MenuItem>\r\n              ))}\r\n            </Select>\r\n          </FormControl>\r\n        </Grid>\r\n      </Grid>\r\n\r\n      {/* Results info */}\r\n      <Box sx={{ display: 'flex', justifyContent: 'space-between', alignItems: 'center', mb: 3 }}>\r\n        <Typography variant=\"body2\" color=\"text.secondary\">\r\n          Showing {displayedModules.length} of {filteredModules.length} modules\r\n        </Typography>\r\n      </Box>\r\n\r\n      {/* Modules Grid */}\r\n      {displayedModules.length > 0 ? (\r\n        <Grid container spacing={4} sx={{ mb: 4 }}>\r\n          {displayedModules.map(module => (\r\n            <Grid item xs={12} sm={6} md={4} key={module.id}>\r\n              <Card sx={{ height: '100%', display: 'flex', flexDirection: 'column', transition: 'transform 0.3s, box-shadow 0.3s', '&:hover': { transform: 'translateY(-8px)', boxShadow: 6 } }}>\r\n                <CardActionArea component={Link} to={`/modules/${module.id}`}>\r\n                  <CardMedia\r\n                    component=\"img\"\r\n                    height=\"160\"\r\n                    image={module.image}\r\n                    alt={module.title}\r\n                  />\r\n                  <CardContent sx={{ flexGrow: 1 }}>\r\n                    <Typography variant=\"h6\" component=\"h3\" gutterBottom noWrap>\r\n                      {module.title}\r\n                    </Typography>\r\n                    <Box sx={{ display: 'flex', gap: 1, mb: 1 }}>\r\n                      <Chip \r\n                        label={module.level} \r\n                        size=\"small\" \r\n                        sx={{ \r\n                          backgroundColor: module.level === 'Beginner' ? '#e3f2fd' : \r\n                                          module.level === 'Intermediate' ? '#fff8e1' : '#fbe9e7',\r\n                          color: module.level === 'Beginner' ? '#0277bd' : \r\n                                module.level === 'Intermediate' ? '#ff8f00' : '#e64a19',\r\n                          fontWeight: 500,\r\n                          borderRadius: '4px'\r\n                        }} \r\n                      />\r\n                    </Box>\r\n                    <Typography variant=\"body2\" color=\"text.secondary\" sx={{ mb: 2 }}>\r\n                      {module.description}\r\n                    </Typography>\r\n                    <Box sx={{ mt: 1, mb: 2 }}>\r\n                      {module.topics.slice(0, 3).map((topic, index) => (\r\n                        <Chip\r\n                          key={index}\r\n                          label={topic}\r\n                          size=\"small\"\r\n                          sx={{ mr: 0.5, mb: 0.5, backgroundColor: 'rgba(106, 13, 173, 0.08)', fontSize: '0.7rem' }}\r\n                        />\r\n                      ))}\r\n                      {module.topics.length > 3 && (\r\n                        <Chip\r\n                          label={`+${module.topics.length - 3} more`}\r\n                          size=\"small\"\r\n                          sx={{ mb: 0.5, backgroundColor: 'rgba(106, 13, 173, 0.04)', fontSize: '0.7rem' }}\r\n                        />\r\n                      )}\r\n                    </Box>\r\n                    <Divider sx={{ my: 1 }} />\r\n                    <Box sx={{ display: 'flex', justifyContent: 'space-between', mt: 1 }}>\r\n                      <Typography variant=\"body2\" color=\"text.secondary\">\r\n                        ⭐ {module.rating} ({module.students})\r\n                      </Typography>\r\n                      <Typography variant=\"body2\" color=\"text.secondary\">\r\n                        {module.lessons} lessons • {module.exercises} exercises\r\n                      </Typography>\r\n                    </Box>\r\n                  </CardContent>\r\n                </CardActionArea>\r\n              </Card>\r\n            </Grid>\r\n          ))}\r\n        </Grid>\r\n      ) : (\r\n        <Box sx={{ textAlign: 'center', my: 8 }}>\r\n          <Typography variant=\"h6\">\r\n            No modules found matching your criteria\r\n          </Typography>\r\n          <Typography variant=\"body2\" color=\"text.secondary\">\r\n            Try adjusting your search or filters\r\n          </Typography>\r\n        </Box>\r\n      )}\r\n\r\n      {/* Pagination */}\r\n      {pagesCount > 1 && (\r\n        <Box sx={{ display: 'flex', justifyContent: 'center', mt: 4 }}>\r\n          <Pagination \r\n            count={pagesCount} \r\n            page={page} \r\n            onChange={(event, value) => setPage(value)}\r\n            color=\"primary\"\r\n            size=\"large\"\r\n            showFirstButton\r\n            showLastButton\r\n          />\r\n        </Box>\r\n      )}\r\n    </Box>\r\n  );\r\n};\r\n\r\nexport default Modules; "],"mappings":";;AAAA,OAAOA,KAAK,IAAIC,QAAQ,QAAQ,OAAO;AACvC,SAASC,IAAI,QAAQ,kBAAkB;AACvC,SACEC,GAAG,EAAEC,UAAU,EAAEC,IAAI,EAAEC,IAAI,EAAEC,WAAW,EAAEC,SAAS,EAAEC,cAAc,EACnEC,IAAI,EAAEC,SAAS,EAAEC,cAAc,EAAEC,WAAW,EAAEC,UAAU,EAAEC,MAAM,EAAEC,QAAQ,EAC1EC,UAAU,EAAEC,OAAO,QACd,eAAe;AACtB,SAASC,MAAM,EAAEC,UAAU,QAAQ,qBAAqB;AAAC,SAAAC,MAAA,IAAAC,OAAA;AAEzD,MAAMC,OAAO,GAAGA,CAAA,KAAM;EAAAC,EAAA;EACpB;EACA,MAAM,CAACC,WAAW,EAAEC,cAAc,CAAC,GAAGzB,QAAQ,CAAC,EAAE,CAAC;EAClD,MAAM,CAAC0B,cAAc,EAAEC,iBAAiB,CAAC,GAAG3B,QAAQ,CAAC,KAAK,CAAC;EAC3D,MAAM,CAAC4B,WAAW,EAAEC,cAAc,CAAC,GAAG7B,QAAQ,CAAC,KAAK,CAAC;EACrD,MAAM,CAAC8B,IAAI,EAAEC,OAAO,CAAC,GAAG/B,QAAQ,CAAC,CAAC,CAAC;;EAEnC;EACA,MAAMgC,OAAO,GAAG,CACd;IACEC,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,sBAAsB;IAC7BC,WAAW,EAAE,2EAA2E;IACxFC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,uEAAuE;IAC9EC,MAAM,EAAE,CACN,gDAAgD,EAChD,qCAAqC,EACrC,sCAAsC,EACtC,4BAA4B,EAC5B,yBAAyB,EACzB,oCAAoC,EACpC,wBAAwB,CACzB;IACDC,aAAa,EAAE,EAAE;IACjBC,UAAU,EAAE,mBAAmB;IAC/BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,2BAA2B;IAClCC,WAAW,EAAE,2EAA2E;IACxFC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,sDAAsD;IAC7DC,MAAM,EAAE,CACN,wBAAwB,EACxB,wBAAwB,EACxB,6BAA6B,EAC7B,yBAAyB,EACzB,uBAAuB,EACvB,mCAAmC,EACnC,0BAA0B,CAC3B;IACDC,aAAa,EAAE,CAAC,CAAC,CAAC;IAClBC,UAAU,EAAE,mBAAmB;IAC/BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,+BAA+B;IACtCC,WAAW,EAAE,0EAA0E;IACvFC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,gIAAgI;IACvIC,MAAM,EAAE,CACN,2BAA2B,EAC3B,sCAAsC,EACtC,oCAAoC,EACpC,0BAA0B,EAC1B,oBAAoB,EACpB,wBAAwB,EACxB,uBAAuB,CACxB;IACDC,aAAa,EAAE,CAAC,CAAC,CAAC;IAClBC,UAAU,EAAE,eAAe;IAC3BC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,gCAAgC;IACvCC,WAAW,EAAE,0DAA0D;IACvEC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,kEAAkE;IACzEC,MAAM,EAAE,CACN,0BAA0B,EAC1B,qBAAqB,EACrB,8BAA8B,EAC9B,yBAAyB,EACzB,+BAA+B,EAC/B,qBAAqB,EACrB,qBAAqB,CACtB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,oBAAoB;IAChCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,0CAA0C;IACjDC,WAAW,EAAE,2EAA2E;IACxFC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,uDAAuD;IAC9DC,MAAM,EAAE,CACN,iCAAiC,EACjC,qBAAqB,EACrB,0BAA0B,EAC1B,YAAY,EACZ,yBAAyB,EACzB,gBAAgB,EAChB,sBAAsB,CACvB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,mBAAmB;IAC/BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,gCAAgC;IACvCC,WAAW,EAAE,8DAA8D;IAC3EC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,oFAAoF;IAC3FC,MAAM,EAAE,CACN,4BAA4B,EAC5B,wBAAwB,EACxB,oBAAoB,EACpB,wBAAwB,EACxB,uBAAuB,EACvB,sBAAsB,EACtB,kBAAkB,CACnB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,uBAAuB;IACnCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,2BAA2B;IAClCC,WAAW,EAAE,wEAAwE;IACrFC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,0KAA0K;IACjLC,MAAM,EAAE,CACN,wBAAwB,EACxB,8BAA8B,EAC9B,qBAAqB,EACrB,2BAA2B,EAC3B,wBAAwB,EACxB,uBAAuB,EACvB,4BAA4B,CAC7B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,gBAAgB;IAC5BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,0BAA0B;IACjCC,WAAW,EAAE,gFAAgF;IAC7FC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,0IAA0I;IACjJC,MAAM,EAAE,CACN,8BAA8B,EAC9B,mBAAmB,EACnB,4BAA4B,EAC5B,0BAA0B,EAC1B,qBAAqB,EACrB,mBAAmB,EACnB,iCAAiC,CAClC;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,oBAAoB;IAChCC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,CAAC;IACLC,KAAK,EAAE,6BAA6B;IACpCC,WAAW,EAAE,oEAAoE;IACjFC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,sFAAsF;IAC7FC,MAAM,EAAE,CACN,gCAAgC,EAChC,yBAAyB,EACzB,4BAA4B,EAC5B,0BAA0B,EAC1B,2BAA2B,EAC3B,0BAA0B,EAC1B,iCAAiC,CAClC;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,oBAAoB;IAChCC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,6BAA6B;IACpCC,WAAW,EAAE,0EAA0E;IACvFC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,mFAAmF;IAC1FC,MAAM,EAAE,CACN,kBAAkB,EAClB,gCAAgC,EAChC,qBAAqB,EACrB,uBAAuB,EACvB,qBAAqB,EACrB,qBAAqB,EACrB,+BAA+B,CAChC;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,mBAAmB;IAC/BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,6BAA6B;IACpCC,WAAW,EAAE,uEAAuE;IACpFC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,2IAA2I;IAClJC,MAAM,EAAE,CACN,mCAAmC,EACnC,qBAAqB,EACrB,uBAAuB,EACvB,kBAAkB,EAClB,yBAAyB,EACzB,yBAAyB,EACzB,gCAAgC,CACjC;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IAC3BC,UAAU,EAAE,oBAAoB;IAChCC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,wBAAwB;IAC/BC,WAAW,EAAE,0DAA0D;IACvEC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,iEAAiE;IACxEC,MAAM,EAAE,CACN,kBAAkB,EAClB,mBAAmB,EACnB,iBAAiB,EACjB,sBAAsB,EACtB,2BAA2B,EAC3B,gBAAgB,EAChB,qBAAqB,CACtB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,oBAAoB;IAChCC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gCAAgC;IACvCC,WAAW,EAAE,yDAAyD;IACtEC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,mFAAmF;IAC1FC,MAAM,EAAE,CACN,kCAAkC,EAClC,wBAAwB,EACxB,gCAAgC,EAChC,8BAA8B,EAC9B,sBAAsB,EACtB,gBAAgB,EAChB,0BAA0B,CAC3B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,iBAAiB;IAC7BC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,iCAAiC;IACxCC,WAAW,EAAE,yEAAyE;IACtFC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,0IAA0I;IACjJC,MAAM,EAAE,CACN,qBAAqB,EACrB,mCAAmC,EACnC,kCAAkC,EAClC,oBAAoB,EACpB,6BAA6B,EAC7B,8BAA8B,EAC9B,mBAAmB,CACpB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,oBAAoB;IAChCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gCAAgC;IACvCC,WAAW,EAAE,8EAA8E;IAC3FC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,kLAAkL;IACzLC,MAAM,EAAE,CACN,6BAA6B,EAC7B,qBAAqB,EACrB,+BAA+B,EAC/B,eAAe,EACf,oBAAoB,EACpB,YAAY,EACZ,oCAAoC,CACrC;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,qBAAqB;IACjCC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,gCAAgC;IACvCC,WAAW,EAAE,kEAAkE;IAC/EC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,oKAAoK;IAC3KC,MAAM,EAAE,CACN,6BAA6B,EAC7B,0BAA0B,EAC1B,oBAAoB,EACpB,yBAAyB,EACzB,2BAA2B,EAC3B,mBAAmB,EACnB,6BAA6B,CAC9B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,CAAC;IACrBC,UAAU,EAAE,sBAAsB;IAClCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,sCAAsC;IAC7CC,WAAW,EAAE,2DAA2D;IACxEC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,yIAAyI;IAChJC,MAAM,EAAE,CACN,+BAA+B,EAC/B,2BAA2B,EAC3B,mBAAmB,EACnB,mBAAmB,EACnB,mBAAmB,EACnB,yBAAyB,EACzB,+BAA+B,CAChC;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,mBAAmB;IAC/BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,uBAAuB;IAC9BC,WAAW,EAAE,oDAAoD;IACjEC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,wEAAwE;IAC/EC,MAAM,EAAE,CACN,+BAA+B,EAC/B,6BAA6B,EAC7B,4BAA4B,EAC5B,4BAA4B,EAC5B,mBAAmB,EACnB,mBAAmB,EACnB,kBAAkB,CACnB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,EAAE,CAAC;IAC/BC,UAAU,EAAE,qBAAqB;IACjCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,6BAA6B;IACpCC,WAAW,EAAE,0EAA0E;IACvFC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,gHAAgH;IACvHC,MAAM,EAAE,CACN,+BAA+B,EAC/B,mBAAmB,EACnB,wBAAwB,EACxB,4BAA4B,EAC5B,oBAAoB,EACpB,yBAAyB,EACzB,yBAAyB,CAC1B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,EAAE,CAAC;IAC5BC,UAAU,EAAE,kBAAkB;IAC9BC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,6BAA6B;IACpCC,WAAW,EAAE,mEAAmE;IAChFC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,sDAAsD;IAC7DC,MAAM,EAAE,CACN,uBAAuB,EACvB,yBAAyB,EACzB,4BAA4B,EAC5B,sBAAsB,EACtB,kBAAkB,EAClB,2BAA2B,EAC3B,8BAA8B,CAC/B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,EAAE,CAAC;IAC5BC,UAAU,EAAE,qBAAqB;IACjCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,mBAAmB;IAC1BC,WAAW,EAAE,oEAAoE;IACjFC,KAAK,EAAE,UAAU;IACjBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,gHAAgH;IACvHC,MAAM,EAAE,CACN,gCAAgC,EAChC,sBAAsB,EACtB,sCAAsC,EACtC,gCAAgC,EAChC,kBAAkB,EAClB,wBAAwB,EACxB,oBAAoB,CACrB;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,qBAAqB;IACjCC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,2BAA2B;IAClCC,WAAW,EAAE,4EAA4E;IACzFC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,kFAAkF;IACzFC,MAAM,EAAE,CACN,8BAA8B,EAC9B,+BAA+B,EAC/B,sBAAsB,EACtB,oCAAoC,EACpC,2BAA2B,EAC3B,kBAAkB,EAClB,0BAA0B,CAC3B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,mBAAmB;IAC/BC,SAAS,EAAE,CAAC;IACZC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,yBAAyB;IAChCC,WAAW,EAAE,8DAA8D;IAC3EC,KAAK,EAAE,QAAQ;IACfC,QAAQ,EAAE,UAAU;IACpBC,KAAK,EAAE,gFAAgF;IACvFC,MAAM,EAAE,CACN,yBAAyB,EACzB,mCAAmC,EACnC,yBAAyB,EACzB,mBAAmB,EACnB,mBAAmB,EACnB,kBAAkB,EAClB,6BAA6B,CAC9B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,EAAE,EAAE,EAAE,CAAC;IACnCC,UAAU,EAAE,kBAAkB;IAC9BC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,EACD;IACEV,EAAE,EAAE,EAAE;IACNC,KAAK,EAAE,sBAAsB;IAC7BC,WAAW,EAAE,iEAAiE;IAC9EC,KAAK,EAAE,cAAc;IACrBC,QAAQ,EAAE,SAAS;IACnBC,KAAK,EAAE,4DAA4D;IACnEC,MAAM,EAAE,CACN,kBAAkB,EAClB,2BAA2B,EAC3B,0BAA0B,EAC1B,oBAAoB,EACpB,qBAAqB,EACrB,iCAAiC,EACjC,6BAA6B,CAC9B;IACDC,aAAa,EAAE,CAAC,CAAC,EAAE,CAAC,EAAE,CAAC,CAAC;IACxBC,UAAU,EAAE,sBAAsB;IAClCC,SAAS,EAAE,EAAE;IACbC,aAAa,EAAE;EACjB,CAAC,CACF;;EAED;EACA,MAAMC,eAAe,GAAGZ,OAAO,CAACa,MAAM,CAACC,MAAM,IAAI;IAC/C,MAAMC,aAAa,GAAGD,MAAM,CAACZ,KAAK,CAACc,WAAW,CAAC,CAAC,CAACC,QAAQ,CAACzB,WAAW,CAACwB,WAAW,CAAC,CAAC,CAAC,IAC/DF,MAAM,CAACX,WAAW,CAACa,WAAW,CAAC,CAAC,CAACC,QAAQ,CAACzB,WAAW,CAACwB,WAAW,CAAC,CAAC,CAAC,IACpEF,MAAM,CAACP,MAAM,CAACW,IAAI,CAACC,KAAK,IAAIA,KAAK,CAACH,WAAW,CAAC,CAAC,CAACC,QAAQ,CAACzB,WAAW,CAACwB,WAAW,CAAC,CAAC,CAAC,CAAC;IACzG,MAAMI,eAAe,GAAG1B,cAAc,KAAK,KAAK,IAAIoB,MAAM,CAACV,KAAK,KAAKV,cAAc;IACnF,MAAM2B,YAAY,GAAGzB,WAAW,KAAK,KAAK,IAAIkB,MAAM,CAACV,KAAK,KAAKR,WAAW;IAE1E,OAAOmB,aAAa,IAAIK,eAAe,IAAIC,YAAY;EACzD,CAAC,CAAC;;EAEF;EACA,MAAMC,UAAU,GAAG,CAAC,GAAG,IAAIC,GAAG,CAACvB,OAAO,CAACwB,GAAG,CAACV,MAAM,IAAIA,MAAM,CAACV,KAAK,CAAC,CAAC,CAAC;EACpE,MAAMqB,MAAM,GAAG,CAAC,GAAG,IAAIF,GAAG,CAACvB,OAAO,CAACwB,GAAG,CAACV,MAAM,IAAIA,MAAM,CAACV,KAAK,CAAC,CAAC,CAAC;;EAEhE;EACA,MAAMsB,cAAc,GAAG,CAAC;EACxB,MAAMC,UAAU,GAAGC,IAAI,CAACC,IAAI,CAACjB,eAAe,CAACkB,MAAM,GAAGJ,cAAc,CAAC;EACrE,MAAMK,gBAAgB,GAAGnB,eAAe,CAACoB,KAAK,CAC5C,CAAClC,IAAI,GAAG,CAAC,IAAI4B,cAAc,EAC3B5B,IAAI,GAAG4B,cACT,CAAC;EAED,oBACErC,OAAA,CAACnB,GAAG;IAAC+D,SAAS,EAAC,0BAA0B;IAAAC,QAAA,gBACvC7C,OAAA,CAAClB,UAAU;MAACgE,OAAO,EAAC,IAAI;MAACC,SAAS,EAAC,IAAI;MAACC,YAAY;MAACC,KAAK,EAAC,SAAS;MAAAJ,QAAA,EAAC;IAErE;MAAAK,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAY,CAAC,eACbrD,OAAA,CAAClB,UAAU;MAACgE,OAAO,EAAC,WAAW;MAACQ,SAAS;MAACC,EAAE,EAAE;QAAEC,EAAE,EAAE;MAAE,CAAE;MAAAX,QAAA,EAAC;IAEzD;MAAAK,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAY,CAAC,eAGbrD,OAAA,CAACjB,IAAI;MAAC0E,SAAS;MAACC,OAAO,EAAE,CAAE;MAACH,EAAE,EAAE;QAAEC,EAAE,EAAE;MAAE,CAAE;MAAAX,QAAA,gBACxC7C,OAAA,CAACjB,IAAI;QAAC4E,IAAI;QAACC,EAAE,EAAE,EAAG;QAACC,EAAE,EAAE,CAAE;QAAAhB,QAAA,eACvB7C,OAAA,CAACX,SAAS;UACRyE,SAAS;UACTC,KAAK,EAAC,gBAAgB;UACtBC,WAAW,EAAC,yCAAyC;UACrDlB,OAAO,EAAC,UAAU;UAClBmB,KAAK,EAAE9D,WAAY;UACnB+D,QAAQ,EAAGC,CAAC,IAAK/D,cAAc,CAAC+D,CAAC,CAACC,MAAM,CAACH,KAAK,CAAE;UAChDI,UAAU,EAAE;YACVC,cAAc,eACZtE,OAAA,CAACV,cAAc;cAACiF,QAAQ,EAAC,OAAO;cAAA1B,QAAA,eAC9B7C,OAAA,CAACH,MAAM;gBAAAqD,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACI;UAEpB;QAAE;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACH;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACE,CAAC,eACPrD,OAAA,CAACjB,IAAI;QAAC4E,IAAI;QAACC,EAAE,EAAE,EAAG;QAACY,EAAE,EAAE,CAAE;QAACX,EAAE,EAAE,CAAE;QAAAhB,QAAA,eAC9B7C,OAAA,CAACT,WAAW;UAACuE,SAAS;UAAChB,OAAO,EAAC,UAAU;UAAAD,QAAA,gBACvC7C,OAAA,CAACR,UAAU;YAACoB,EAAE,EAAC,uBAAuB;YAAAiC,QAAA,EAAC;UAAQ;YAAAK,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAY,CAAC,eAC5DrD,OAAA,CAACP,MAAM;YACLgF,OAAO,EAAC,uBAAuB;YAC/B7D,EAAE,EAAC,iBAAiB;YACpBqD,KAAK,EAAE5D,cAAe;YACtB6D,QAAQ,EAAGC,CAAC,IAAK7D,iBAAiB,CAAC6D,CAAC,CAACC,MAAM,CAACH,KAAK,CAAE;YACnDF,KAAK,EAAC,UAAU;YAChBO,cAAc,eACZtE,OAAA,CAACV,cAAc;cAACiF,QAAQ,EAAC,OAAO;cAAA1B,QAAA,eAC9B7C,OAAA,CAACF,UAAU;gBAAAoD,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACA,CACjB;YAAAR,QAAA,gBAED7C,OAAA,CAACN,QAAQ;cAACuE,KAAK,EAAC,KAAK;cAAApB,QAAA,EAAC;YAAc;cAAAK,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAU,CAAC,EAC9CpB,UAAU,CAACE,GAAG,CAACuC,QAAQ,iBACtB1E,OAAA,CAACN,QAAQ;cAAgBuE,KAAK,EAAES,QAAS;cAAA7B,QAAA,EAAE6B;YAAQ,GAApCA,QAAQ;cAAAxB,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAuC,CAC/D,CAAC;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACE;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACV,CAAC,eACPrD,OAAA,CAACjB,IAAI;QAAC4E,IAAI;QAACC,EAAE,EAAE,EAAG;QAACY,EAAE,EAAE,CAAE;QAACX,EAAE,EAAE,CAAE;QAAAhB,QAAA,eAC9B7C,OAAA,CAACT,WAAW;UAACuE,SAAS;UAAChB,OAAO,EAAC,UAAU;UAAAD,QAAA,gBACvC7C,OAAA,CAACR,UAAU;YAACoB,EAAE,EAAC,oBAAoB;YAAAiC,QAAA,EAAC;UAAK;YAAAK,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAY,CAAC,eACtDrD,OAAA,CAACP,MAAM;YACLgF,OAAO,EAAC,oBAAoB;YAC5B7D,EAAE,EAAC,cAAc;YACjBqD,KAAK,EAAE1D,WAAY;YACnB2D,QAAQ,EAAGC,CAAC,IAAK3D,cAAc,CAAC2D,CAAC,CAACC,MAAM,CAACH,KAAK,CAAE;YAChDF,KAAK,EAAC,OAAO;YACbO,cAAc,eACZtE,OAAA,CAACV,cAAc;cAACiF,QAAQ,EAAC,OAAO;cAAA1B,QAAA,eAC9B7C,OAAA,CAACF,UAAU;gBAAAoD,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE;YAAC;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACA,CACjB;YAAAR,QAAA,gBAED7C,OAAA,CAACN,QAAQ;cAACuE,KAAK,EAAC,KAAK;cAAApB,QAAA,EAAC;YAAU;cAAAK,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAU,CAAC,EAC1CjB,MAAM,CAACD,GAAG,CAACpB,KAAK,iBACff,OAAA,CAACN,QAAQ;cAAauE,KAAK,EAAElD,KAAM;cAAA8B,QAAA,EAAE9B;YAAK,GAA3BA,KAAK;cAAAmC,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAiC,CACtD,CAAC;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACE;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACV,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACH,CAAC,eAGPrD,OAAA,CAACnB,GAAG;MAAC0E,EAAE,EAAE;QAAEoB,OAAO,EAAE,MAAM;QAAEC,cAAc,EAAE,eAAe;QAAEC,UAAU,EAAE,QAAQ;QAAErB,EAAE,EAAE;MAAE,CAAE;MAAAX,QAAA,eACzF7C,OAAA,CAAClB,UAAU;QAACgE,OAAO,EAAC,OAAO;QAACG,KAAK,EAAC,gBAAgB;QAAAJ,QAAA,GAAC,UACzC,EAACH,gBAAgB,CAACD,MAAM,EAAC,MAAI,EAAClB,eAAe,CAACkB,MAAM,EAAC,UAC/D;MAAA;QAAAS,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACV,CAAC,EAGLX,gBAAgB,CAACD,MAAM,GAAG,CAAC,gBAC1BzC,OAAA,CAACjB,IAAI;MAAC0E,SAAS;MAACC,OAAO,EAAE,CAAE;MAACH,EAAE,EAAE;QAAEC,EAAE,EAAE;MAAE,CAAE;MAAAX,QAAA,EACvCH,gBAAgB,CAACP,GAAG,CAACV,MAAM,iBAC1BzB,OAAA,CAACjB,IAAI;QAAC4E,IAAI;QAACC,EAAE,EAAE,EAAG;QAACY,EAAE,EAAE,CAAE;QAACX,EAAE,EAAE,CAAE;QAAAhB,QAAA,eAC9B7C,OAAA,CAAChB,IAAI;UAACuE,EAAE,EAAE;YAAEuB,MAAM,EAAE,MAAM;YAAEH,OAAO,EAAE,MAAM;YAAEI,aAAa,EAAE,QAAQ;YAAEC,UAAU,EAAE,iCAAiC;YAAE,SAAS,EAAE;cAAEC,SAAS,EAAE,kBAAkB;cAAEC,SAAS,EAAE;YAAE;UAAE,CAAE;UAAArC,QAAA,eAChL7C,OAAA,CAACb,cAAc;YAAC4D,SAAS,EAAEnE,IAAK;YAACuG,EAAE,EAAE,YAAY1D,MAAM,CAACb,EAAE,EAAG;YAAAiC,QAAA,gBAC3D7C,OAAA,CAACd,SAAS;cACR6D,SAAS,EAAC,KAAK;cACf+B,MAAM,EAAC,KAAK;cACZ7D,KAAK,EAAEQ,MAAM,CAACR,KAAM;cACpBmE,GAAG,EAAE3D,MAAM,CAACZ;YAAM;cAAAqC,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACnB,CAAC,eACFrD,OAAA,CAACf,WAAW;cAACsE,EAAE,EAAE;gBAAE8B,QAAQ,EAAE;cAAE,CAAE;cAAAxC,QAAA,gBAC/B7C,OAAA,CAAClB,UAAU;gBAACgE,OAAO,EAAC,IAAI;gBAACC,SAAS,EAAC,IAAI;gBAACC,YAAY;gBAACsC,MAAM;gBAAAzC,QAAA,EACxDpB,MAAM,CAACZ;cAAK;gBAAAqC,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OACH,CAAC,eACbrD,OAAA,CAACnB,GAAG;gBAAC0E,EAAE,EAAE;kBAAEoB,OAAO,EAAE,MAAM;kBAAEY,GAAG,EAAE,CAAC;kBAAE/B,EAAE,EAAE;gBAAE,CAAE;gBAAAX,QAAA,eAC1C7C,OAAA,CAACZ,IAAI;kBACH2E,KAAK,EAAEtC,MAAM,CAACV,KAAM;kBACpByE,IAAI,EAAC,OAAO;kBACZjC,EAAE,EAAE;oBACFkC,eAAe,EAAEhE,MAAM,CAACV,KAAK,KAAK,UAAU,GAAG,SAAS,GACxCU,MAAM,CAACV,KAAK,KAAK,cAAc,GAAG,SAAS,GAAG,SAAS;oBACvEkC,KAAK,EAAExB,MAAM,CAACV,KAAK,KAAK,UAAU,GAAG,SAAS,GACxCU,MAAM,CAACV,KAAK,KAAK,cAAc,GAAG,SAAS,GAAG,SAAS;oBAC7D2E,UAAU,EAAE,GAAG;oBACfC,YAAY,EAAE;kBAChB;gBAAE;kBAAAzC,QAAA,EAAAC,YAAA;kBAAAC,UAAA;kBAAAC,YAAA;gBAAA,OACH;cAAC;gBAAAH,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OACC,CAAC,eACNrD,OAAA,CAAClB,UAAU;gBAACgE,OAAO,EAAC,OAAO;gBAACG,KAAK,EAAC,gBAAgB;gBAACM,EAAE,EAAE;kBAAEC,EAAE,EAAE;gBAAE,CAAE;gBAAAX,QAAA,EAC9DpB,MAAM,CAACX;cAAW;gBAAAoC,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OACT,CAAC,eACbrD,OAAA,CAACnB,GAAG;gBAAC0E,EAAE,EAAE;kBAAEqC,EAAE,EAAE,CAAC;kBAAEpC,EAAE,EAAE;gBAAE,CAAE;gBAAAX,QAAA,GACvBpB,MAAM,CAACP,MAAM,CAACyB,KAAK,CAAC,CAAC,EAAE,CAAC,CAAC,CAACR,GAAG,CAAC,CAACL,KAAK,EAAE+D,KAAK,kBAC1C7F,OAAA,CAACZ,IAAI;kBAEH2E,KAAK,EAAEjC,KAAM;kBACb0D,IAAI,EAAC,OAAO;kBACZjC,EAAE,EAAE;oBAAEuC,EAAE,EAAE,GAAG;oBAAEtC,EAAE,EAAE,GAAG;oBAAEiC,eAAe,EAAE,0BAA0B;oBAAEM,QAAQ,EAAE;kBAAS;gBAAE,GAHrFF,KAAK;kBAAA3C,QAAA,EAAAC,YAAA;kBAAAC,UAAA;kBAAAC,YAAA;gBAAA,OAIX,CACF,CAAC,EACD5B,MAAM,CAACP,MAAM,CAACuB,MAAM,GAAG,CAAC,iBACvBzC,OAAA,CAACZ,IAAI;kBACH2E,KAAK,EAAE,IAAItC,MAAM,CAACP,MAAM,CAACuB,MAAM,GAAG,CAAC,OAAQ;kBAC3C+C,IAAI,EAAC,OAAO;kBACZjC,EAAE,EAAE;oBAAEC,EAAE,EAAE,GAAG;oBAAEiC,eAAe,EAAE,0BAA0B;oBAAEM,QAAQ,EAAE;kBAAS;gBAAE;kBAAA7C,QAAA,EAAAC,YAAA;kBAAAC,UAAA;kBAAAC,YAAA;gBAAA,OAClF,CACF;cAAA;gBAAAH,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OACE,CAAC,eACNrD,OAAA,CAACJ,OAAO;gBAAC2D,EAAE,EAAE;kBAAEyC,EAAE,EAAE;gBAAE;cAAE;gBAAA9C,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OAAE,CAAC,eAC1BrD,OAAA,CAACnB,GAAG;gBAAC0E,EAAE,EAAE;kBAAEoB,OAAO,EAAE,MAAM;kBAAEC,cAAc,EAAE,eAAe;kBAAEgB,EAAE,EAAE;gBAAE,CAAE;gBAAA/C,QAAA,gBACnE7C,OAAA,CAAClB,UAAU;kBAACgE,OAAO,EAAC,OAAO;kBAACG,KAAK,EAAC,gBAAgB;kBAAAJ,QAAA,GAAC,SAC/C,EAACpB,MAAM,CAACwE,MAAM,EAAC,IAAE,EAACxE,MAAM,CAACyE,QAAQ,EAAC,GACtC;gBAAA;kBAAAhD,QAAA,EAAAC,YAAA;kBAAAC,UAAA;kBAAAC,YAAA;gBAAA,OAAY,CAAC,eACbrD,OAAA,CAAClB,UAAU;kBAACgE,OAAO,EAAC,OAAO;kBAACG,KAAK,EAAC,gBAAgB;kBAAAJ,QAAA,GAC/CpB,MAAM,CAAC0E,OAAO,EAAC,kBAAW,EAAC1E,MAAM,CAACJ,SAAS,EAAC,YAC/C;gBAAA;kBAAA6B,QAAA,EAAAC,YAAA;kBAAAC,UAAA;kBAAAC,YAAA;gBAAA,OAAY,CAAC;cAAA;gBAAAH,QAAA,EAAAC,YAAA;gBAAAC,UAAA;gBAAAC,YAAA;cAAA,OACV,CAAC;YAAA;cAAAH,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OACK,CAAC;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OACA;QAAC;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACb;MAAC,GA1D6B5B,MAAM,CAACb,EAAE;QAAAsC,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OA2DzC,CACP;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACE,CAAC,gBAEPrD,OAAA,CAACnB,GAAG;MAAC0E,EAAE,EAAE;QAAE6C,SAAS,EAAE,QAAQ;QAAEJ,EAAE,EAAE;MAAE,CAAE;MAAAnD,QAAA,gBACtC7C,OAAA,CAAClB,UAAU;QAACgE,OAAO,EAAC,IAAI;QAAAD,QAAA,EAAC;MAEzB;QAAAK,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC,eACbrD,OAAA,CAAClB,UAAU;QAACgE,OAAO,EAAC,OAAO;QAACG,KAAK,EAAC,gBAAgB;QAAAJ,QAAA,EAAC;MAEnD;QAAAK,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAY,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACV,CACN,EAGAf,UAAU,GAAG,CAAC,iBACbtC,OAAA,CAACnB,GAAG;MAAC0E,EAAE,EAAE;QAAEoB,OAAO,EAAE,MAAM;QAAEC,cAAc,EAAE,QAAQ;QAAEgB,EAAE,EAAE;MAAE,CAAE;MAAA/C,QAAA,eAC5D7C,OAAA,CAACL,UAAU;QACT0G,KAAK,EAAE/D,UAAW;QAClB7B,IAAI,EAAEA,IAAK;QACXyD,QAAQ,EAAEA,CAACoC,KAAK,EAAErC,KAAK,KAAKvD,OAAO,CAACuD,KAAK,CAAE;QAC3ChB,KAAK,EAAC,SAAS;QACfuC,IAAI,EAAC,OAAO;QACZe,eAAe;QACfC,cAAc;MAAA;QAAAtD,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACf;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CACN;EAAA;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OACE,CAAC;AAEV,CAAC;AAACnD,EAAA,CAxsBID,OAAO;AAAAwG,EAAA,GAAPxG,OAAO;AA0sBb,eAAeA,OAAO;AAAC,IAAAwG,EAAA;AAAAC,YAAA,CAAAD,EAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}