var group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB =
[
    [ "__RV_ADD32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gac67bdd2881a8f2c648cf191c9279ffa2", null ],
    [ "__RV_CRAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga3b9b82077d31deb6b0f88d434d6d3e0a", null ],
    [ "__RV_CRSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga1d6af7d28c27dd44d2742cd873505a3c", null ],
    [ "__RV_KADD32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gaa25d2d07545bb75c2d64a81c4c5115a3", null ],
    [ "__RV_KCRAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga5e004a2f68b21b6cd06a5506b3752a23", null ],
    [ "__RV_KCRSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga4e558d37a01694248417454240fdd58c", null ],
    [ "__RV_KSTAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gabfa35c8c4da10b658fc4f9f295945c40", null ],
    [ "__RV_KSTSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gafcc677fb6b75c7ae82abbec436bf5ae1", null ],
    [ "__RV_KSUB32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga2c48127c84b6c0ec441cab1d048d2082", null ],
    [ "__RV_RADD32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gae5b48cbde9950674461afbfb0037943c", null ],
    [ "__RV_RCRAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga2ec462dcdc30cdad71726efe43ee34b0", null ],
    [ "__RV_RCRSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga33061b2476bd16965e249987b8ccf74b", null ],
    [ "__RV_RSTAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gaced91aec5bed74368de805e174999475", null ],
    [ "__RV_RSTSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga93aba0996a17d19ad3cc1e67288b3270", null ],
    [ "__RV_RSUB32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga816e85e762afdbbbf6073ccdd84dab9d", null ],
    [ "__RV_STAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gadd4e3651aa97d430e2eed42cbcb61c3f", null ],
    [ "__RV_STSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga8f25a6df3979e6e3ced2876ad7aee194", null ],
    [ "__RV_SUB32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga6ce1575be07d2858f589016578743160", null ],
    [ "__RV_UKADD32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga0ae6b98529fa5176cb906a4add123778", null ],
    [ "__RV_UKCRAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gadb9440a09e140829a1b0295b4171fa0b", null ],
    [ "__RV_UKCRSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga32c3976c47a200878be3bbaaf28de26c", null ],
    [ "__RV_UKSTAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga042afa2a6b552b4ef0c5258d8bf02461", null ],
    [ "__RV_UKSTSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gaea266bb7b2d939d5cc49c50dca75be65", null ],
    [ "__RV_UKSUB32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga169028d26efc2ec4eb0914a2da5354a6", null ],
    [ "__RV_URADD32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga70ed498e86037d80ebe470cfb6591a57", null ],
    [ "__RV_URCRAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gadb3203c272e4d13e1f6b0df92f575da7", null ],
    [ "__RV_URCRSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gab4e8e05c30ec9907dce962832329817e", null ],
    [ "__RV_URSTAS32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga651311ceca6fb06dcdecc5a67b15a683", null ],
    [ "__RV_URSTSA32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#ga97737cc391f6eafc760c002866dc7ead", null ],
    [ "__RV_URSUB32", "group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__ADDSUB.html#gaba8b5c1a6f91c0b19cdea558a76968d3", null ]
];