{"vcs1":{"timestamp_begin":1741869727.526633189, "rt":5.84, "ut":5.54, "st":0.23}}
{"vcselab":{"timestamp_begin":1741869733.453052514, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741869733.791913307, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741869727.208422812}
{"VCS_COMP_START_TIME": 1741869727.208422812}
{"VCS_COMP_END_TIME": 1741869734.151075252}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380496}}
{"vcselab": {"peak_mem": 174724}}
